!SESSION 2021-07-12 12:44:02.981 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Framework arguments:  -application com.xilinx.sdx.cmdline.service 59901
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -application com.xilinx.sdx.cmdline.service 59901 -data C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:08.006
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode batch], Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:08.010
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode batch], Result: [null, ]. Thread: Thread-14

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:08.173
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:08.190
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Update the serial_flash_family and serial_flash_interface in xilisf library in BSP settings!

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:08.220
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.184
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.185
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.224
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axis_subset_converter_0": {"hier_name": "axis_subset_converter_0",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_1": {"hier_name": "axis_subset_converter_1",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"mipi_csi2_rx_subsyst_0": {"hier_name": "mipi_csi2_rx_subsyst_0",
"type": "mipi_csi2_rx_subsystem",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_150M": {"hier_name": "proc_sys_reset_150M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"resizeTry_0": {"hier_name": "resizeTry_0",
"type": "resizeTry",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"v_demosaic_0": {"hier_name": "v_demosaic_0",
"type": "v_demosaic",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"v_gamma_lut_0": {"hier_name": "v_gamma_lut_0",
"type": "v_gamma_lut",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_dma": {"hier_name": "psu_pcie_dma",
"type": "psu_pcie_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_low": {"hier_name": "psu_pcie_low",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_high1": {"hier_name": "psu_pcie_high1",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_high2": {"hier_name": "psu_pcie_high2",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie": {"hier_name": "psu_pcie",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_attrib_0": {"hier_name": "psu_pcie_attrib_0",
"type": "psu_pcie_attrib_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
"mipi_csi2_rx_subsyst_0_phy": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_phy",
"type": "mipi_dphy",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_r_sync": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_r_sync",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_rx": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_rx",
"type": "mipi_csi2_rx_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_vfb_0": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_vfb_0",
"type": "vfb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_xbar": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_xbar",
"type": "axi_crossbar",
"version": "2.1",
"ip_type": "BUS",
},
}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.328
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -os standalone -processor psu_cortexa53_0 -app empty_application -sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss -arch {}], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.334
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -os standalone -processor psu_cortexa53_0 -app empty_application -sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss -arch {}], Result: [null, 1]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.851
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss ], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.860
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss ], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.861
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:15.863
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.182
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.339
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.340
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.341
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, F:/xilinx_2020.1/Vitis/2020.1/data]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.355
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.382
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"psu_cortexa53_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"psu_cortexr5_0": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"psu_cortexr5_1": {"freertos10_xilinx_v1_6": {"name": "freertos10_xilinx",
"version": "1.6",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_6",
},
"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
"psu_pmu_0": {"standalone_v7_2": {"name": "standalone",
"version": "7.2",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/lib/bsp/standalone_v7_2",
},
},
}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.383
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.388
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.388
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.391
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Result: [null, {}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.391
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.403
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, axi_vdma_0 mipi_csi2_rx_subsyst_0 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csudma psu_ctrl_ipi psu_ddr_0 psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_i2c_0 psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_0 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pcie psu_pcie_attrib_0 psu_pcie_dma psu_pcie_high1 psu_pcie_high2 psu_pcie_low psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm_global psu_r5_0_btcm_global psu_r5_1_atcm_global psu_r5_1_btcm_global psu_r5_tcm_ram_global psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_1 psu_usb_0 psu_usb_xhci_0 v_demosaic_0 v_gamma_lut_0]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.405
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.434
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Result: [null, {"axi_vdma_0": {"name": "axivdma",
"ver": "6.7",
},
"mipi_csi2_rx_subsyst_0": {"name": "mipicsiss",
"ver": "1.3",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "4.2",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.9",
},
"psu_afi_0": {"name": "generic",
"ver": "2.1",
},
"psu_afi_1": {"name": "generic",
"ver": "2.1",
},
"psu_afi_2": {"name": "generic",
"ver": "2.1",
},
"psu_afi_3": {"name": "generic",
"ver": "2.1",
},
"psu_afi_4": {"name": "generic",
"ver": "2.1",
},
"psu_afi_5": {"name": "generic",
"ver": "2.1",
},
"psu_afi_6": {"name": "generic",
"ver": "2.1",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.6",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.8",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.8",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.8",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.8",
},
"psu_apu": {"name": "generic",
"ver": "2.1",
},
"psu_cci_gpv": {"name": "generic",
"ver": "2.1",
},
"psu_cci_reg": {"name": "generic",
"ver": "2.1",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.3",
},
"psu_crl_apb": {"name": "generic",
"ver": "2.1",
},
"psu_csu_0": {"name": "generic",
"ver": "2.1",
},
"psu_csudma": {"name": "csudma",
"ver": "1.6",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_0": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_phy": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.2",
},
"psu_dp": {"name": "avbuf",
"ver": "2.3",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.2",
},
"psu_efuse": {"name": "generic",
"ver": "2.1",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "3.11",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "2.1",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "2.1",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "2.1",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "2.1",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.9",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"psu_i2c_0": {"name": "iicps",
"ver": "3.11",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.11",
},
"psu_iou_scntr": {"name": "generic",
"ver": "2.1",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "2.1",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "2.1",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "2.1",
},
"psu_ipi_0": {"name": "ipipsu",
"ver": "2.6",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "2.1",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "2.1",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "2.1",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "2.1",
},
"psu_mbistjtag": {"name": "generic",
"ver": "2.1",
},
"psu_message_buffers": {"name": "generic",
"ver": "2.1",
},
"psu_ocm": {"name": "generic",
"ver": "2.1",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "2.1",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_pcie": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_attrib_0": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_dma": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_high1": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_high2": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_low": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "2.1",
},
"psu_qspi_0": {"name": "qspipsu",
"ver": "1.11",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"psu_r5_0_atcm_global": {"name": "generic",
"ver": "2.1",
},
"psu_r5_0_btcm_global": {"name": "generic",
"ver": "2.1",
},
"psu_r5_1_atcm_global": {"name": "generic",
"ver": "2.1",
},
"psu_r5_1_btcm_global": {"name": "generic",
"ver": "2.1",
},
"psu_r5_tcm_ram_global": {"name": "generic",
"ver": "2.1",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "4.2",
},
"psu_rpu": {"name": "generic",
"ver": "2.1",
},
"psu_rsa": {"name": "generic",
"ver": "2.1",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.9",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.9",
},
"psu_serdes": {"name": "generic",
"ver": "2.1",
},
"psu_siou": {"name": "generic",
"ver": "2.1",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "2.1",
},
"psu_smmu_reg": {"name": "generic",
"ver": "2.1",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.11",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.11",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.11",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.11",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.9",
},
"psu_usb_0": {"name": "generic",
"ver": "2.1",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.7",
},
"v_demosaic_0": {"name": "v_demosaic",
"ver": "1.1",
},
"v_gamma_lut_0": {"name": "v_gamma_lut",
"ver": "1.1",
},
"psu_cortexa53_0": {"name": "cpu_cortexa53",
"ver": "1.7",
},
}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.439
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.954
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_interconnect_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"axi_vdma_0": {"version": "6.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axivdma_v6_7": {"name": "axivdma",
"version": "6.7",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axivdma_v6_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axis_subset_converter_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"axis_subset_converter_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"mipi_csi2_rx_subsyst_0": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"mipicsiss_v1_3": {"name": "mipicsiss",
"version": "1.3",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/mipicsiss_v1_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"proc_sys_reset_150M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"ps8_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"resizeTry_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"v_demosaic_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"v_demosaic_v1_1": {"name": "v_demosaic",
"version": "1.1",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/v_demosaic_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"v_gamma_lut_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"v_gamma_lut_v1_1": {"name": "v_gamma_lut",
"version": "1.1",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/v_gamma_lut_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"xlconcat_0": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"zynq_ultra_ps_e_0": {"version": "3.3",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_axi_interconnect_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_coresight_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"coresightps_dcc_v1_7": {"name": "coresightps_dcc",
"version": "1.7",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_acpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scugic_v4_2": {"name": "scugic",
"version": "4.2",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_rcpu_gic": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"scugic_v4_2": {"name": "scugic",
"version": "4.2",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_r5_tcm_ram_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_tcm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ocm_ram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ocm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_1_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_1_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_1_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_1_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_0_btcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_0_btcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_0_btcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_0_atcm_lockstep": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_0_atcm": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_0_atcm_global": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_bbram_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_pmu_ram": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_pmu_iomodule": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_pmu_global_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_mbistjtag": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_rsa": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_efuse": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_csu_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_csudma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"csudma_v1_6": {"name": "csudma",
"version": "1.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/csudma_v1_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_smmu_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_fpd_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_cci_gpv": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_fpd_slcr_secure": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_fpd_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_smmu_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_cci_reg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_fpd_xmpu_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_apu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_gdma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gdma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_fpd_xmpu_sink": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_dpdma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dpdma_v1_2": {"name": "dpdma",
"version": "1.2",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dpdma_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_dp": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"avbuf_v2_3": {"name": "avbuf",
"version": "2.3",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/avbuf_v2_3",
"compilerflags": "",
"linkerflags": "",
},
"dpdma_v1_2": {"name": "dpdma",
"version": "1.2",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dpdma_v1_2",
"compilerflags": "",
"linkerflags": "",
},
"dppsu_v1_2": {"name": "dppsu",
"version": "1.2",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dppsu_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axipmon_v6_8": {"name": "axipmon",
"version": "6.8",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_serdes": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_siou": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_afi_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_afi_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_afi_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_afi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_afi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_afi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_crf_apb": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"resetps_v1_3": {"name": "resetps",
"version": "1.3",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/resetps_v1_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pcie_dma": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"pciepsu_v1_1": {"name": "pciepsu",
"version": "1.1",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/pciepsu_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pcie_low": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"pciepsu_v1_1": {"name": "pciepsu",
"version": "1.1",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/pciepsu_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pcie_high1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"pciepsu_v1_1": {"name": "pciepsu",
"version": "1.1",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/pciepsu_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pcie_high2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"pciepsu_v1_1": {"name": "pciepsu",
"version": "1.1",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/pciepsu_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pcie": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"pciepsu_v1_1": {"name": "pciepsu",
"version": "1.1",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/pciepsu_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pcie_attrib_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"pciepsu_v1_1": {"name": "pciepsu",
"version": "1.1",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/pciepsu_v1_1",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sata": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_apm_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axipmon_v6_8": {"name": "axipmon",
"version": "6.8",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ddr_qos_ctrl": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddr_phy": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddr_xmpu5_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddr_xmpu4_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddr_xmpu3_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddr_xmpu2_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddr_xmpu1_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddr_xmpu0_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_adma_7": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_adma_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"zdma_v1_9": {"name": "zdma",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/zdma_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ocm_xmpu_cfg": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_rtc": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"rtcpsu_v1_9": {"name": "rtcpsu",
"version": "1.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/rtcpsu_v1_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ams": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"sysmonpsu_v2_6": {"name": "sysmonpsu",
"version": "2.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sysmonpsu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axipmon_v6_8": {"name": "axipmon",
"version": "6.8",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_apm_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"axipmon_v6_8": {"name": "axipmon",
"version": "6.8",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axipmon_v6_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_usb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_usb_xhci_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"usbpsu_v1_7": {"name": "usbpsu",
"version": "1.7",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/usbpsu_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_lpd_xppu_sink": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_afi_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_rpu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_lpd_xppu": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_crl_apb": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_lpd_slcr_secure": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_lpd_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ipi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ipipsu_v2_6": {"name": "ipipsu",
"version": "2.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ipipsu_v2_6": {"name": "ipipsu",
"version": "2.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ipipsu_v2_6": {"name": "ipipsu",
"version": "2.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ipipsu_v2_6": {"name": "ipipsu",
"version": "2.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_4": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ipipsu_v2_6": {"name": "ipipsu",
"version": "2.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_5": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ipipsu_v2_6": {"name": "ipipsu",
"version": "2.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ipi_6": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ipipsu_v2_6": {"name": "ipipsu",
"version": "2.6",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ipipsu_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ctrl_ipi": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_message_buffers": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_iou_s": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_iou_scntrs": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_iou_scntr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_iousecure_slcr": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_iouslcr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_r5_ddr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddr_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_ddrc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ddrcpsu_v1_2": {"name": "ddrcpsu",
"version": "1.2",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrcpsu_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_sd_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"sdps_v3_9": {"name": "sdps",
"version": "3.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ttcps_v3_11": {"name": "ttcps",
"version": "3.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_2": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ttcps_v3_11": {"name": "ttcps",
"version": "3.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ttcps_v3_11": {"name": "ttcps",
"version": "3.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ttc_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"ttcps_v3_11": {"name": "ttcps",
"version": "3.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_qspi_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"qspipsu_v1_11": {"name": "qspipsu",
"version": "1.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/qspipsu_v1_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_ethernet_3": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"emacps_v3_11": {"name": "emacps",
"version": "3.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_gpio_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"gpiops_v3_7": {"name": "gpiops",
"version": "3.7",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_i2c_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"iicps_v3_11": {"name": "iicps",
"version": "3.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_i2c_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"iicps_v3_11": {"name": "iicps",
"version": "3.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/iicps_v3_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_uart_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"uartps_v3_9": {"name": "uartps",
"version": "3.9",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_qspi_linear_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"psu_cortexa53_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa53_v1_7": {"name": "cpu_cortexa53",
"version": "1.7",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexa53_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexa53_v1_7": {"name": "cpu_cortexa53",
"version": "1.7",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa53_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexr5_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexr5_v1_7": {"name": "cpu_cortexr5",
"version": "1.7",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_cortexr5_1": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_cortexr5_v1_7": {"name": "cpu_cortexr5",
"version": "1.7",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexr5_v1_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"psu_pmu_0": {"version": "9.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"cpu_v2_11": {"name": "cpu",
"version": "2.11",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_11",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mipi_csi2_rx_subsyst_0_phy": {"version": "4.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"dphy_v1_4": {"name": "dphy",
"version": "1.4",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/dphy_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mipi_csi2_rx_subsyst_0_r_sync": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"mipi_csi2_rx_subsyst_0_rx": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
"csi_v1_4": {"name": "csi",
"version": "1.4",
"repo": "F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/csi_v1_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"mipi_csi2_rx_subsyst_0_vfb_0": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
"mipi_csi2_rx_subsyst_0_xbar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "{F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0} {F:/xilinx_2020.1/Vitis/2020.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1}",
},
},
},
}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.958
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.960
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.961
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.963
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Result: [null, {}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.990
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.992
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.993
!MESSAGE XSCT Command: [::hsi::utils::opensw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.995
!MESSAGE XSCT command with result: [::hsi::utils::opensw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:17.996
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss -app empty_application -processor psu_cortexa53_0 -os standalone -dir C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/src], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:18.093
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss -app empty_application -processor psu_cortexa53_0 -os standalone -dir C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/src], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:18.272
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\app\_ide\bitstream}], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:18.316
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\app\_ide\bitstream}], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:18.317
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:18.321
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "xczu2cg",
"family": "zynquplus",
"timestamp": "Mon Jul 12 12:33:15 2021",
"vivado_version": "2020.1",
"part": "xczu2cg-sfvc784-1-i",
}]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:18.323
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/psinit} -quiet], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:18.966
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/psinit} -quiet], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:19.027
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:44:19.033
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/system.mss], Result: [null, ]. Thread: Thread-22

!ENTRY com.xilinx.sdk.utils 1 0 2021-07-12 12:44:19.092
!MESSAGE Generating MD5 hash for file: C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY org.eclipse.cdt.core 1 0 2021-07-12 12:44:22.464
!MESSAGE Indexed 'design_1_wrapper' (1,095 sources, 1,051 headers) in 14.4 sec: 152,356 declarations; 389,595 references; 360 unresolved inclusions; 527 syntax errors; 3,288 unresolved names (0.6%)

!ENTRY org.eclipse.cdt.core 1 0 2021-07-12 12:44:22.465
!MESSAGE Indexed 'app' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2021-07-12 12:44:22.466
!MESSAGE Indexed 'app_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.162
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.167
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.168
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.170
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 1 0 2021-07-12 12:48:02.171
!MESSAGE Generating MD5 hash for file: C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.176
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.178
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.178
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.181
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.181
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.194
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"axi_vdma_0": {"name": "axivdma",
"ver": "6.7",
},
"mipi_csi2_rx_subsyst_0": {"name": "mipicsiss",
"ver": "1.3",
},
"psu_acpu_gic": {"name": "scugic",
"ver": "4.2",
},
"psu_adma_0": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_1": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_2": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_3": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_4": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_5": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_6": {"name": "zdma",
"ver": "1.9",
},
"psu_adma_7": {"name": "zdma",
"ver": "1.9",
},
"psu_afi_0": {"name": "generic",
"ver": "2.1",
},
"psu_afi_1": {"name": "generic",
"ver": "2.1",
},
"psu_afi_2": {"name": "generic",
"ver": "2.1",
},
"psu_afi_3": {"name": "generic",
"ver": "2.1",
},
"psu_afi_4": {"name": "generic",
"ver": "2.1",
},
"psu_afi_5": {"name": "generic",
"ver": "2.1",
},
"psu_afi_6": {"name": "generic",
"ver": "2.1",
},
"psu_ams": {"name": "sysmonpsu",
"ver": "2.6",
},
"psu_apm_0": {"name": "axipmon",
"ver": "6.8",
},
"psu_apm_1": {"name": "axipmon",
"ver": "6.8",
},
"psu_apm_2": {"name": "axipmon",
"ver": "6.8",
},
"psu_apm_5": {"name": "axipmon",
"ver": "6.8",
},
"psu_apu": {"name": "generic",
"ver": "2.1",
},
"psu_cci_gpv": {"name": "generic",
"ver": "2.1",
},
"psu_cci_reg": {"name": "generic",
"ver": "2.1",
},
"psu_coresight_0": {"name": "coresightps_dcc",
"ver": "1.7",
},
"psu_crf_apb": {"name": "resetps",
"ver": "1.3",
},
"psu_crl_apb": {"name": "generic",
"ver": "2.1",
},
"psu_csu_0": {"name": "generic",
"ver": "2.1",
},
"psu_csudma": {"name": "csudma",
"ver": "1.6",
},
"psu_ctrl_ipi": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_0": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_phy": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_qos_ctrl": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu0_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu1_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu2_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu3_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu4_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddr_xmpu5_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_ddrc_0": {"name": "ddrcpsu",
"ver": "1.2",
},
"psu_dp": {"name": "dppsu",
"ver": "1.2",
},
"psu_dpdma": {"name": "dpdma",
"ver": "1.2",
},
"psu_efuse": {"name": "generic",
"ver": "2.1",
},
"psu_ethernet_3": {"name": "emacps",
"ver": "3.11",
},
"psu_fpd_gpv": {"name": "generic",
"ver": "2.1",
},
"psu_fpd_slcr": {"name": "generic",
"ver": "2.1",
},
"psu_fpd_slcr_secure": {"name": "generic",
"ver": "2.1",
},
"psu_fpd_xmpu_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_fpd_xmpu_sink": {"name": "generic",
"ver": "2.1",
},
"psu_gdma_0": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_1": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_2": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_3": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_4": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_5": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_6": {"name": "zdma",
"ver": "1.9",
},
"psu_gdma_7": {"name": "zdma",
"ver": "1.9",
},
"psu_gpio_0": {"name": "gpiops",
"ver": "3.7",
},
"psu_i2c_0": {"name": "iicps",
"ver": "3.11",
},
"psu_i2c_1": {"name": "iicps",
"ver": "3.11",
},
"psu_iou_scntr": {"name": "generic",
"ver": "2.1",
},
"psu_iou_scntrs": {"name": "generic",
"ver": "2.1",
},
"psu_iousecure_slcr": {"name": "generic",
"ver": "2.1",
},
"psu_iouslcr_0": {"name": "generic",
"ver": "2.1",
},
"psu_ipi_0": {"name": "ipipsu",
"ver": "2.6",
},
"psu_lpd_slcr": {"name": "generic",
"ver": "2.1",
},
"psu_lpd_slcr_secure": {"name": "generic",
"ver": "2.1",
},
"psu_lpd_xppu": {"name": "generic",
"ver": "2.1",
},
"psu_lpd_xppu_sink": {"name": "generic",
"ver": "2.1",
},
"psu_mbistjtag": {"name": "generic",
"ver": "2.1",
},
"psu_message_buffers": {"name": "generic",
"ver": "2.1",
},
"psu_ocm": {"name": "generic",
"ver": "2.1",
},
"psu_ocm_ram_0": {"name": "generic",
"ver": "2.1",
},
"psu_ocm_xmpu_cfg": {"name": "generic",
"ver": "2.1",
},
"psu_pcie": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_attrib_0": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_dma": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_high1": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_high2": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pcie_low": {"name": "pciepsu",
"ver": "1.1",
},
"psu_pmu_global_0": {"name": "generic",
"ver": "2.1",
},
"psu_qspi_0": {"name": "qspipsu",
"ver": "1.11",
},
"psu_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"psu_r5_0_atcm_global": {"name": "generic",
"ver": "2.1",
},
"psu_r5_0_btcm_global": {"name": "generic",
"ver": "2.1",
},
"psu_r5_1_atcm_global": {"name": "generic",
"ver": "2.1",
},
"psu_r5_1_btcm_global": {"name": "generic",
"ver": "2.1",
},
"psu_r5_tcm_ram_global": {"name": "generic",
"ver": "2.1",
},
"psu_rcpu_gic": {"name": "scugic",
"ver": "4.2",
},
"psu_rpu": {"name": "generic",
"ver": "2.1",
},
"psu_rsa": {"name": "generic",
"ver": "2.1",
},
"psu_rtc": {"name": "rtcpsu",
"ver": "1.9",
},
"psu_sd_1": {"name": "sdps",
"ver": "3.9",
},
"psu_serdes": {"name": "generic",
"ver": "2.1",
},
"psu_siou": {"name": "generic",
"ver": "2.1",
},
"psu_smmu_gpv": {"name": "generic",
"ver": "2.1",
},
"psu_smmu_reg": {"name": "generic",
"ver": "2.1",
},
"psu_ttc_0": {"name": "ttcps",
"ver": "3.11",
},
"psu_ttc_1": {"name": "ttcps",
"ver": "3.11",
},
"psu_ttc_2": {"name": "ttcps",
"ver": "3.11",
},
"psu_ttc_3": {"name": "ttcps",
"ver": "3.11",
},
"psu_uart_1": {"name": "uartps",
"ver": "3.9",
},
"psu_usb_0": {"name": "generic",
"ver": "2.1",
},
"psu_usb_xhci_0": {"name": "usbpsu",
"ver": "1.7",
},
"v_demosaic_0": {"name": "v_demosaic",
"ver": "1.1",
},
"v_gamma_lut_0": {"name": "v_gamma_lut",
"ver": "1.1",
},
"psu_cortexa53_0": {"name": "cpu_cortexa53",
"ver": "1.7",
},
}]. Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.195
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.197
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.198
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.201
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {}]. Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.238
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-1: Building selected projects in workspace

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:02.241
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-1: Building selected projects in workspace

!ENTRY org.eclipse.core.resources 2 10035 2021-07-12 12:48:12.721
!MESSAGE The workspace will exit with unsaved changes in this session.
!SESSION 2021-07-12 12:48:27.011 -----------------------------------------------
eclipse.buildId=2020.1
java.version=9.0.4
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

!ENTRY org.eclipse.core.resources 2 10035 2021-07-12 12:48:32.445
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.ui 4 4 2021-07-12 12:48:34.072
!MESSAGE Referenced part does not exist yet: org.eclipse.ui.views.TaskList.

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:38.064
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:38.065
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:38.081
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:38.082
!MESSAGE XSCT Command: [setws C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis], Thread: Thread-15

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:38.083
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-8

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:38.096
!MESSAGE XSCT command with result: [setws C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis], Result: [null, ]. Thread: Thread-15

!ENTRY org.eclipse.ui 4 4 2021-07-12 12:48:39.884
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:40.958
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:41.156
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:41.156
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:48:41.167
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, F:/xilinx_2020.1/Vitis/2020.1/data]. Thread: Worker-2: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:00.073
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:05.603
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:05.604
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:05.606
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "xczu2cg",
"family": "zynquplus",
"timestamp": "Mon Jul 12 12:33:15 2021",
"vivado_version": "2020.1",
"part": "xczu2cg-sfvc784-1-i",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:05.609
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:05.645
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axis_subset_converter_0": {"hier_name": "axis_subset_converter_0",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_1": {"hier_name": "axis_subset_converter_1",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"mipi_csi2_rx_subsyst_0": {"hier_name": "mipi_csi2_rx_subsyst_0",
"type": "mipi_csi2_rx_subsystem",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_150M": {"hier_name": "proc_sys_reset_150M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"resizeTry_0": {"hier_name": "resizeTry_0",
"type": "resizeTry",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"v_demosaic_0": {"hier_name": "v_demosaic_0",
"type": "v_demosaic",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"v_gamma_lut_0": {"hier_name": "v_gamma_lut_0",
"type": "v_gamma_lut",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_dma": {"hier_name": "psu_pcie_dma",
"type": "psu_pcie_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_low": {"hier_name": "psu_pcie_low",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_high1": {"hier_name": "psu_pcie_high1",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_high2": {"hier_name": "psu_pcie_high2",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie": {"hier_name": "psu_pcie",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_attrib_0": {"hier_name": "psu_pcie_attrib_0",
"type": "psu_pcie_attrib_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
"mipi_csi2_rx_subsyst_0_phy": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_phy",
"type": "mipi_dphy",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_r_sync": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_r_sync",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_rx": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_rx",
"type": "mipi_csi2_rx_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_vfb_0": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_vfb_0",
"type": "vfb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_xbar": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_xbar",
"type": "axi_crossbar",
"version": "2.1",
"ip_type": "BUS",
},
}]. Thread: main

!ENTRY org.eclipse.launchbar.core 2 0 2021-07-12 12:49:11.430
!MESSAGE Enablement expression is missing for descriptor type org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-07-12 12:49:11.431
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY org.eclipse.launchbar.core 2 0 2021-07-12 12:49:11.431
!MESSAGE Enablement expression is missing for config provider for org.eclipse.cdt.debug.core.coreBuildDescriptorType

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:14.738
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:14.740
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:14.741
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:14.742
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_DEBUG_PROFILE_SIZE], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:14.743
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_FREQ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:14.761
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0 C_FREQ], Result: [null, 180000000]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:15.482
!MESSAGE XSCT Command: [::hsi::utils::openhw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:15.484
!MESSAGE XSCT command with result: [::hsi::utils::openhw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:15.485
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:15.521
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"axi_interconnect_0": {"hier_name": "axi_interconnect_0",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axis_subset_converter_0": {"hier_name": "axis_subset_converter_0",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_1": {"hier_name": "axis_subset_converter_1",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"mipi_csi2_rx_subsyst_0": {"hier_name": "mipi_csi2_rx_subsyst_0",
"type": "mipi_csi2_rx_subsystem",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"proc_sys_reset_150M": {"hier_name": "proc_sys_reset_150M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps8_0_axi_periph": {"hier_name": "ps8_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"resizeTry_0": {"hier_name": "resizeTry_0",
"type": "resizeTry",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"v_demosaic_0": {"hier_name": "v_demosaic_0",
"type": "v_demosaic",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"v_gamma_lut_0": {"hier_name": "v_gamma_lut_0",
"type": "v_gamma_lut",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"xlconcat_0": {"hier_name": "xlconcat_0",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"zynq_ultra_ps_e_0": {"hier_name": "zynq_ultra_ps_e_0",
"type": "zynq_ultra_ps_e",
"version": "3.3",
"ip_type": "",
},
"psu_axi_interconnect_0": {"hier_name": "psu_axi_interconnect_0",
"type": "psu_axi_interconnect",
"version": "1.0",
"ip_type": "BUS",
},
"psu_coresight_0": {"hier_name": "psu_coresight_0",
"type": "psu_coresight_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_acpu_gic": {"hier_name": "psu_acpu_gic",
"type": "psu_acpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_rcpu_gic": {"hier_name": "psu_rcpu_gic",
"type": "psu_rcpu_gic",
"version": "1.0",
"ip_type": "INTERRUPT_CNTLR",
},
"psu_r5_tcm_ram_global": {"hier_name": "psu_r5_tcm_ram_global",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_tcm_ram_0": {"hier_name": "psu_r5_tcm_ram_0",
"type": "psu_r5_tcm_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_ram_0": {"hier_name": "psu_ocm_ram_0",
"type": "psu_ocm_ram_0",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ocm": {"hier_name": "psu_ocm",
"type": "psu_ocm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm": {"hier_name": "psu_r5_1_btcm",
"type": "psu_r5_1_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_btcm_global": {"hier_name": "psu_r5_1_btcm_global",
"type": "psu_r5_1_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm": {"hier_name": "psu_r5_1_atcm",
"type": "psu_r5_1_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_1_atcm_global": {"hier_name": "psu_r5_1_atcm_global",
"type": "psu_r5_1_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_lockstep": {"hier_name": "psu_r5_0_btcm_lockstep",
"type": "psu_r5_0_btcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm": {"hier_name": "psu_r5_0_btcm",
"type": "psu_r5_0_btcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_btcm_global": {"hier_name": "psu_r5_0_btcm_global",
"type": "psu_r5_0_btcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_lockstep": {"hier_name": "psu_r5_0_atcm_lockstep",
"type": "psu_r5_0_atcm_lockstep",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm": {"hier_name": "psu_r5_0_atcm",
"type": "psu_r5_0_atcm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_0_atcm_global": {"hier_name": "psu_r5_0_atcm_global",
"type": "psu_r5_0_atcm_global",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_bbram_0": {"hier_name": "psu_bbram_0",
"type": "psu_bbram_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_ram": {"hier_name": "psu_pmu_ram",
"type": "psu_pmu_ram",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_iomodule": {"hier_name": "psu_pmu_iomodule",
"type": "psu_pmu_iomodule",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pmu_global_0": {"hier_name": "psu_pmu_global_0",
"type": "psu_pmu_global_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_mbistjtag": {"hier_name": "psu_mbistjtag",
"type": "psu_mbistjtag",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rsa": {"hier_name": "psu_rsa",
"type": "psu_rsa",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_efuse": {"hier_name": "psu_efuse",
"type": "psu_efuse",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csu_0": {"hier_name": "psu_csu_0",
"type": "psu_csu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_csudma": {"hier_name": "psu_csudma",
"type": "psu_csudma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_gpv": {"hier_name": "psu_smmu_gpv",
"type": "psu_smmu_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_gpv": {"hier_name": "psu_fpd_gpv",
"type": "psu_fpd_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_gpv": {"hier_name": "psu_cci_gpv",
"type": "psu_cci_gpv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr_secure": {"hier_name": "psu_fpd_slcr_secure",
"type": "psu_fpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_slcr": {"hier_name": "psu_fpd_slcr",
"type": "psu_fpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_smmu_reg": {"hier_name": "psu_smmu_reg",
"type": "psu_smmu_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_cci_reg": {"hier_name": "psu_cci_reg",
"type": "psu_cci_reg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_cfg": {"hier_name": "psu_fpd_xmpu_cfg",
"type": "psu_fpd_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apu": {"hier_name": "psu_apu",
"type": "psu_apu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_7": {"hier_name": "psu_gdma_7",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_6": {"hier_name": "psu_gdma_6",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_5": {"hier_name": "psu_gdma_5",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_4": {"hier_name": "psu_gdma_4",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_3": {"hier_name": "psu_gdma_3",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_2": {"hier_name": "psu_gdma_2",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_1": {"hier_name": "psu_gdma_1",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gdma_0": {"hier_name": "psu_gdma_0",
"type": "psu_gdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_fpd_xmpu_sink": {"hier_name": "psu_fpd_xmpu_sink",
"type": "psu_fpd_xmpu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dpdma": {"hier_name": "psu_dpdma",
"type": "psu_dpdma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_dp": {"hier_name": "psu_dp",
"type": "psu_dp",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_5": {"hier_name": "psu_apm_5",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_serdes": {"hier_name": "psu_serdes",
"type": "psu_serdes",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_siou": {"hier_name": "psu_siou",
"type": "psu_siou",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_5": {"hier_name": "psu_afi_5",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_4": {"hier_name": "psu_afi_4",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_3": {"hier_name": "psu_afi_3",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_2": {"hier_name": "psu_afi_2",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_1": {"hier_name": "psu_afi_1",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_0": {"hier_name": "psu_afi_0",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crf_apb": {"hier_name": "psu_crf_apb",
"type": "psu_crf_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_dma": {"hier_name": "psu_pcie_dma",
"type": "psu_pcie_dma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_low": {"hier_name": "psu_pcie_low",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_high1": {"hier_name": "psu_pcie_high1",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_high2": {"hier_name": "psu_pcie_high2",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie": {"hier_name": "psu_pcie",
"type": "psu_pcie",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_pcie_attrib_0": {"hier_name": "psu_pcie_attrib_0",
"type": "psu_pcie_attrib_0",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sata": {"hier_name": "psu_sata",
"type": "psu_sata",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_0": {"hier_name": "psu_apm_0",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_qos_ctrl": {"hier_name": "psu_ddr_qos_ctrl",
"type": "psu_ddr_qos_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_phy": {"hier_name": "psu_ddr_phy",
"type": "psu_ddr_phy",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu5_cfg": {"hier_name": "psu_ddr_xmpu5_cfg",
"type": "psu_ddr_xmpu5_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu4_cfg": {"hier_name": "psu_ddr_xmpu4_cfg",
"type": "psu_ddr_xmpu4_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu3_cfg": {"hier_name": "psu_ddr_xmpu3_cfg",
"type": "psu_ddr_xmpu3_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu2_cfg": {"hier_name": "psu_ddr_xmpu2_cfg",
"type": "psu_ddr_xmpu2_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu1_cfg": {"hier_name": "psu_ddr_xmpu1_cfg",
"type": "psu_ddr_xmpu1_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ddr_xmpu0_cfg": {"hier_name": "psu_ddr_xmpu0_cfg",
"type": "psu_ddr_xmpu0_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_7": {"hier_name": "psu_adma_7",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_6": {"hier_name": "psu_adma_6",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_5": {"hier_name": "psu_adma_5",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_4": {"hier_name": "psu_adma_4",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_3": {"hier_name": "psu_adma_3",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_2": {"hier_name": "psu_adma_2",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_1": {"hier_name": "psu_adma_1",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_adma_0": {"hier_name": "psu_adma_0",
"type": "psu_adma",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ocm_xmpu_cfg": {"hier_name": "psu_ocm_xmpu_cfg",
"type": "psu_ocm_xmpu_cfg",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rtc": {"hier_name": "psu_rtc",
"type": "psu_rtc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ams": {"hier_name": "psu_ams",
"type": "psu_ams",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_2": {"hier_name": "psu_apm_2",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_apm_1": {"hier_name": "psu_apm_1",
"type": "psu_apm",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_0": {"hier_name": "psu_usb_0",
"type": "psu_usb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_usb_xhci_0": {"hier_name": "psu_usb_xhci_0",
"type": "psu_usb_xhci",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu_sink": {"hier_name": "psu_lpd_xppu_sink",
"type": "psu_lpd_xppu_sink",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_afi_6": {"hier_name": "psu_afi_6",
"type": "psu_afi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_rpu": {"hier_name": "psu_rpu",
"type": "psu_rpu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_xppu": {"hier_name": "psu_lpd_xppu",
"type": "psu_lpd_xppu",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_crl_apb": {"hier_name": "psu_crl_apb",
"type": "psu_crl_apb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr_secure": {"hier_name": "psu_lpd_slcr_secure",
"type": "psu_lpd_slcr_secure",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_lpd_slcr": {"hier_name": "psu_lpd_slcr",
"type": "psu_lpd_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_0": {"hier_name": "psu_ipi_0",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_1": {"hier_name": "psu_ipi_1",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_2": {"hier_name": "psu_ipi_2",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_3": {"hier_name": "psu_ipi_3",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_4": {"hier_name": "psu_ipi_4",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_5": {"hier_name": "psu_ipi_5",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ipi_6": {"hier_name": "psu_ipi_6",
"type": "psu_ipi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ctrl_ipi": {"hier_name": "psu_ctrl_ipi",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_message_buffers": {"hier_name": "psu_message_buffers",
"type": "PERIPHERAL",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_s": {"hier_name": "psu_iou_s",
"type": "psu_iou_s",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntrs": {"hier_name": "psu_iou_scntrs",
"type": "psu_iou_scntrs",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iou_scntr": {"hier_name": "psu_iou_scntr",
"type": "psu_iou_scntr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iousecure_slcr": {"hier_name": "psu_iousecure_slcr",
"type": "psu_iousecure_slcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_iouslcr_0": {"hier_name": "psu_iouslcr_0",
"type": "psu_iouslcr",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_r5_ddr_0": {"hier_name": "psu_r5_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddr_0": {"hier_name": "psu_ddr_0",
"type": "psu_ddr",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_ddrc_0": {"hier_name": "psu_ddrc_0",
"type": "psu_ddrc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_sd_1": {"hier_name": "psu_sd_1",
"type": "psu_sd",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_3": {"hier_name": "psu_ttc_3",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_2": {"hier_name": "psu_ttc_2",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_1": {"hier_name": "psu_ttc_1",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ttc_0": {"hier_name": "psu_ttc_0",
"type": "psu_ttc",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_0": {"hier_name": "psu_qspi_0",
"type": "psu_qspi",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_ethernet_3": {"hier_name": "psu_ethernet_3",
"type": "psu_ethernet",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_gpio_0": {"hier_name": "psu_gpio_0",
"type": "psu_gpio",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_1": {"hier_name": "psu_i2c_1",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_i2c_0": {"hier_name": "psu_i2c_0",
"type": "psu_i2c",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_uart_1": {"hier_name": "psu_uart_1",
"type": "psu_uart",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"psu_qspi_linear_0": {"hier_name": "psu_qspi_linear_0",
"type": "psu_qspi_linear",
"version": "1.0",
"ip_type": "MEMORY_CNTLR",
},
"psu_cortexa53_0": {"hier_name": "psu_cortexa53_0",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexa53_1": {"hier_name": "psu_cortexa53_1",
"type": "psu_cortexa53",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_0": {"hier_name": "psu_cortexr5_0",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_cortexr5_1": {"hier_name": "psu_cortexr5_1",
"type": "psu_cortexr5",
"version": "1.0",
"ip_type": "PROCESSOR",
},
"psu_pmu_0": {"hier_name": "psu_pmu_0",
"type": "psu_pmu",
"version": "9.2",
"ip_type": "PROCESSOR",
},
"mipi_csi2_rx_subsyst_0_phy": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_phy",
"type": "mipi_dphy",
"version": "4.2",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_r_sync": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_r_sync",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_rx": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_rx",
"type": "mipi_csi2_rx_ctrl",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_vfb_0": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_vfb_0",
"type": "vfb",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mipi_csi2_rx_subsyst_0_xbar": {"hier_name": "mipi_csi2_rx_subsyst_0/mipi_csi2_rx_subsyst_0_xbar",
"type": "axi_crossbar",
"version": "2.1",
"ip_type": "BUS",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:15.523
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:15.525
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"device": "xczu2cg",
"family": "zynquplus",
"timestamp": "Mon Jul 12 12:33:15 2021",
"vivado_version": "2020.1",
"part": "xczu2cg-sfvc784-1-i",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.524
!MESSAGE XSCT Command: [::hsi::utils::get_configurable_ip C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.526
!MESSAGE XSCT command with result: [::hsi::utils::get_configurable_ip C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, zynq_ultra_ps_e_0]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.527
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.533
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.534
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.610
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549244,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549384,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549388,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549400,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549404,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549416,
},
},
"mipi_csi2_rx_subsyst_0": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"v_demosaic_0": {},
"v_gamma_lut_0": {},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.613
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.647
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, {"mipi_csi2_rx_subsyst_0_csirxss_s_axi": {"name": "mipi_csi2_rx_subsyst_0",
"base": "0x80000000",
"high": "0x80001FFF",
"size": "8192",
"slaveintf": "csirxss_s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_demosaic_0_s_axi_CTRL": {"name": "v_demosaic_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_gamma_lut_0_s_axi_CTRL": {"name": "v_gamma_lut_0",
"base": "0x80030000",
"high": "0x8003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.653
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.655
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.656
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.658
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.659
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.663
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.664
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.666
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.666
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_FREQ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.668
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_FREQ], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.668
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.679
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0 C_CPU_CLK_FREQ_HZ], Result: [null, 1066656005]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.680
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.685
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_cortexa53_0": {"bscan": "",
"index": "0",
},
"psu_cortexa53_1": {"bscan": "",
"index": "1",
},
"psu_cortexr5_0": {"bscan": "",
"index": "0",
},
"psu_cortexr5_1": {"bscan": "",
"index": "1",
},
"psu_pmu_0": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.700
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.770
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549244,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549384,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549388,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549400,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549404,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549416,
},
},
"mipi_csi2_rx_subsyst_0": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_0": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"v_demosaic_0": {},
"v_gamma_lut_0": {},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.772
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.807
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1], Result: [null, {"mipi_csi2_rx_subsyst_0_csirxss_s_axi": {"name": "mipi_csi2_rx_subsyst_0",
"base": "0x80000000",
"high": "0x80001FFF",
"size": "8192",
"slaveintf": "csirxss_s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_demosaic_0_s_axi_CTRL": {"name": "v_demosaic_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_gamma_lut_0_s_axi_CTRL": {"name": "v_gamma_lut_0",
"base": "0x80030000",
"high": "0x8003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_0": {"name": "psu_ipi_0",
"base": "0xFF300000",
"high": "0xFF30FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.809
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.810
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.811
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.823
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.823
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.825
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.825
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.837
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.838
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_FREQ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.842
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_FREQ], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.843
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.848
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_1 C_CPU_CLK_FREQ_HZ], Result: [null, 1066656005]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.849
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.922
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549244,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549384,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549388,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549400,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549404,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549416,
},
},
"mipi_csi2_rx_subsyst_0": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_1": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm": {},
"psu_r5_0_btcm": {},
"psu_r5_ddr_0": {},
"psu_r5_tcm_ram_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"v_demosaic_0": {},
"v_gamma_lut_0": {},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.924
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.959
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0], Result: [null, {"mipi_csi2_rx_subsyst_0_csirxss_s_axi": {"name": "mipi_csi2_rx_subsyst_0",
"base": "0x80000000",
"high": "0x80001FFF",
"size": "8192",
"slaveintf": "csirxss_s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_demosaic_0_s_axi_CTRL": {"name": "v_demosaic_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_gamma_lut_0_s_axi_CTRL": {"name": "v_gamma_lut_0",
"base": "0x80030000",
"high": "0x8003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_1": {"name": "psu_ipi_1",
"base": "0xFF310000",
"high": "0xFF31FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_atcm_MEM_0": {"name": "psu_r5_0_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_0_btcm_MEM_0": {"name": "psu_r5_0_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_tcm_ram_0_MEM_0": {"name": "psu_r5_tcm_ram_0",
"base": "0x0",
"high": "0x0003FFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.961
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.964
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.964
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.977
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.978
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.979
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.980
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.993
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:21.995
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_FREQ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.000
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_FREQ], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.002
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.006
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_0 C_CPU_CLK_FREQ_HZ], Result: [null, 499994995]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.008
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.083
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549244,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549384,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549388,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549400,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549404,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549416,
},
},
"mipi_csi2_rx_subsyst_0": {},
"psu_acpu_gic": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_coresight_0": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_2": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_1_atcm": {},
"psu_r5_1_btcm": {},
"psu_r5_ddr_0": {},
"psu_rcpu_gic": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"v_demosaic_0": {},
"v_gamma_lut_0": {},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.085
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.119
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1], Result: [null, {"mipi_csi2_rx_subsyst_0_csirxss_s_axi": {"name": "mipi_csi2_rx_subsyst_0",
"base": "0x80000000",
"high": "0x80001FFF",
"size": "8192",
"slaveintf": "csirxss_s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_demosaic_0_s_axi_CTRL": {"name": "v_demosaic_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_gamma_lut_0_s_axi_CTRL": {"name": "v_gamma_lut_0",
"base": "0x80030000",
"high": "0x8003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_acpu_gic": {"name": "psu_acpu_gic",
"base": "0xF9010000",
"high": "0xF907FFFF",
"size": "458752",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_coresight_0": {"name": "psu_coresight_0",
"base": "0xFE800000",
"high": "0xFEFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_2": {"name": "psu_ipi_2",
"base": "0xFF320000",
"high": "0xFF32FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rcpu_gic": {"name": "psu_rcpu_gic",
"base": "0xF9000000",
"high": "0xF900FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_atcm_MEM_0": {"name": "psu_r5_1_atcm",
"base": "0x0",
"high": "0xFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_1_btcm_MEM_0": {"name": "psu_r5_1_btcm",
"base": "0x20000",
"high": "0x2FFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_r5_ddr_0_MEM_0": {"name": "psu_r5_ddr_0",
"base": "0x100000",
"high": "0x7FEFFFFF",
"size": "2145386496",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.121
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.122
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.123
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.132
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.132
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.134
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.135
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.148
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.149
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_FREQ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.150
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_FREQ], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.151
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.153
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexr5_1 C_CPU_CLK_FREQ_HZ], Result: [null, 499994995]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.153
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.220
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0], Result: [null, {"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549184,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549188,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549204,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549224,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549228,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549232,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549236,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549244,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549252,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549264,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549268,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549272,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549276,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549280,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549284,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549288,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549292,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549296,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549300,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549304,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549308,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549312,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549316,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549320,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549324,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549328,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549332,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549336,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549344,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549348,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549352,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549356,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549360,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549364,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549368,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549372,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549376,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549380,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549384,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549388,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549392,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549396,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549400,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549404,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549408,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549412,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 2147549416,
},
},
"mipi_csi2_rx_subsyst_0": {},
"psu_adma_0": {},
"psu_adma_1": {},
"psu_adma_2": {},
"psu_adma_3": {},
"psu_adma_4": {},
"psu_adma_5": {},
"psu_adma_6": {},
"psu_adma_7": {},
"psu_afi_0": {},
"psu_afi_1": {},
"psu_afi_2": {},
"psu_afi_3": {},
"psu_afi_4": {},
"psu_afi_5": {},
"psu_afi_6": {},
"psu_ams": {},
"psu_apm_0": {},
"psu_apm_1": {},
"psu_apm_2": {},
"psu_apm_5": {},
"psu_apu": {},
"psu_bbram_0": {},
"psu_cci_gpv": {},
"psu_cci_reg": {},
"psu_crf_apb": {},
"psu_crl_apb": {},
"psu_csu_0": {},
"psu_csudma": {},
"psu_ctrl_ipi": {},
"psu_ddr_0": {},
"psu_ddr_phy": {},
"psu_ddr_qos_ctrl": {},
"psu_ddr_xmpu0_cfg": {},
"psu_ddr_xmpu1_cfg": {},
"psu_ddr_xmpu2_cfg": {},
"psu_ddr_xmpu3_cfg": {},
"psu_ddr_xmpu4_cfg": {},
"psu_ddr_xmpu5_cfg": {},
"psu_ddrc_0": {},
"psu_dp": {},
"psu_dpdma": {},
"psu_efuse": {},
"psu_ethernet_3": {},
"psu_fpd_gpv": {},
"psu_fpd_slcr": {},
"psu_fpd_slcr_secure": {},
"psu_fpd_xmpu_cfg": {},
"psu_fpd_xmpu_sink": {},
"psu_gdma_0": {},
"psu_gdma_1": {},
"psu_gdma_2": {},
"psu_gdma_3": {},
"psu_gdma_4": {},
"psu_gdma_5": {},
"psu_gdma_6": {},
"psu_gdma_7": {},
"psu_gpio_0": {},
"psu_i2c_0": {},
"psu_i2c_1": {},
"psu_iou_scntr": {},
"psu_iou_scntrs": {},
"psu_iousecure_slcr": {},
"psu_iouslcr_0": {},
"psu_ipi_3": {},
"psu_ipi_4": {},
"psu_ipi_5": {},
"psu_ipi_6": {},
"psu_lpd_slcr": {},
"psu_lpd_slcr_secure": {},
"psu_lpd_xppu": {},
"psu_lpd_xppu_sink": {},
"psu_mbistjtag": {},
"psu_message_buffers": {},
"psu_ocm": {},
"psu_ocm_ram_0": {},
"psu_ocm_xmpu_cfg": {},
"psu_pcie": {},
"psu_pcie_attrib_0": {},
"psu_pcie_dma": {},
"psu_pcie_high1": {},
"psu_pcie_high2": {},
"psu_pcie_low": {},
"psu_pmu_global_0": {},
"psu_pmu_iomodule": {},
"psu_pmu_ram": {},
"psu_qspi_0": {},
"psu_qspi_linear_0": {},
"psu_r5_0_atcm_global": {},
"psu_r5_0_btcm_global": {},
"psu_r5_1_atcm_global": {},
"psu_r5_1_btcm_global": {},
"psu_r5_tcm_ram_global": {},
"psu_rpu": {},
"psu_rsa": {},
"psu_rtc": {},
"psu_sd_1": {},
"psu_serdes": {},
"psu_siou": {},
"psu_smmu_gpv": {},
"psu_smmu_reg": {},
"psu_ttc_0": {},
"psu_ttc_1": {},
"psu_ttc_2": {},
"psu_ttc_3": {},
"psu_uart_1": {},
"psu_usb_0": {},
"psu_usb_xhci_0": {},
"v_demosaic_0": {},
"v_gamma_lut_0": {},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.222
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.258
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_pmu_0], Result: [null, {"mipi_csi2_rx_subsyst_0_csirxss_s_axi": {"name": "mipi_csi2_rx_subsyst_0",
"base": "0x80000000",
"high": "0x80001FFF",
"size": "8192",
"slaveintf": "csirxss_s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x80010000",
"high": "0x8001FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_demosaic_0_s_axi_CTRL": {"name": "v_demosaic_0",
"base": "0x80020000",
"high": "0x8002FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_gamma_lut_0_s_axi_CTRL": {"name": "v_gamma_lut_0",
"base": "0x80030000",
"high": "0x8003FFFF",
"size": "65536",
"slaveintf": "s_axi_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"psu_adma_0": {"name": "psu_adma_0",
"base": "0xFFA80000",
"high": "0xFFA8FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_1": {"name": "psu_adma_1",
"base": "0xFFA90000",
"high": "0xFFA9FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_2": {"name": "psu_adma_2",
"base": "0xFFAA0000",
"high": "0xFFAAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_3": {"name": "psu_adma_3",
"base": "0xFFAB0000",
"high": "0xFFABFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_4": {"name": "psu_adma_4",
"base": "0xFFAC0000",
"high": "0xFFACFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_5": {"name": "psu_adma_5",
"base": "0xFFAD0000",
"high": "0xFFADFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_6": {"name": "psu_adma_6",
"base": "0xFFAE0000",
"high": "0xFFAEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_adma_7": {"name": "psu_adma_7",
"base": "0xFFAF0000",
"high": "0xFFAFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_0": {"name": "psu_afi_0",
"base": "0xFD360000",
"high": "0xFD36FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_1": {"name": "psu_afi_1",
"base": "0xFD370000",
"high": "0xFD37FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_2": {"name": "psu_afi_2",
"base": "0xFD380000",
"high": "0xFD38FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_3": {"name": "psu_afi_3",
"base": "0xFD390000",
"high": "0xFD39FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_4": {"name": "psu_afi_4",
"base": "0xFD3A0000",
"high": "0xFD3AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_5": {"name": "psu_afi_5",
"base": "0xFD3B0000",
"high": "0xFD3BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_afi_6": {"name": "psu_afi_6",
"base": "0xFF9B0000",
"high": "0xFF9BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ams": {"name": "psu_ams",
"base": "0xFFA50000",
"high": "0xFFA5FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_0": {"name": "psu_apm_0",
"base": "0xFD0B0000",
"high": "0xFD0BFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_1": {"name": "psu_apm_1",
"base": "0xFFA00000",
"high": "0xFFA0FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_2": {"name": "psu_apm_2",
"base": "0xFFA10000",
"high": "0xFFA1FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apm_5": {"name": "psu_apm_5",
"base": "0xFD490000",
"high": "0xFD49FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_apu": {"name": "psu_apu",
"base": "0xFD5C0000",
"high": "0xFD5CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_gpv": {"name": "psu_cci_gpv",
"base": "0xFD6E0000",
"high": "0xFD6EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_cci_reg": {"name": "psu_cci_reg",
"base": "0xFD5E0000",
"high": "0xFD5EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crf_apb": {"name": "psu_crf_apb",
"base": "0xFD1A0000",
"high": "0xFD2DFFFF",
"size": "1310720",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_crl_apb": {"name": "psu_crl_apb",
"base": "0xFF5E0000",
"high": "0xFF85FFFF",
"size": "2621440",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csu_0": {"name": "psu_csu_0",
"base": "0xFFCA0000",
"high": "0xFFCAFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_csudma": {"name": "psu_csudma",
"base": "0xFFC80000",
"high": "0xFFC9FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ctrl_ipi": {"name": "psu_ctrl_ipi",
"base": "0xFF380000",
"high": "0xFF3FFFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_phy": {"name": "psu_ddr_phy",
"base": "0xFD080000",
"high": "0xFD08FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_qos_ctrl": {"name": "psu_ddr_qos_ctrl",
"base": "0xFD090000",
"high": "0xFD09FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu0_cfg": {"name": "psu_ddr_xmpu0_cfg",
"base": "0xFD000000",
"high": "0xFD00FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu1_cfg": {"name": "psu_ddr_xmpu1_cfg",
"base": "0xFD010000",
"high": "0xFD01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu2_cfg": {"name": "psu_ddr_xmpu2_cfg",
"base": "0xFD020000",
"high": "0xFD02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu3_cfg": {"name": "psu_ddr_xmpu3_cfg",
"base": "0xFD030000",
"high": "0xFD03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu4_cfg": {"name": "psu_ddr_xmpu4_cfg",
"base": "0xFD040000",
"high": "0xFD04FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_xmpu5_cfg": {"name": "psu_ddr_xmpu5_cfg",
"base": "0xFD050000",
"high": "0xFD05FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddrc_0": {"name": "psu_ddrc_0",
"base": "0xFD070000",
"high": "0xFD070FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dp": {"name": "psu_dp",
"base": "0xFD4A0000",
"high": "0xFD4AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_dpdma": {"name": "psu_dpdma",
"base": "0xFD4C0000",
"high": "0xFD4CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_efuse": {"name": "psu_efuse",
"base": "0xFFCC0000",
"high": "0xFFCCFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ethernet_3": {"name": "psu_ethernet_3",
"base": "0xFF0E0000",
"high": "0xFF0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_gpv": {"name": "psu_fpd_gpv",
"base": "0xFD700000",
"high": "0xFD7FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr": {"name": "psu_fpd_slcr",
"base": "0xFD610000",
"high": "0xFD68FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_slcr_secure": {"name": "psu_fpd_slcr_secure",
"base": "0xFD690000",
"high": "0xFD6CFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_cfg": {"name": "psu_fpd_xmpu_cfg",
"base": "0xFD5D0000",
"high": "0xFD5DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_fpd_xmpu_sink": {"name": "psu_fpd_xmpu_sink",
"base": "0xFD4F0000",
"high": "0xFD4FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_0": {"name": "psu_gdma_0",
"base": "0xFD500000",
"high": "0xFD50FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_1": {"name": "psu_gdma_1",
"base": "0xFD510000",
"high": "0xFD51FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_2": {"name": "psu_gdma_2",
"base": "0xFD520000",
"high": "0xFD52FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_3": {"name": "psu_gdma_3",
"base": "0xFD530000",
"high": "0xFD53FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_4": {"name": "psu_gdma_4",
"base": "0xFD540000",
"high": "0xFD54FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_5": {"name": "psu_gdma_5",
"base": "0xFD550000",
"high": "0xFD55FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_6": {"name": "psu_gdma_6",
"base": "0xFD560000",
"high": "0xFD56FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gdma_7": {"name": "psu_gdma_7",
"base": "0xFD570000",
"high": "0xFD57FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_gpio_0": {"name": "psu_gpio_0",
"base": "0xFF0A0000",
"high": "0xFF0AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_0": {"name": "psu_i2c_0",
"base": "0xFF020000",
"high": "0xFF02FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_i2c_1": {"name": "psu_i2c_1",
"base": "0xFF030000",
"high": "0xFF03FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntr": {"name": "psu_iou_scntr",
"base": "0xFF250000",
"high": "0xFF25FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iou_scntrs": {"name": "psu_iou_scntrs",
"base": "0xFF260000",
"high": "0xFF26FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iousecure_slcr": {"name": "psu_iousecure_slcr",
"base": "0xFF240000",
"high": "0xFF24FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_iouslcr_0": {"name": "psu_iouslcr_0",
"base": "0xFF180000",
"high": "0xFF23FFFF",
"size": "786432",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ipi_3": {"name": "psu_ipi_3",
"base": "0xFF330000",
"high": "0xFF330FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_4": {"name": "psu_ipi_4",
"base": "0xFF331000",
"high": "0xFF331FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_5": {"name": "psu_ipi_5",
"base": "0xFF332000",
"high": "0xFF332FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_ipi_6": {"name": "psu_ipi_6",
"base": "0xFF333000",
"high": "0xFF333FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "",
},
"psu_lpd_slcr": {"name": "psu_lpd_slcr",
"base": "0xFF410000",
"high": "0xFF4AFFFF",
"size": "655360",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_slcr_secure": {"name": "psu_lpd_slcr_secure",
"base": "0xFF4B0000",
"high": "0xFF4DFFFF",
"size": "196608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu": {"name": "psu_lpd_xppu",
"base": "0xFF980000",
"high": "0xFF98FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_lpd_xppu_sink": {"name": "psu_lpd_xppu_sink",
"base": "0xFF9C0000",
"high": "0xFF9CFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_mbistjtag": {"name": "psu_mbistjtag",
"base": "0xFFCF0000",
"high": "0xFFCFFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_message_buffers": {"name": "psu_message_buffers",
"base": "0xFF990000",
"high": "0xFF99FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm": {"name": "psu_ocm",
"base": "0xFF960000",
"high": "0xFF96FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_xmpu_cfg": {"name": "psu_ocm_xmpu_cfg",
"base": "0xFFA70000",
"high": "0xFFA7FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie": {"name": "psu_pcie",
"base": "0xFD0E0000",
"high": "0xFD0EFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_attrib_0": {"name": "psu_pcie_attrib_0",
"base": "0xFD480000",
"high": "0xFD48FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pcie_dma": {"name": "psu_pcie_dma",
"base": "0xFD0F0000",
"high": "0xFD0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_global_0": {"name": "psu_pmu_global_0",
"base": "0xFFD80000",
"high": "0xFFDBFFFF",
"size": "262144",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_iomodule": {"name": "psu_pmu_iomodule",
"base": "0xFFD40000",
"high": "0xFFD5FFFF",
"size": "131072",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_0": {"name": "psu_qspi_0",
"base": "0xFF0F0000",
"high": "0xFF0FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_qspi_linear_0": {"name": "psu_qspi_linear_0",
"base": "0xC0000000",
"high": "0xDFFFFFFF",
"size": "536870912",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rpu": {"name": "psu_rpu",
"base": "0xFF9A0000",
"high": "0xFF9AFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rsa": {"name": "psu_rsa",
"base": "0xFFCE0000",
"high": "0xFFCEFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_rtc": {"name": "psu_rtc",
"base": "0xFFA60000",
"high": "0xFFA6FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_sd_1": {"name": "psu_sd_1",
"base": "0xFF170000",
"high": "0xFF17FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_serdes": {"name": "psu_serdes",
"base": "0xFD400000",
"high": "0xFD47FFFF",
"size": "524288",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_siou": {"name": "psu_siou",
"base": "0xFD3D0000",
"high": "0xFD3DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_gpv": {"name": "psu_smmu_gpv",
"base": "0xFD800000",
"high": "0xFDFFFFFF",
"size": "8388608",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_smmu_reg": {"name": "psu_smmu_reg",
"base": "0xFD5F0000",
"high": "0xFD5FFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_0": {"name": "psu_ttc_0",
"base": "0xFF110000",
"high": "0xFF11FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_1": {"name": "psu_ttc_1",
"base": "0xFF120000",
"high": "0xFF12FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_2": {"name": "psu_ttc_2",
"base": "0xFF130000",
"high": "0xFF13FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ttc_3": {"name": "psu_ttc_3",
"base": "0xFF140000",
"high": "0xFF14FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_uart_1": {"name": "psu_uart_1",
"base": "0xFF010000",
"high": "0xFF01FFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_0": {"name": "psu_usb_0",
"base": "0xFF9D0000",
"high": "0xFF9DFFFF",
"size": "65536",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_usb_xhci_0": {"name": "psu_usb_xhci_0",
"base": "0xFE200000",
"high": "0xFE2FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_bbram_0_MEM_0": {"name": "psu_bbram_0",
"base": "0xFFCD0000",
"high": "0xFFCDFFFF",
"size": "65536",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_0": {"name": "psu_ddr_0",
"base": "0x7FF00000",
"high": "0x7FFFFFFF",
"size": "1048576",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ddr_0_MEM_1": {"name": "psu_ddr_0",
"base": "0x0",
"high": "0x7FEFFFFF",
"size": "2146435072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_1",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_ocm_ram_0_MEM_0": {"name": "psu_ocm_ram_0",
"base": "0xFFFC0000",
"high": "0xFFFFFFFF",
"size": "262144",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
"psu_pmu_ram_MEM_0": {"name": "psu_pmu_ram",
"base": "0xFFDC0000",
"high": "0xFFDDFFFF",
"size": "131072",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "MEM_0",
"acctype": "Read/Write",
"tz": "NonSecure",
},
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.261
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.263
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_cortexa53_0], Result: [null, axi_vdma_0 mipi_csi2_rx_subsyst_0 psu_acpu_gic psu_adma_0 psu_adma_1 psu_adma_2 psu_adma_3 psu_adma_4 psu_adma_5 psu_adma_6 psu_adma_7 psu_afi_0 psu_afi_1 psu_afi_2 psu_afi_3 psu_afi_4 psu_afi_5 psu_afi_6 psu_ams psu_apm_0 psu_apm_1 psu_apm_2 psu_apm_5 psu_apu psu_cci_gpv psu_cci_reg psu_coresight_0 psu_crf_apb psu_crl_apb psu_csu_0 psu_csudma psu_ctrl_ipi psu_ddr_0 psu_ddr_phy psu_ddr_qos_ctrl psu_ddr_xmpu0_cfg psu_ddr_xmpu1_cfg psu_ddr_xmpu2_cfg psu_ddr_xmpu3_cfg psu_ddr_xmpu4_cfg psu_ddr_xmpu5_cfg psu_ddrc_0 psu_dp psu_dpdma psu_efuse psu_ethernet_3 psu_fpd_gpv psu_fpd_slcr psu_fpd_slcr_secure psu_fpd_xmpu_cfg psu_fpd_xmpu_sink psu_gdma_0 psu_gdma_1 psu_gdma_2 psu_gdma_3 psu_gdma_4 psu_gdma_5 psu_gdma_6 psu_gdma_7 psu_gpio_0 psu_i2c_0 psu_i2c_1 psu_iou_scntr psu_iou_scntrs psu_iousecure_slcr psu_iouslcr_0 psu_ipi_0 psu_lpd_slcr psu_lpd_slcr_secure psu_lpd_xppu psu_lpd_xppu_sink psu_mbistjtag psu_message_buffers psu_ocm psu_ocm_ram_0 psu_ocm_xmpu_cfg psu_pcie psu_pcie_attrib_0 psu_pcie_dma psu_pcie_high1 psu_pcie_high2 psu_pcie_low psu_pmu_global_0 psu_qspi_0 psu_qspi_linear_0 psu_r5_0_atcm_global psu_r5_0_btcm_global psu_r5_1_atcm_global psu_r5_1_btcm_global psu_r5_tcm_ram_global psu_rcpu_gic psu_rpu psu_rsa psu_rtc psu_sd_1 psu_serdes psu_siou psu_smmu_gpv psu_smmu_reg psu_ttc_0 psu_ttc_1 psu_ttc_2 psu_ttc_3 psu_uart_1 psu_usb_0 psu_usb_xhci_0 v_demosaic_0 v_gamma_lut_0]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.264
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.267
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.267
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_S_AXI_BASEADDR], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.269
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_S_AXI_BASEADDR], Result: [null, 0xFD0B0000]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.269
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_PROFILE], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.271
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.272
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_ADVANCED], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.273
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.274
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_NUM_OF_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.276
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_0 C_NUM_OF_COUNTERS], Result: [null, 10]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.276
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.279
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.280
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_S_AXI_BASEADDR], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.282
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_S_AXI_BASEADDR], Result: [null, 0xFFA00000]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.282
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_PROFILE], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.284
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.284
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_ADVANCED], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.286
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.286
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_NUM_OF_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.288
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_1 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.289
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.292
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.292
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_S_AXI_BASEADDR], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.294
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_S_AXI_BASEADDR], Result: [null, 0xFFA10000]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.295
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_PROFILE], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.296
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.297
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_ADVANCED], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.298
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.299
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_NUM_OF_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.301
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_2 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.301
!MESSAGE XSCT Command: [::hsi::utils::get_apm_connection_info -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.304
!MESSAGE XSCT command with result: [::hsi::utils::get_apm_connection_info -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa], Result: [null, {"psu_apm_5": "SLOT_0_AXI",
"psu_apm_0": "SLOT_0_AXI SLOT_1_AXI SLOT_2_AXI SLOT_3_AXI SLOT_4_AXI SLOT_5_AXI",
"psu_apm_2": "SLOT_0_AXI",
"psu_apm_1": "SLOT_0_AXI",
}]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.305
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_S_AXI_BASEADDR], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.306
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_S_AXI_BASEADDR], Result: [null, 0xFD490000]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.307
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_PROFILE], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.309
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_PROFILE], Result: [null, 0]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.309
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_ADVANCED], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.311
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_ENABLE_ADVANCED], Result: [null, 1]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.311
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_NUM_OF_COUNTERS], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.313
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa psu_apm_5 C_NUM_OF_COUNTERS], Result: [null, 3]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.314
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.316
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa zynq_ultra_ps_e_0 PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ], Result: [null, 249.997498]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:22.316
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:24.911
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:24.913
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:25.174
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081 (error DR shift through all ones)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:25.177
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:25.182
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081 (error DR shift through all ones)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:25.183
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081 (error DR shift through all ones)" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:28.202
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081 (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:31.211
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081 (error DR shift through all ones)" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:34.235
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081 (error DR shift through all ones)" && level==1}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.726
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.727
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.728
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.736
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.736
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.742
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.742
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.757
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.763
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.769
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.770
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.786
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.880
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.885
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.886
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.901
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.902
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.908
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.908
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.923
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.924
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.930
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.930
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.946
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.947
!MESSAGE XSCT Command: [version -server], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.948
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.949
!MESSAGE XSCT Command: [version], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.950
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.950
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.956
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210512180081]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.956
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.972
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.972
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-HS1 210512180081" && level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.988
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-HS1 210512180081" && level == 0}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.989
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.991
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 10000000]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.992
!MESSAGE XSCT Command: [source F:/xilinx_2020.1/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.993
!MESSAGE XSCT command with result: [source F:/xilinx_2020.1/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:47.994
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:48.003
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:48.003
!MESSAGE XSCT Command: [rst -system], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:49.175
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:49.176
!MESSAGE XSCT Command: [after 3000], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.194
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.220
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.225
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.226
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.242
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.244
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.245
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.246
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.251
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.252
!MESSAGE XSCT Command: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.253
!MESSAGE XSCT command with result: [proc fetch_device_jtag_ctx { node_id } {
foreach t [jtag ta -ta] {
if {[dict get $t node_id] == $node_id} {
return [dict get $t target_ctx]
}
}
error cannot find a jtag device with node id $node_id}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.253
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.259
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.259
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.275
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.276
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 2], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.279
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 2], Result: [null, jsn-JTAG-HS1-210512180081-14711093-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.279
!MESSAGE XSCT Command: [fetch_device_jtag_ctx 3], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.281
!MESSAGE XSCT command with result: [fetch_device_jtag_ctx 3], Result: [null, jsn-JTAG-HS1-210512180081-5ba00477-0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.284
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14711093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.315
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14711093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:52.316
!MESSAGE XSCT Command: [fpga -file C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.010
!MESSAGE XSCT command with result: [fpga -file C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.032
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.056
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.056
!MESSAGE XSCT Command: [loadhw -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.606
!MESSAGE XSCT command with result: [loadhw -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.606
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.608
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.608
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.614
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.614
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.630
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.630
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.638
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.639
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.643
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.643
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.652
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.653
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.659
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:55.660
!MESSAGE XSCT Command: [dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:56.560
!MESSAGE XSCT command with result: [dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:56.561
!MESSAGE XSCT Command: [set bp_49_56_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:56.658
!MESSAGE XSCT command with result: [set bp_49_56_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 0]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:56.659
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:57.712
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:57.713
!MESSAGE XSCT Command: [bpremove $bp_49_56_fsbl_bp], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:57.726
!MESSAGE XSCT command with result: [bpremove $bp_49_56_fsbl_bp], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:57.726
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:57.735
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:57.736
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:57.747
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:57.747
!MESSAGE XSCT Command: [dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/Debug/app.elf], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:59.090
!MESSAGE XSCT command with result: [dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/Debug/app.elf], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:59.091
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:59.105
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:59.188
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:59.204
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:59.204
!MESSAGE XSCT Command: [con], Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:49:59.257
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:54:48.810
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:54:48.815
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:54:48.815
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:54:48.818
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-07-12 12:54:48.819
!MESSAGE Generating MD5 hash for file: C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:54:48.825
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 12:54:48.827
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-7: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:02:22.584
!MESSAGE XSCT Command: [::scw::generate_bif -xpfm C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm -domains standalone_domain -bifpath C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app_system/_ide/bootimage/template_app_system.bif], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:02:22.747
!MESSAGE XSCT command with result: [::scw::generate_bif -xpfm C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm -domains standalone_domain -bifpath C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app_system/_ide/bootimage/template_app_system.bif], Result: [null, C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa {design design_1_wrapper ranges {{0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}} channels tcfchan#1 targets JTAG-jsn-JTAG-HS1-210512180081-5ba00477-0 map {psu_cortexa53_0 {mmap {mipi_csi2_rx_subsyst_0_csirxss_s_axi {name mipi_csi2_rx_subsyst_0 base 0x80000000 high 0x80001FFF size 8192 slaveintf csirxss_s_axi type REGISTER flags 3 segment {} acctype {} tz {}} axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x80010000 high 0x8001FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 2147549184 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 2147549188 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 2147549204 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 2147549224 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 2147549228 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 2147549232 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 2147549236 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 2147549244 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 2147549252 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 2147549264 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 2147549268 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549272 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 2147549276 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 2147549280 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 2147549284 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 2147549288 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 2147549292 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 2147549296 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 2147549300 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 2147549304 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 2147549308 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 2147549312 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 2147549316 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 2147549320 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 2147549324 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 2147549328 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 2147549332 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 2147549336 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 2147549344 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 2147549348 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549352 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 2147549356 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 2147549360 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 2147549364 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 2147549368 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 2147549372 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 2147549376 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 2147549380 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 2147549384 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 2147549388 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 2147549392 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 2147549396 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 2147549400 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 2147549404 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 2147549408 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 2147549412 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 2147549416 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}} v_demosaic_0_s_axi_CTRL {name v_demosaic_0 base 0x80020000 high 0x8002FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}} v_gamma_lut_0_s_axi_CTRL {name v_gamma_lut_0 base 0x80030000 high 0x8003FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-A53 bscan {} index 0} psu_cortexa53_1 {mmap {mipi_csi2_rx_subsyst_0_csirxss_s_axi {name mipi_csi2_rx_subsyst_0 base 0x80000000 high 0x80001FFF size 8192 slaveintf csirxss_s_axi type REGISTER flags 3 segment {} acctype {} tz {}} axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x80010000 high 0x8001FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 2147549184 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 2147549188 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 2147549204 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 2147549224 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 2147549228 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 2147549232 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 2147549236 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 2147549244 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 2147549252 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 2147549264 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 2147549268 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549272 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 2147549276 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 2147549280 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 2147549284 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 2147549288 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 2147549292 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 2147549296 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 2147549300 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 2147549304 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 2147549308 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 2147549312 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 2147549316 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 2147549320 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 2147549324 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 2147549328 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 2147549332 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 2147549336 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 2147549344 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 2147549348 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549352 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 2147549356 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 2147549360 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 2147549364 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 2147549368 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 2147549372 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 2147549376 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 2147549380 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 2147549384 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 2147549388 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 2147549392 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 2147549396 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 2147549400 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 2147549404 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 2147549408 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 2147549412 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 2147549416 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}} v_demosaic_0_s_axi_CTRL {name v_demosaic_0 base 0x80020000 high 0x8002FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}} v_gamma_lut_0_s_axi_CTRL {name v_gamma_lut_0 base 0x80030000 high 0x8003FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-A53 bscan {} index 1} psu_cortexr5_0 {mmap {mipi_csi2_rx_subsyst_0_csirxss_s_axi {name mipi_csi2_rx_subsyst_0 base 0x80000000 high 0x80001FFF size 8192 slaveintf csirxss_s_axi type REGISTER flags 3 segment {} acctype {} tz {}} axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x80010000 high 0x8001FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 2147549184 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 2147549188 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 2147549204 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 2147549224 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 2147549228 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 2147549232 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 2147549236 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 2147549244 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 2147549252 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 2147549264 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 2147549268 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549272 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 2147549276 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 2147549280 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 2147549284 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 2147549288 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 2147549292 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 2147549296 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 2147549300 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 2147549304 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 2147549308 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 2147549312 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 2147549316 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 2147549320 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 2147549324 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 2147549328 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 2147549332 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 2147549336 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 2147549344 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 2147549348 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549352 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 2147549356 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 2147549360 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 2147549364 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 2147549368 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 2147549372 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 2147549376 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 2147549380 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 2147549384 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 2147549388 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 2147549392 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 2147549396 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 2147549400 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 2147549404 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 2147549408 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 2147549412 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 2147549416 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}} v_demosaic_0_s_axi_CTRL {name v_demosaic_0 base 0x80020000 high 0x8002FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}} v_gamma_lut_0_s_axi_CTRL {name v_gamma_lut_0 base 0x80030000 high 0x8003FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-R5 bscan {} index 0} psu_cortexr5_1 {mmap {mipi_csi2_rx_subsyst_0_csirxss_s_axi {name mipi_csi2_rx_subsyst_0 base 0x80000000 high 0x80001FFF size 8192 slaveintf csirxss_s_axi type REGISTER flags 3 segment {} acctype {} tz {}} axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x80010000 high 0x8001FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 2147549184 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 2147549188 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 2147549204 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 2147549224 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 2147549228 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 2147549232 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 2147549236 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 2147549244 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 2147549252 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 2147549264 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 2147549268 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549272 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 2147549276 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 2147549280 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 2147549284 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 2147549288 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 2147549292 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 2147549296 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 2147549300 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 2147549304 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 2147549308 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 2147549312 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 2147549316 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 2147549320 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 2147549324 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 2147549328 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 2147549332 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 2147549336 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 2147549344 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 2147549348 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549352 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 2147549356 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 2147549360 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 2147549364 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 2147549368 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 2147549372 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 2147549376 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 2147549380 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 2147549384 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 2147549388 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 2147549392 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 2147549396 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 2147549400 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 2147549404 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 2147549408 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 2147549412 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 2147549416 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}} v_demosaic_0_s_axi_CTRL {name v_demosaic_0 base 0x80020000 high 0x8002FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}} v_gamma_lut_0_s_axi_CTRL {name v_gamma_lut_0 base 0x80030000 high 0x8003FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-R5 bscan {} index 1}}} C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/hw/design_1_wrapper.xsa {design design_1_wrapper_0}]. Thread: ModalContext

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:05:42.125
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:05:42.138
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:05:42.140
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:05:42.141
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:06:14.554
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:06:14.558
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:06:14.558
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:06:14.559
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:41.223
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-177

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:41.230
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-177

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:42.245
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-14: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:42.249
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-14: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:42.249
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:42.258
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-14: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:42.258
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:42.264
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-14: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:42.265
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-14: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:06:42.281
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     4  dummy_dap (irlen 4)]. Thread: Worker-14: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.037
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.038
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.039
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.046
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.047
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.052
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.053
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.069
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.071
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.076
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.076
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.092
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.137
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.143
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.143
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.159
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.160
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.166
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.166
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.182
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.183
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.188
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.188
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.204
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.205
!MESSAGE XSCT Command: [version -server], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.206
!MESSAGE XSCT command with result: [version -server], Result: [null, 2020.1]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.207
!MESSAGE XSCT Command: [version], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.208
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2020.1
SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.208
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.214
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.214
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.230
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.231
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-HS1 210512180081" && level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.248
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-HS1 210512180081" && level == 0}], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.248
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.249
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 10000000]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.255
!MESSAGE XSCT Command: [source F:/xilinx_2020.1/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.256
!MESSAGE XSCT command with result: [source F:/xilinx_2020.1/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.257
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.266
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:06.266
!MESSAGE XSCT Command: [rst -system], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:07.374
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:07.375
!MESSAGE XSCT Command: [after 3000], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:10.380
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:10.404
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:10.410
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:10.410
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:10.426
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:10.427
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14711093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:10.459
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14711093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:10.460
!MESSAGE XSCT Command: [fpga -file C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bitstream/design_1_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:13.148
!MESSAGE XSCT command with result: [fpga -file C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bitstream/design_1_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:13.168
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:13.178
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:13.179
!MESSAGE XSCT Command: [loadhw -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.421
!MESSAGE XSCT command with result: [loadhw -hw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs], Result: [null, design_1_wrapper_1]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.421
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.423
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.424
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.430
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210512180081]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.430
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.446
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==1}], Result: [null,      2  xczu2 (idcode 14711093 irlen 12 fpga)
     3  arm_dap (idcode 5ba00477 irlen 4)]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.447
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.465
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.465
!MESSAGE XSCT Command: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.468
!MESSAGE XSCT command with result: [set mode [expr [mrd -value 0xFF5E0200] & 0xf]], Result: [null, 0]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.468
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.478
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.478
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.484
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:20.485
!MESSAGE XSCT Command: [dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:21.357
!MESSAGE XSCT command with result: [dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/boot/fsbl.elf], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:21.357
!MESSAGE XSCT Command: [set bp_7_21_fsbl_bp [bpadd -addr &XFsbl_Exit]], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:21.410
!MESSAGE XSCT command with result: [set bp_7_21_fsbl_bp [bpadd -addr &XFsbl_Exit]], Result: [null, 1]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:21.411
!MESSAGE XSCT Command: [con -block -timeout 60], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:22.477
!MESSAGE XSCT command with result: [con -block -timeout 60], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:22.477
!MESSAGE XSCT Command: [bpremove $bp_7_21_fsbl_bp], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:22.491
!MESSAGE XSCT command with result: [bpremove $bp_7_21_fsbl_bp], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:22.491
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:22.500
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:22.501
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:22.527
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:22.527
!MESSAGE XSCT Command: [dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/Debug/app.elf], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:23.884
!MESSAGE XSCT command with result: [dow C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/Debug/app.elf], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:23.884
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:23.901
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:23.964
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A53*#0"}], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:23.974
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A53*#0"}], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:23.974
!MESSAGE XSCT Command: [con], Thread: Worker-5: Launching Debugger_app-Default

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 13:07:24.007
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-5: Launching Debugger_app-Default

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:07:58.771
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:07:58.772
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:09:59.557
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:09:59.559
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:09:59.561
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:09:59.563
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:11:45.986
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:11:45.998
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:13:21.276
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:13:21.286
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:13:21.287
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:13:21.287
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:13:58.644
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:13:58.645
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:20:29.721
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:20:29.721
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:20:55.967
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:20:55.967
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:25:26.823
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:25:26.825
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:25:41.431
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:25:41.432
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:25:41.439
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:25:41.439
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:26:13.915
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:26:13.916
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:26:17.760
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:26:17.760
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:30:57.882
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:30:57.882
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:32:49.186
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:32:49.199
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:33:32.035
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:33:32.036
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:34:16.083
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:34:16.084
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:39:49.996
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:39:49.997
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:52:57.100
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:52:57.101
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:53:50.749
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:53:50.773
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:53:50.773
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 13:53:50.774
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:04:05.030
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:04:05.031
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:12:39.219
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:12:39.239
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:12:39.239
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:12:39.240
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:18:38.020
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:18:38.024
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:05.998
!MESSAGE XSCT Command: [::scw::generate_bif -xpfm C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm -domains standalone_domain -bifpath C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bootimage/template_app.bif], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:06.544
!MESSAGE XSCT command with result: [::scw::generate_bif -xpfm C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm -domains standalone_domain -bifpath C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/app/_ide/bootimage/template_app.bif], Result: [null, C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/hw/design_1_wrapper.xsa {design design_1_wrapper_0} C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa {design design_1_wrapper_1 ranges {{0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}} channels tcfchan#4 targets JTAG-jsn-JTAG-HS1-210512180081-5ba00477-0 map {psu_cortexa53_0 {mmap {mipi_csi2_rx_subsyst_0_csirxss_s_axi {name mipi_csi2_rx_subsyst_0 base 0x80000000 high 0x80001FFF size 8192 slaveintf csirxss_s_axi type REGISTER flags 3 segment {} acctype {} tz {}} axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x80010000 high 0x8001FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 2147549184 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 2147549188 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 2147549204 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 2147549224 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 2147549228 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 2147549232 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 2147549236 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 2147549244 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 2147549252 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 2147549264 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 2147549268 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549272 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 2147549276 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 2147549280 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 2147549284 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 2147549288 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 2147549292 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 2147549296 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 2147549300 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 2147549304 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 2147549308 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 2147549312 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 2147549316 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 2147549320 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 2147549324 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 2147549328 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 2147549332 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 2147549336 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 2147549344 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 2147549348 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549352 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 2147549356 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 2147549360 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 2147549364 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 2147549368 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 2147549372 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 2147549376 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 2147549380 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 2147549384 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 2147549388 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 2147549392 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 2147549396 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 2147549400 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 2147549404 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 2147549408 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 2147549412 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 2147549416 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}} v_demosaic_0_s_axi_CTRL {name v_demosaic_0 base 0x80020000 high 0x8002FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}} v_gamma_lut_0_s_axi_CTRL {name v_gamma_lut_0 base 0x80030000 high 0x8003FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-A53 bscan {} index 0} psu_cortexa53_1 {mmap {mipi_csi2_rx_subsyst_0_csirxss_s_axi {name mipi_csi2_rx_subsyst_0 base 0x80000000 high 0x80001FFF size 8192 slaveintf csirxss_s_axi type REGISTER flags 3 segment {} acctype {} tz {}} axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x80010000 high 0x8001FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 2147549184 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 2147549188 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 2147549204 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 2147549224 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 2147549228 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 2147549232 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 2147549236 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 2147549244 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 2147549252 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 2147549264 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 2147549268 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549272 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 2147549276 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 2147549280 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 2147549284 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 2147549288 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 2147549292 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 2147549296 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 2147549300 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 2147549304 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 2147549308 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 2147549312 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 2147549316 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 2147549320 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 2147549324 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 2147549328 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 2147549332 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 2147549336 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 2147549344 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 2147549348 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549352 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 2147549356 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 2147549360 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 2147549364 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 2147549368 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 2147549372 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 2147549376 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 2147549380 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 2147549384 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 2147549388 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 2147549392 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 2147549396 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 2147549400 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 2147549404 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 2147549408 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 2147549412 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 2147549416 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}} v_demosaic_0_s_axi_CTRL {name v_demosaic_0 base 0x80020000 high 0x8002FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}} v_gamma_lut_0_s_axi_CTRL {name v_gamma_lut_0 base 0x80030000 high 0x8003FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-A53 bscan {} index 1} psu_cortexr5_0 {mmap {mipi_csi2_rx_subsyst_0_csirxss_s_axi {name mipi_csi2_rx_subsyst_0 base 0x80000000 high 0x80001FFF size 8192 slaveintf csirxss_s_axi type REGISTER flags 3 segment {} acctype {} tz {}} axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x80010000 high 0x8001FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 2147549184 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 2147549188 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 2147549204 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 2147549224 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 2147549228 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 2147549232 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 2147549236 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 2147549244 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 2147549252 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 2147549264 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 2147549268 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549272 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 2147549276 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 2147549280 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 2147549284 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 2147549288 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 2147549292 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 2147549296 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 2147549300 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 2147549304 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 2147549308 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 2147549312 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 2147549316 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 2147549320 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 2147549324 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 2147549328 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 2147549332 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 2147549336 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 2147549344 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 2147549348 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549352 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 2147549356 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 2147549360 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 2147549364 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 2147549368 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 2147549372 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 2147549376 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 2147549380 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 2147549384 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 2147549388 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 2147549392 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 2147549396 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 2147549400 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 2147549404 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 2147549408 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 2147549412 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 2147549416 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}} v_demosaic_0_s_axi_CTRL {name v_demosaic_0 base 0x80020000 high 0x8002FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}} v_gamma_lut_0_s_axi_CTRL {name v_gamma_lut_0 base 0x80030000 high 0x8003FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-R5 bscan {} index 0} psu_cortexr5_1 {mmap {mipi_csi2_rx_subsyst_0_csirxss_s_axi {name mipi_csi2_rx_subsyst_0 base 0x80000000 high 0x80001FFF size 8192 slaveintf csirxss_s_axi type REGISTER flags 3 segment {} acctype {} tz {}} axi_vdma_0_S_AXI_LITE {name axi_vdma_0 base 0x80010000 high 0x8001FFFF size 65536 slaveintf S_AXI_LITE type REGISTER flags 3 segment {} acctype {} tz {} registers {{Description axi_vdma ID axi_vdma_0  Name axi_vdma_0 Readable 0} {ParentID axi_vdma_0 Description {MM2S VDMA Control Register} Size 32 Readable 1 ID MM2S_VDMACR Writeable 1 MemoryAddress 2147549184 Name MM2S_VDMACR} {ParentID MM2S_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID MM2S_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID MM2S_VDMACR Description {Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID MM2S_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID MM2S_VDMACR Description {Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID MM2S_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID MM2S_VDMACR Description {Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID MM2S_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID MM2S_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID MM2S_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID MM2S_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {MM2S VDMA Status Register} Size 32 Readable 1 ID MM2S_VDMASR Writeable 1 MemoryAddress 2147549188 Name MM2S_VDMASR} {ParentID MM2S_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID MM2S_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID MM2S_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID MM2S_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID MM2S_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID MM2S_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID MM2S_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID MM2S_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID MM2S_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 12 13 14 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {MM2S Register Index} Size 32 Readable 1 ID MM2S_REG_INDEX Writeable 1 MemoryAddress 2147549204 Name MM2S_REG_INDEX} {ParentID MM2S_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID MM2S_Reg_Index Writeable 1 Name MM2S_Reg_Index} {ParentID axi_vdma_0 Description {Park Pointer Register} Size 32 Readable 1 ID PARK_PTR_REG Writeable 1 MemoryAddress 2147549224 Name PARK_PTR_REG} {ParentID PARK_PTR_REG Description {Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4} Readable 1 ID RdFrmPtrRef Writeable 0 Name RdFrmPtrRef} {ParentID PARK_PTR_REG Description {Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
} Bits {0 1 2 3 4 8 9 10 11 12} Readable 1 ID WrFrmPtrRef Writeable 0 Name WrFrmPtrRef} {ParentID PARK_PTR_REG Description {Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20} Readable 1 ID RdFrmStore Writeable 0 Name RdFrmStore} {ParentID PARK_PTR_REG Description {Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
} Bits {0 1 2 3 4 8 9 10 11 12 16 17 18 19 20 24 25 26 27 28} Readable 1 ID WrFrmStore Writeable 1 Name WrFrmStore} {ParentID axi_vdma_0 Description {AXI VDMA Version Register} Size 32 Readable 1 ID VDMA_VERSION Writeable 1 MemoryAddress 2147549228 Name VDMA_VERSION} {ParentID VDMA_VERSION Description {Reserved for Internal Use Only. Integer value from 0 to 9,999.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Xilinx_Internal Writeable 0 Name Xilinx_Internal} {ParentID VDMA_VERSION Description {Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27} Readable 1 ID Minor_Version Writeable 0 Name Minor_Version} {ParentID VDMA_VERSION Description {Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Major_Version Writeable 0 Name Major_Version} {ParentID axi_vdma_0 Description {S2MM VDMA Control Register} Size 32 Readable 1 ID S2MM_VDMACR Writeable 1 MemoryAddress 2147549232 Name S2MM_VDMACR} {ParentID S2MM_VDMACR Description {Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
} Bits 0 Readable 1 ID RS Writeable 1 Name RS} {ParentID S2MM_VDMACR Description {Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
} Bits {0 1} Readable 1 ID Circular_Park Writeable 1 Name Circular_Park} {ParentID S2MM_VDMACR Description {Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
} Bits {0 1 2} Readable 1 ID Reset Writeable 1 Name Reset} {ParentID S2MM_VDMACR Description {Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
} Bits {0 1 2 3} Readable 1 ID GenlockEn Writeable 1 Name GenlockEn} {ParentID S2MM_VDMACR Description {Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
} Bits {0 1 2 3 4} Readable 1 ID FrameCntEn Writeable 1 Name FrameCntEn} {ParentID S2MM_VDMACR Description {Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
} Bits {0 1 2 3 4 7} Readable 1 ID GenlockSrc Writeable 1 Name GenlockSrc} {ParentID S2MM_VDMACR Description {Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
} Bits {0 1 2 3 4 7 8 9 10 11} Readable 1 ID RdPntrNum Writeable 1 Name RdPntrNum} {ParentID S2MM_VDMACR Description {Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
} Bits {0 1 2 3 4 7 8 9 10 11 12} Readable 1 ID FrmCnt_IrqEn Writeable 1 Name FrmCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13} Readable 1 ID DlyCnt_IrqEn Writeable 1 Name DlyCnt_IrqEn} {ParentID S2MM_VDMACR Description {Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14} Readable 1 ID Err_IrqEn Writeable 1 Name Err_IrqEn} {ParentID S2MM_VDMACR Description {Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15} Readable 1 ID Repeat_En Writeable 1 Name Repeat_En} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCount Writeable 1 Name IRQFrameCount} {ParentID S2MM_VDMACR Description {This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
} Bits {0 1 2 3 4 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCount Writeable 1 Name IRQDelayCount} {ParentID axi_vdma_0 Description {S2MM VDMA Status Register} Size 32 Readable 1 ID S2MM_VDMASR Writeable 1 MemoryAddress 2147549236 Name S2MM_VDMASR} {ParentID S2MM_VDMASR Description {VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
} Bits 0 Readable 1 ID Halted Writeable 0 Name Halted} {ParentID S2MM_VDMASR Description {VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
} Bits {0 4} Readable 1 ID VDMAIntErr Writeable 1 Name VDMAIntErr} {ParentID S2MM_VDMASR Description {VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
} Bits {0 4 5} Readable 1 ID VDMASlvErr Writeable 0 Name VDMASlvErr} {ParentID S2MM_VDMASR Description {VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
} Bits {0 4 5 6} Readable 1 ID VDMADecErr Writeable 0 Name VDMADecErr} {ParentID S2MM_VDMASR Description {Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
} Bits {0 4 5 6 7} Readable 1 ID SOFEarlyErr Writeable 1 Name SOFEarlyErr} {ParentID S2MM_VDMASR Description {End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
} Bits {0 4 5 6 7 8} Readable 1 ID EOLEarlyErr Writeable 1 Name EOLEarlyErr} {ParentID S2MM_VDMASR Description {Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
} Bits {0 4 5 6 7 8 11} Readable 1 ID SOFLateErr Writeable 1 Name SOFLateErr} {ParentID S2MM_VDMASR Description {Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
} Bits {0 4 5 6 7 8 11 12} Readable 1 ID FrmCnt_Irq Writeable 1 Name FrmCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
} Bits {0 4 5 6 7 8 11 12 13} Readable 1 ID DlyCnt_Irq Writeable 1 Name DlyCnt_Irq} {ParentID S2MM_VDMASR Description {Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
} Bits {0 4 5 6 7 8 11 12 13 14} Readable 1 ID Err_Irq Writeable 1 Name Err_Irq} {ParentID S2MM_VDMASR Description {End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
} Bits {0 4 5 6 7 8 11 12 13 14 15} Readable 1 ID EOLLateErr Writeable 1 Name EOLLateErr} {ParentID S2MM_VDMASR Description {Interrupt Frame Count Status. Indicates current interrupt frame count value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23} Readable 1 ID IRQFrameCntSts Writeable 0 Name IRQFrameCntSts} {ParentID S2MM_VDMASR Description {Interrupt Delay Count Status. Indicates current interrupt delay time value.
} Bits {0 4 5 6 7 8 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID IRQDelayCntSts Writeable 0 Name IRQDelayCntSts} {ParentID axi_vdma_0 Description {S2MM Error Interrupt Mask Register} Size 32 Readable 1 ID S2MM_VDMA_IRQ_MASK Writeable 1 MemoryAddress 2147549244 Name S2MM_VDMA_IRQ_MASK} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
} Bits 0 Readable 1 ID IRQMaskSOFEarlyErr Writeable 1 Name IRQMaskSOFEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
} Bits {0 1} Readable 1 ID IRQMaskEOLEarlyErr Writeable 1 Name IRQMaskEOLEarlyErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
} Bits {0 1 2} Readable 1 ID IRQMaskSOFLateErr Writeable 1 Name IRQMaskSOFLateErr} {ParentID S2MM_VDMA_IRQ_MASK Description {1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
} Bits {0 1 2 3} Readable 1 ID IRQMaskEOLLateErr Writeable 1 Name IRQMaskEOLLateErr} {ParentID axi_vdma_0 Description {S2MM Register Index} Size 32 Readable 1 ID S2MM_REG_INDEX Writeable 1 MemoryAddress 2147549252 Name S2MM_REG_INDEX} {ParentID S2MM_REG_INDEX Description {When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
} Bits 0 Readable 1 ID S2MM_Reg_Index Writeable 1 Name S2MM_Reg_Index} {ParentID axi_vdma_0 Description {MM2S Vertical Size} Size 32 Readable 1 ID MM2S_VSIZE Writeable 1 MemoryAddress 2147549264 Name MM2S_VSIZE} {ParentID MM2S_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {MM2S Horizontal Size} Size 32 Readable 1 ID MM2S_HSIZE Writeable 1 MemoryAddress 2147549268 Name MM2S_HSIZE} {ParentID MM2S_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {MM2S Frame Delay and Stride} Size 32 Readable 1 ID MM2S_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549272 Name MM2S_FRMDLY_STRIDE} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID MM2S_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {MM2S Start Address Register 1} Size 32 Readable 1 ID MM2S_SA1 Writeable 1 MemoryAddress 2147549276 Name MM2S_SA1} {ParentID MM2S_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {MM2S Start Address Register 2} Size 32 Readable 1 ID MM2S_SA2 Writeable 1 MemoryAddress 2147549280 Name MM2S_SA2} {ParentID MM2S_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {MM2S Start Address Register 3} Size 32 Readable 1 ID MM2S_SA3 Writeable 1 MemoryAddress 2147549284 Name MM2S_SA3} {ParentID MM2S_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {MM2S Start Address Register 4} Size 32 Readable 1 ID MM2S_SA4 Writeable 1 MemoryAddress 2147549288 Name MM2S_SA4} {ParentID MM2S_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {MM2S Start Address Register 5} Size 32 Readable 1 ID MM2S_SA5 Writeable 1 MemoryAddress 2147549292 Name MM2S_SA5} {ParentID MM2S_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {MM2S Start Address Register 6} Size 32 Readable 1 ID MM2S_SA6 Writeable 1 MemoryAddress 2147549296 Name MM2S_SA6} {ParentID MM2S_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {MM2S Start Address Register 7} Size 32 Readable 1 ID MM2S_SA7 Writeable 1 MemoryAddress 2147549300 Name MM2S_SA7} {ParentID MM2S_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {MM2S Start Address Register 8} Size 32 Readable 1 ID MM2S_SA8 Writeable 1 MemoryAddress 2147549304 Name MM2S_SA8} {ParentID MM2S_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {MM2S Start Address Register 9} Size 32 Readable 1 ID MM2S_SA9 Writeable 1 MemoryAddress 2147549308 Name MM2S_SA9} {ParentID MM2S_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {MM2S Start Address Register 10} Size 32 Readable 1 ID MM2S_SA10 Writeable 1 MemoryAddress 2147549312 Name MM2S_SA10} {ParentID MM2S_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {MM2S Start Address Register 11} Size 32 Readable 1 ID MM2S_SA11 Writeable 1 MemoryAddress 2147549316 Name MM2S_SA11} {ParentID MM2S_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {MM2S Start Address Register 12} Size 32 Readable 1 ID MM2S_SA12 Writeable 1 MemoryAddress 2147549320 Name MM2S_SA12} {ParentID MM2S_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {MM2S Start Address Register 13} Size 32 Readable 1 ID MM2S_SA13 Writeable 1 MemoryAddress 2147549324 Name MM2S_SA13} {ParentID MM2S_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {MM2S Start Address Register 14} Size 32 Readable 1 ID MM2S_SA14 Writeable 1 MemoryAddress 2147549328 Name MM2S_SA14} {ParentID MM2S_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {MM2S Start Address Register 15} Size 32 Readable 1 ID MM2S_SA15 Writeable 1 MemoryAddress 2147549332 Name MM2S_SA15} {ParentID MM2S_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {MM2S Start Address Register 16} Size 32 Readable 1 ID MM2S_SA16 Writeable 1 MemoryAddress 2147549336 Name MM2S_SA16} {ParentID MM2S_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16} {ParentID axi_vdma_0 Description {S2MM Vertical Size} Size 32 Readable 1 ID S2MM_VSIZE Writeable 1 MemoryAddress 2147549344 Name S2MM_VSIZE} {ParentID S2MM_VSIZE Description {Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12} Readable 1 ID Vertical_Size Writeable 1 Name Vertical_Size} {ParentID axi_vdma_0 Description {S2MM Horizontal Size} Size 32 Readable 1 ID S2MM_HSIZE Writeable 1 MemoryAddress 2147549348 Name S2MM_HSIZE} {ParentID S2MM_HSIZE Description {Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Horizontal_Size Writeable 1 Name Horizontal_Size} {ParentID axi_vdma_0 Description {S2MM Frame Delay and Stride} Size 32 Readable 1 ID S2MM_FRMDLY_STRIDE Writeable 1 MemoryAddress 2147549352 Name S2MM_FRMDLY_STRIDE} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15} Readable 1 ID Stride Writeable 1 Name Stride} {ParentID S2MM_FRMDLY_STRIDE Description {Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 24 25 26 27 28} Readable 1 ID Frame_Delay Writeable 1 Name Frame_Delay} {ParentID axi_vdma_0 Description {S2MM Start Address Register 1} Size 32 Readable 1 ID S2MM_SA1 Writeable 1 MemoryAddress 2147549356 Name S2MM_SA1} {ParentID S2MM_SA1 Description {Indicates the Start Address for video buffer 1
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address1 Writeable 1 Name Start_Address1} {ParentID axi_vdma_0 Description {S2MM Start Address Register 2} Size 32 Readable 1 ID S2MM_SA2 Writeable 1 MemoryAddress 2147549360 Name S2MM_SA2} {ParentID S2MM_SA2 Description {Indicates the Start Address for video buffer 2
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address2 Writeable 1 Name Start_Address2} {ParentID axi_vdma_0 Description {S2MM Start Address Register 3} Size 32 Readable 1 ID S2MM_SA3 Writeable 1 MemoryAddress 2147549364 Name S2MM_SA3} {ParentID S2MM_SA3 Description {Indicates the Start Address for video buffer 3
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address3 Writeable 1 Name Start_Address3} {ParentID axi_vdma_0 Description {S2MM Start Address Register 4} Size 32 Readable 1 ID S2MM_SA4 Writeable 1 MemoryAddress 2147549368 Name S2MM_SA4} {ParentID S2MM_SA4 Description {Indicates the Start Address for video buffer 4
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address4 Writeable 1 Name Start_Address4} {ParentID axi_vdma_0 Description {S2MM Start Address Register 5} Size 32 Readable 1 ID S2MM_SA5 Writeable 1 MemoryAddress 2147549372 Name S2MM_SA5} {ParentID S2MM_SA5 Description {Indicates the Start Address for video buffer 5
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address5 Writeable 1 Name Start_Address5} {ParentID axi_vdma_0 Description {S2MM Start Address Register 6} Size 32 Readable 1 ID S2MM_SA6 Writeable 1 MemoryAddress 2147549376 Name S2MM_SA6} {ParentID S2MM_SA6 Description {Indicates the Start Address for video buffer 6
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address6 Writeable 1 Name Start_Address6} {ParentID axi_vdma_0 Description {S2MM Start Address Register 7} Size 32 Readable 1 ID S2MM_SA7 Writeable 1 MemoryAddress 2147549380 Name S2MM_SA7} {ParentID S2MM_SA7 Description {Indicates the Start Address for video buffer 7
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address7 Writeable 1 Name Start_Address7} {ParentID axi_vdma_0 Description {S2MM Start Address Register 8} Size 32 Readable 1 ID S2MM_SA8 Writeable 1 MemoryAddress 2147549384 Name S2MM_SA8} {ParentID S2MM_SA8 Description {Indicates the Start Address for video buffer 8
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address8 Writeable 1 Name Start_Address8} {ParentID axi_vdma_0 Description {S2MM Start Address Register 9} Size 32 Readable 1 ID S2MM_SA9 Writeable 1 MemoryAddress 2147549388 Name S2MM_SA9} {ParentID S2MM_SA9 Description {Indicates the Start Address for video buffer 9
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address9 Writeable 1 Name Start_Address9} {ParentID axi_vdma_0 Description {S2MM Start Address Register 10} Size 32 Readable 1 ID S2MM_SA10 Writeable 1 MemoryAddress 2147549392 Name S2MM_SA10} {ParentID S2MM_SA10 Description {Indicates the Start Address for video buffer 10
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address10 Writeable 1 Name Start_Address10} {ParentID axi_vdma_0 Description {S2MM Start Address Register 11} Size 32 Readable 1 ID S2MM_SA11 Writeable 1 MemoryAddress 2147549396 Name S2MM_SA11} {ParentID S2MM_SA11 Description {Indicates the Start Address for video buffer 11
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address11 Writeable 1 Name Start_Address11} {ParentID axi_vdma_0 Description {S2MM Start Address Register 12} Size 32 Readable 1 ID S2MM_SA12 Writeable 1 MemoryAddress 2147549400 Name S2MM_SA12} {ParentID S2MM_SA12 Description {Indicates the Start Address for video buffer 12
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address12 Writeable 1 Name Start_Address12} {ParentID axi_vdma_0 Description {S2MM Start Address Register 13} Size 32 Readable 1 ID S2MM_SA13 Writeable 1 MemoryAddress 2147549404 Name S2MM_SA13} {ParentID S2MM_SA13 Description {Indicates the Start Address for video buffer 13
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address13 Writeable 1 Name Start_Address13} {ParentID axi_vdma_0 Description {S2MM Start Address Register 14} Size 32 Readable 1 ID S2MM_SA14 Writeable 1 MemoryAddress 2147549408 Name S2MM_SA14} {ParentID S2MM_SA14 Description {Indicates the Start Address for video buffer 14
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address14 Writeable 1 Name Start_Address14} {ParentID axi_vdma_0 Description {S2MM Start Address Register 15} Size 32 Readable 1 ID S2MM_SA15 Writeable 1 MemoryAddress 2147549412 Name S2MM_SA15} {ParentID S2MM_SA15 Description {Indicates the Start Address for video buffer 15
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address15 Writeable 1 Name Start_Address15} {ParentID axi_vdma_0 Description {S2MM Start Address Register 16} Size 32 Readable 1 ID S2MM_SA16 Writeable 1 MemoryAddress 2147549416 Name S2MM_SA16} {ParentID S2MM_SA16 Description {Indicates the Start Address for video buffer 16
} Bits {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31} Readable 1 ID Start_Address16 Writeable 1 Name Start_Address16}}} v_demosaic_0_s_axi_CTRL {name v_demosaic_0 base 0x80020000 high 0x8002FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}} v_gamma_lut_0_s_axi_CTRL {name v_gamma_lut_0 base 0x80030000 high 0x8003FFFF size 65536 slaveintf s_axi_CTRL type REGISTER flags 3 segment {} acctype {} tz {}}} type ARM-Cortex-R5 bscan {} index 1}}}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:27.733
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-29: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:27.772
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-29: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:27.773
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-29: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:27.779
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-29: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-07-12 14:19:27.779
!MESSAGE Generating MD5 hash for file: C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:27.783
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-29: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:27.785
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-29: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:38.949
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:38.959
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:38.959
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:38.966
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, {"procname": "psu_cortexa53_0",
"osname": "standalone",
"osver": "7.2",
}]. Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2021-07-12 14:19:38.966
!MESSAGE Generating MD5 hash for file: C:\AXU2CG-B\course_s6\vivado\03_resizeTry\resizeTry.vitis\design_1_wrapper\export\design_1_wrapper\sw\design_1_wrapper\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:38.968
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Thread: Worker-24: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2021-07-12 14:19:38.970
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/AXU2CG-B/course_s6/vivado/03_resizeTry/resizeTry.vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-24: Build Project

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:19:57.142
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:19:57.143
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:19:57.143
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:19:57.143
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:19:57.144
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:19:57.144
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1182)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)

!ENTRY org.eclipse.tcf 4 0 2021-07-12 14:20:51.092
!MESSAGE Invalid datagram packet received from /192.168.1.254/1534
!STACK 0
java.lang.Exception: Invalid slave info timestamp: 471455296 -> 1984-12-09 23:48:16.000
	at org.eclipse.tcf.internal.services.local.LocatorService.handleSlavesInfoPacket(LocatorService.java:1353)
	at org.eclipse.tcf.internal.services.local.LocatorService.handleDatagramPacket(LocatorService.java:1226)
	at org.eclipse.tcf.internal.services.local.LocatorService.access$8(LocatorService.java:1197)
	at org.eclipse.tcf.internal.services.local.LocatorService$3$1.run(LocatorService.java:362)
	at org.eclipse.tcf.protocol.Protocol$3.run(Protocol.java:243)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:96)
	at java.base/java.lang.Thread.run(Unknown Source)
