                                                | Core 0    
  Instructions                                  |  249999876
  Cycles                                        |  377907796
  IPC                                           |      0.662
  Time (ns)                                     |  142070600
  Idle time (ns)                                |        -23
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |      55954
  Read to Write Transition Count at an Eviction |     363488
  Read Intense Block Counter                    |        436
  Write Intense Block Counter                   |         43
  Deadblock Counter                             |       6681
  Valid Blocks Evicted                          |    4295933
  Read Intense Blocks M                         |       3454
  Write Intense Blocks M                        |       7956
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |      13489
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |    3042906
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |    2680106
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |    9590521
  STTRAM Read After Migration                   |      63097
  STTRAM Write Before Migration                 |    9078568
  STTRAM Write After Migration                  |      54898
  living SRAM Blocks Evicted                    |      29341
  dead SRAM Blocks Evicted                      |     435563
  single Migration Count                        |      11410
  double Migration Count                        |          1
  no Migration Count                            |    2216049
  g STTr Write                                  |    7328467
  g STTr Reads                                  |    5835083
  g Sram Write                                  |    2145146
  g Sram Reads                                  |    1214032
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |     342574
  e SRAM                                        |          1
  f SRAM                                        |       4157
  g SRAM                                        |      18229
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |     866796
  e STTR                                        |          1
  f STTR                                        |      33819
  g STTR                                        |      40900
  force Migration SramToSTTram                  |     116433
  force Migration STTramToSram                  |      62974
Branch predictor stats                          |           
  num correct                                   |   47850581
  num incorrect                                 |    4665001
  misprediction rate                            |      8.88%
  mpki                                          |      18.66
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   34750713
    num misses                                  |         39
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |   84951660
    num misses                                  |    1564062
    miss rate                                   |      1.84%
    mpki                                        |       6.26
  L2 TLB                                        |           
    num accesses                                |    1564101
    num misses                                  |     555622
    miss rate                                   |     35.52%
    mpki                                        |       2.22
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   34750713
    num cache misses                            |      22224
    miss rate                                   |      0.06%
    mpki                                        |       0.09
  Cache L1-D                                    |           
    num cache accesses                          |   84951660
    num cache misses                            |   10420075
    miss rate                                   |     12.27%
    mpki                                        |      41.68
  Cache L2                                      |           
    num cache accesses                          |   10526860
    num cache misses                            |    8732440
    miss rate                                   |     82.95%
    mpki                                        |      34.93
  Cache L3                                      |           
    num cache accesses                          |    8817251
    num cache misses                            |    2358531
    miss rate                                   |     26.75%
    mpki                                        |       9.43
DRAM summary                                    |           
  num dram accesses                             |    2857969
  average dram access latency (ns)              |    1526.42
  average dram queueing delay                   |    1472.99
  average dram bandwidth utilization            |     16.00%
Coherency Traffic                               |           
  num loads from dram                           |    1989256
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
