ISim log file
Running: Z:\shared_folder\cs141\pa4\lab4_start\lab4_start\test_mips_multicycle_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb Z:/shared_folder/cs141/pa4/lab4_start/lab4_start/test_mips_multicycle_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
no data file was supplied, using tests/zero.memh
initializing test_mips_multicycle.MEMORY's instruction memory from '                                                                              tests/current_test.memh' and data memory from '                                                                                      tests/zero.memh'
defaulting to 1000 cycles
Finished circuit initialization process.
s1
next state s6
s1
next state s6
s1
next state s6
s1
entering shift R, 000010
next state s6
s1
next state s6
s1
next state s6
s1
next state s6
s1
entering shift R, 000000
next state s6
s1
entering shift R, 000011
next state s6
s1
next state s6
s1
next state s6
s1
ISim P.20131013 (signature 0x8ef4fb42)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
no data file was supplied, using tests/zero.memh
initializing test_mips_multicycle.MEMORY's instruction memory from '                                                                              tests/current_test.memh' and data memory from '                                                                                      tests/zero.memh'
defaulting to 1000 cycles
Finished circuit initialization process.
s1
next state s6
s1
next state s6
s1
next state s6
s1
entering shift R, 000010
next state s6
s1
next state s6
s1
next state s6
s1
next state s6
s1
entering shift R, 000000
next state s6
s1
entering shift R, 000011
next state s6
s1
next state s6
s1
next state s6
s1
