$date
	Thu Apr 24 03:56:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! bench_writedata [31:0] $end
$var wire 1 " bench_write_n $end
$var wire 1 # bench_reset_n $end
$var wire 32 $ bench_readdata [31:0] $end
$var wire 1 % bench_irq $end
$var wire 4 & bench_in_port [3:0] $end
$var wire 1 ' bench_clk $end
$var wire 1 ( bench_chipselect $end
$var wire 2 ) bench_address [1:0] $end
$var reg 1 * bench_reset $end
$var reg 41 + indata_array [0:40] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
x*
bx )
x(
x'
bx &
x%
bx $
x#
x"
bx !
$end
#5
0%
b0 $
b0 )
0(
0'
b0 &
0#
0"
b10010000101010011010100100100x !
b10010000101010011010100100100 +
#10
b11 )
1(
1'
b1111 &
1#
1"
b1000000100010010101111010000001x !
b11111111111000000100010010101111010000001 +
0*
#15
b100100001001101011000001001x !
b11111111110000100100001001101011000001001 +
#20
b110001111100000101011001100011x !
b11111111110110001111100000101011001100011 +
#25
b0 )
0(
0'
b0 &
0#
0"
b110101110010111101100001101x !
b110101110010111101100001101 +
#30
b1000110110111111001100110001101x !
b1000110110111111001100110001101 +
#35
b11 )
1(
1'
b1111 &
1#
1"
b110010110000101000010001100101x !
b11111111110110010110000101000010001100101 +
#40
b1001001101110101001000010010x !
b11111111110001001001101110101001000010010 +
#45
b0 )
0(
0'
b0 &
0#
0"
b111100111110001100000001x !
b111100111110001100000001 +
#50
b110110101111100110100001101x !
b110110101111100110100001101 +
#55
b111011001000111111000101110110x !
b111011001000111111000101110110 +
#60
b11110100011011100110100111101x !
b11110100011011100110100111101 +
#65
b1110110110101000101011111101101x !
b1110110110101000101011111101101 +
#70
b1000110001011011111011110001100x !
b1000110001011011111011110001100 +
#75
b1111100111111011110100111111001x !
b1111100111111011110100111111001 +
#80
b11 )
1(
1'
b1111 &
1#
1"
b1100011001101110010010011000110x !
b11111111111100011001101110010010011000110 +
#85
b1100010111101111000010011000101x !
b11111111111100010111101111000010011000101 +
#90
b1010101000100111101001010101010x !
b11111111111010101000100111101001010101010 +
#95
b0 )
0(
0'
b0 &
0#
0"
b1110010101011111111011111100101x !
b1110010101011111111011111100101 +
#100
b11 )
1(
1'
b1111 &
1#
1"
b111011110100100111001001110111x !
b11111111110111011110100100111001001110111 +
#105
b1001001100101101011000010010x !
b11111111110001001001100101101011000010010 +
#110
b0 )
0(
0'
b0 &
0#
0"
b1000111111011001101101110001111x !
b1000111111011001101101110001111 +
#115
b1111001001100000110100111110010x !
b1111001001100000110100111110010 +
#120
b11 )
1(
1'
b1111 &
1#
1"
b1100111011101101001011011001110x !
b11111111111100111011101101001011011001110 +
#125
b1110100000000000111101011101000x !
b11111111111110100000000000111101011101000 +
#130
b1100010110010100100111011000101x !
b11111111111100010110010100100111011000101 +
#135
b0 )
0(
0'
b0 &
0#
0"
b101110010110000100100101011100x !
b101110010110000100100101011100 +
#140
b11 )
1(
1'
b1111 &
1#
1"
b1011110100011100010100010111101x !
b11111111111011110100011100010100010111101 +
#145
b10110101010110101100000101101x !
b11111111110010110101010110101100000101101 +
#150
b110010101001110010011001100101x !
b11111111110110010101001110010011001100101 +
#155
b110001111011110110001001100011x !
b11111111110110001111011110110001001100011 +
#160
b0 )
0(
0'
b0 &
0#
0"
b101011100111000011100001010x !
b101011100111000011100001010 +
#165
b11 )
1(
1'
b1111 &
1#
1"
b1000000001110110010001010000000x !
b11111111111000000001110110010001010000000 +
#170
b0 )
0(
0'
b0 &
0#
0"
b10000011001000010000100100000x !
b10000011001000010000100100000 +
#175
b1010101011110000100010110101010x !
b1010101011110000100010110101010 +
#180
b11 )
1(
1'
b1111 &
1#
1"
b1001110110011001100110010011101x !
b11111111111001110110011001100110010011101 +
#185
b1001011001000000011111010010110x !
b11111111111001011001000000011111010010110 +
#190
b1001100000111011100000010011x !
b11111111110001001100000111011100000010011 +
#195
b110101111000011100000001101x !
b11111111110000110101111000011100000001101 +
#199
