# Core/Src - STM32 Oscilloscope Source Files

Th∆∞ m·ª•c n√†y ch·ª©a c√°c file m√£ ngu·ªìn ch√≠nh cho firmware STM32F103 Oscilloscope.

## üìÅ C·∫•u tr√∫c th√†nh ph·∫ßn

### 1Ô∏è‚É£ `main.c` - Ch∆∞∆°ng tr√¨nh ch√≠nh
**Ch·ª©c nƒÉng**: File ch∆∞∆°ng tr√¨nh ch√≠nh ƒëi·ªÅu khi·ªÉn to√†n b·ªô h·ªá th·ªëng oscilloscope

**T√≠nh nƒÉng ch√≠nh**:
- **ADC Capture**: Thu th·∫≠p d·ªØ li·ªáu analog qua ADC1 v·ªõi DMA
  - Buffer size: 256 m·∫´u (12-bit resolution)
  - Trigger t·ª± ƒë·ªông b·ªüi Timer TIM1
- **SPI Communication**: Truy·ªÅn d·ªØ li·ªáu t·ªõi Raspberry Pi
  - Mode: SPI Slave v·ªõi DMA
  - Protocol: Frame counter + ADC data (header 0xAA55)
- **Data Processing**: ƒê√≥ng g√≥i d·ªØ li·ªáu ADC 16-bit th√†nh bytes stream
- **Callbacks**: X·ª≠ l√Ω ng·∫Øt DMA cho ADC v√† SPI

**C√°c bi·∫øn to√†n c·ª•c quan tr·ªçng**:
```c
uint16_t adc_buffer[256]    // Buffer l∆∞u d·ªØ li·ªáu ADC
uint8_t  tx_buffer[]        // Buffer truy·ªÅn SPI
volatile uint32_t adc_count // ƒê·∫øm s·ªë l·∫ßn ADC ho√†n th√†nh
volatile uint32_t spi_count // ƒê·∫øm s·ªë l·∫ßn SPI transfer
```

**Workflow**:
```
TIM1 Trigger ‚Üí ADC + DMA ‚Üí Buffer ƒë·∫ßy ‚Üí Pack data ‚Üí SPI TX ‚Üí Raspberry Pi
```

---

### 2Ô∏è‚É£ `stm32f1xx_hal_msp.c` - MSP Initialization
**Ch·ª©c nƒÉng**: MCU Support Package - Kh·ªüi t·∫°o ph·∫ßn c·ª©ng t·∫ßng th·∫•p

**Nhi·ªám v·ª•**:
- C·∫•u h√¨nh Clock cho c√°c peripheral (ADC, SPI, TIM, DMA)
- C·∫•u h√¨nh GPIO pins (alternate functions)
- C·∫•u h√¨nh DMA channels v√† priorities
- Setup interrupt priorities (NVIC)

**C√°c h√†m quan tr·ªçng**:
- `HAL_ADC_MspInit()` - Kh·ªüi t·∫°o ADC v√† DMA channel
- `HAL_SPI_MspInit()` - Kh·ªüi t·∫°o SPI v√† DMA TX/RX
- `HAL_TIM_MspInit()` - Kh·ªüi t·∫°o Timer trigger
- `HAL_XXX_MspDeInit()` - Deinitialize khi kh√¥ng d√πng

**L∆∞u √Ω**: File n√†y ƒë∆∞·ª£c generate t·ª± ƒë·ªông b·ªüi STM32CubeMX, nh∆∞ng c√≥ th·ªÉ ch·ªânh s·ª≠a trong `USER CODE` sections.

---

### 3Ô∏è‚É£ `stm32f1xx_it.c` - Interrupt Service Routines
**Ch·ª©c nƒÉng**: X·ª≠ l√Ω t·∫•t c·∫£ c√°c ng·∫Øt c·ªßa h·ªá th·ªëng

**C√°c lo·∫°i interrupt**:

**System Exceptions**:
- `NMI_Handler()` - Non-Maskable Interrupt
- `HardFault_Handler()` - Hard Fault (l·ªói nghi√™m tr·ªçng)
- `MemManage_Handler()` - Memory management fault
- `BusFault_Handler()` - Bus fault
- `UsageFault_Handler()` - Usage fault

**DMA Interrupts**:
- `DMA1_Channel1_IRQHandler()` - DMA cho ADC1
- `DMA1_Channel2_IRQHandler()` - DMA cho SPI1 RX
- `DMA1_Channel3_IRQHandler()` - DMA cho SPI1 TX

**Peripheral Interrupts**:
- `EXTI4_IRQHandler()` - External interrupt cho NSS pin (PA4)
- `TIM1_UP_TIM16_IRQHandler()` - Timer 1 update

**Flow ng·∫Øt**:
```
Hardware Event ‚Üí IRQHandler ‚Üí HAL_XXX_IRQHandler() ‚Üí Callback trong main.c
```

---

### 4Ô∏è‚É£ `system_stm32f1xx.c` - System Initialization
**Ch·ª©c nƒÉng**: Kh·ªüi t·∫°o h·ªá th·ªëng STM32F1xx c∆° b·∫£n

**Nhi·ªám v·ª• ch√≠nh**:
- C·∫•u h√¨nh System Clock (HSE/HSI, PLL)
- Setup vector table location
- C·∫•u h√¨nh FPU (n·∫øu c√≥)
- Initialize system before `main()`

**C√°c bi·∫øn/h√†m quan tr·ªçng**:
- `SystemInit()` - G·ªçi ƒë·∫ßu ti√™n tr∆∞·ªõc `main()`
- `SystemCoreClock` - Bi·∫øn l∆∞u t·∫ßn s·ªë CPU (72 MHz)
- `SystemCoreClockUpdate()` - Update l·∫°i gi√° tr·ªã clock

**Clock configuration**:
```
HSE (8 MHz) ‚Üí PLL (x9) ‚Üí SYSCLK (72 MHz) ‚Üí AHB ‚Üí APB1/APB2
```

---

### 5Ô∏è‚É£ `syscalls.c` - System Calls
**Ch·ª©c nƒÉng**: C√†i ƒë·∫∑t c√°c system calls cho newlib (C standard library)

**C√°c h√†m th∆∞·ªùng th·∫•y**:
- `_write()` - H·ªó tr·ª£ `printf()` qua UART/SWO
- `_read()` - ƒê·ªçc input (th∆∞·ªùng kh√¥ng d√πng cho embedded)
- `_sbrk()` - Memory allocation cho heap
- `_close()`, `_lseek()`, `_fstat()` - File operations (stub)

**·ª®ng d·ª•ng**:
- Enable `printf()` debug qua SWD/SWO
- H·ªó tr·ª£ `malloc()`, `free()`

---

### 6Ô∏è‚É£ `sysmem.c` - System Memory Management
**Ch·ª©c nƒÉng**: Qu·∫£n l√Ω memory allocation (heap) cho embedded system

**Nhi·ªám v·ª•**:
- C√†i ƒë·∫∑t `_sbrk()` cho heap allocation
- Qu·∫£n l√Ω boundary gi·ªØa heap v√† stack
- Ph√°t hi·ªán heap overflow

**Memory layout**:
```
[Flash: Code + Constants] ‚Üí [SRAM: .data + .bss + heap ‚Üë | ‚Üì stack]
```

---

## üîß Dependencies

C√°c file n√†y ph·ª• thu·ªôc v√†o:
- **HAL Library**: `stm32f1xx_hal_*.h/c` (trong `Drivers/STM32F1xx_HAL_Driver/`)
- **CMSIS**: Core ARM Cortex-M3 files (trong `Drivers/CMSIS/`)
- **Header files**: `main.h`, `stm32f1xx_it.h` (trong `Core/Inc/`)

---

## üöÄ Build Process

1. **Compile**: T·∫•t c·∫£ `.c` files ƒë∆∞·ª£c compile th√†nh `.o` objects
2. **Link**: Linker gh√©p t·∫•t c·∫£ objects theo `STM32F103C8TX_FLASH.ld`
3. **Output**: T·∫°o file `.elf` ‚Üí Convert sang `.bin`/`.hex` ƒë·ªÉ flash

---

## üìä C·∫•u h√¨nh hi·ªán t·∫°i

- **MCU**: STM32F103C8T6 (64KB Flash, 20KB RAM)
- **Clock**: 72 MHz (max speed)
- **ADC**: 1 channel, 12-bit, DMA mode
- **SPI**: Slave mode, DMA TX/RX
- **Timer**: TIM1 trigger ADC

---

## üêõ Debug Tips

**Khi g·∫∑p HardFault**:
- Check `stm32f1xx_it.c` ‚Üí `HardFault_Handler()`
- D√πng debugger xem register `R0-R3, LR, PC`

**Khi DMA kh√¥ng ho·∫°t ƒë·ªông**:
- Check `stm32f1xx_hal_msp.c` ‚Üí DMA channel config
- Verify interrupt priorities trong NVIC

**Khi SPI b·ªã l·ªói**:
- Check NSS pin timing (EXTI interrupt)
- Verify buffer alignment (4-byte aligned)

---

## üìù Notes

- C√°c file `*_it.c` v√† `*_msp.c` ƒë∆∞·ª£c generate b·ªüi CubeMX
- Ch·ªâ s·ª≠a code trong `/* USER CODE BEGIN */` v√† `/* USER CODE END */`
- File `main.c` ch·ª©a logic ch√≠nh c·ªßa ·ª©ng d·ª•ng

---

**T√°c gi·∫£**: STM32 Oscilloscope Project
**Version**: 1.0
**Date**: 2024
