

================================================================
== Vivado HLS Report for 'maxpool3'
================================================================
* Date:           Mon Dec  5 18:21:58 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out_dataflow.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.172 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1595341|  1595341| 15.953 ms | 15.953 ms |  1595341|  1595341|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool3_h2                 |  1595340|  1595340|     79767|          -|          -|    20|    no    |
        | + pool3_line_row          |    10564|    10564|      5282|          -|          -|     2|    no    |
        |  ++ pool3_line_col        |     5280|     5280|        66|          -|          -|    80|    no    |
        |   +++ pool3_line_c        |       64|       64|         1|          -|          -|    64|    no    |
        | + pool3_block             |    69200|    69200|      1730|          -|          -|    40|    no    |
        |  ++ pool3_c               |     1728|     1728|        27|          -|          -|    64|    no    |
        |   +++ pool3_window_row    |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ pool3_window_col  |        4|        4|         2|          -|          -|     2|    no    |
        |   +++ pool3_pool_row      |       12|       12|         6|          -|          -|     2|    no    |
        |    ++++ pool3_pool_col    |        4|        4|         2|          -|          -|     2|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    389|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        4|      -|      10|      1|    0|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      0|     141|    623|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |pool3_line_buffer_V_U    |maxpool3_pool3_likZb  |        4|   0|   0|    0|  10240|    5|     1|        51200|
    |pool3_window_buffer_s_U  |maxpool3_pool3_wik0b  |        0|  10|   1|    0|      4|    5|     1|           20|
    +-------------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total                    |                      |        4|  10|   1|    0|  10244|   10|     2|        51220|
    +-------------------------+----------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln356_10_fu_530_p2  |     +    |      0|  0|  12|           4|           4|
    |add_ln356_11_fu_545_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln356_12_fu_558_p2  |     +    |      0|  0|  22|          15|          15|
    |add_ln356_7_fu_389_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln356_8_fu_418_p2   |     +    |      0|  0|  22|          15|          15|
    |add_ln356_9_fu_492_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln356_fu_367_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln439_fu_325_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln441_fu_337_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln442_fu_379_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln444_fu_408_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln450_fu_450_p2     |     +    |      0|  0|  15|           7|           2|
    |add_ln451_fu_440_p2     |     +    |      0|  0|  15|           7|           1|
    |add_ln454_fu_462_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln455_fu_520_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln456_fu_535_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln461_fu_578_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln462_fu_602_p2     |     +    |      0|  0|   9|           2|           1|
    |add_ln463_fu_612_p2     |     +    |      0|  0|  12|           4|           4|
    |ap_block_state11        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_fu_622_p2   |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln439_fu_319_p2    |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln441_fu_331_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln442_fu_373_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln444_fu_402_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln450_fu_428_p2    |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln451_fu_434_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln454_fu_456_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln455_fu_514_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln461_fu_572_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln462_fu_596_p2    |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |select_ln251_fu_628_p3  |  select  |      0|  0|   5|           1|           5|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 389|         176|         155|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  59|         14|    1|         14|
    |ap_done                         |   9|          2|    1|          2|
    |block_0_0_reg_227               |   9|          2|    7|         14|
    |c_0_0_reg_239                   |   9|          2|    7|         14|
    |h2_0_0_reg_183                  |   9|          2|    5|         10|
    |line_c_0_0_reg_216              |   9|          2|    7|         14|
    |line_col_0_0_reg_205            |   9|          2|    7|         14|
    |line_row_0_0_reg_194            |   9|          2|    2|          4|
    |p_0_0_reg_296                   |   9|          2|    5|         10|
    |pool3_line_buffer_V_address0    |  15|          3|   14|         42|
    |pool3_pipe_6_V_V_blk_n          |   9|          2|    1|          2|
    |pool3_window_buffer_s_address0  |  15|          3|    2|          6|
    |pool_col_0_0_reg_308            |   9|          2|    2|          4|
    |pool_row_0_0_reg_285            |   9|          2|    2|          4|
    |real_start                      |   9|          2|    1|          2|
    |relu3_pipe_6_V_V_blk_n          |   9|          2|    1|          2|
    |tmp_V_9_reg_272                 |   9|          2|    5|         10|
    |window_col_0_0_reg_261          |   9|          2|    2|          4|
    |window_row_0_0_reg_250          |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 233|         52|   74|        176|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln356_10_reg_725    |   4|   0|    4|          0|
    |add_ln356_9_reg_707     |   5|   0|    9|          4|
    |add_ln356_reg_652       |   5|   0|    9|          4|
    |add_ln439_reg_639       |   5|   0|    5|          0|
    |add_ln441_reg_647       |   2|   0|    2|          0|
    |add_ln442_reg_660       |   7|   0|    7|          0|
    |add_ln451_reg_684       |   7|   0|    7|          0|
    |add_ln454_reg_702       |   2|   0|    2|          0|
    |add_ln455_reg_720       |   2|   0|    2|          0|
    |add_ln461_reg_738       |   2|   0|    2|          0|
    |add_ln462_reg_751       |   2|   0|    2|          0|
    |ap_CS_fsm               |  13|   0|   13|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |block_0_0_reg_227       |   7|   0|    7|          0|
    |c_0_0_reg_239           |   7|   0|    7|          0|
    |h2_0_0_reg_183          |   5|   0|    5|          0|
    |line_c_0_0_reg_216      |   7|   0|    7|          0|
    |line_col_0_0_reg_205    |   7|   0|    7|          0|
    |line_row_0_0_reg_194    |   2|   0|    2|          0|
    |p_0_0_reg_296           |   5|   0|    5|          0|
    |pool_col_0_0_reg_308    |   2|   0|    2|          0|
    |pool_row_0_0_reg_285    |   2|   0|    2|          0|
    |start_once_reg          |   1|   0|    1|          0|
    |tmp_29_cast_reg_665     |   9|   0|   15|          6|
    |tmp_V_9_reg_272         |   5|   0|    5|          0|
    |window_col_0_0_reg_261  |   2|   0|    2|          0|
    |window_row_0_0_reg_250  |   2|   0|    2|          0|
    |zext_ln454_reg_689      |   7|   0|   15|          8|
    |zext_ln455_1_reg_712    |   2|   0|    4|          2|
    |zext_ln462_reg_743      |   2|   0|    4|          2|
    +------------------------+----+----+-----+-----------+
    |Total                   | 131|   0|  157|         26|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     maxpool3     | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     maxpool3     | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     maxpool3     | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     maxpool3     | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     maxpool3     | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     maxpool3     | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     maxpool3     | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     maxpool3     | return value |
|start_out                 | out |    1| ap_ctrl_hs |     maxpool3     | return value |
|start_write               | out |    1| ap_ctrl_hs |     maxpool3     | return value |
|relu3_pipe_6_V_V_dout     |  in |    5|   ap_fifo  | relu3_pipe_6_V_V |    pointer   |
|relu3_pipe_6_V_V_empty_n  |  in |    1|   ap_fifo  | relu3_pipe_6_V_V |    pointer   |
|relu3_pipe_6_V_V_read     | out |    1|   ap_fifo  | relu3_pipe_6_V_V |    pointer   |
|pool3_pipe_6_V_V_din      | out |    5|   ap_fifo  | pool3_pipe_6_V_V |    pointer   |
|pool3_pipe_6_V_V_full_n   |  in |    1|   ap_fifo  | pool3_pipe_6_V_V |    pointer   |
|pool3_pipe_6_V_V_write    | out |    1|   ap_fifo  | pool3_pipe_6_V_V |    pointer   |
+--------------------------+-----+-----+------------+------------------+--------------+

