//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35583870
// Cuda compilation tools, release 12.8, V12.8.93
// Based on NVVM 7.0.1
//

.version 8.7
.target sm_52
.address_size 64

	// .globl	u3_kernel
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.global .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};
.global .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry u3_kernel(
	.param .u64 u3_kernel_param_0,
	.param .u32 u3_kernel_param_1,
	.param .u32 u3_kernel_param_2,
	.param .f64 u3_kernel_param_3,
	.param .f64 u3_kernel_param_4,
	.param .f64 u3_kernel_param_5
)
{
	.local .align 4 .b8 	__local_depot0[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<39>;
	.reg .b32 	%r<117>;
	.reg .f64 	%fd<373>;
	.reg .b64 	%rd<68>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd11, [u3_kernel_param_0];
	ld.param.u32 	%r35, [u3_kernel_param_1];
	ld.param.u32 	%r36, [u3_kernel_param_2];
	ld.param.f64 	%fd99, [u3_kernel_param_3];
	ld.param.f64 	%fd100, [u3_kernel_param_4];
	ld.param.f64 	%fd101, [u3_kernel_param_5];
	add.u64 	%rd12, %SP, 0;
	add.u64 	%rd1, %SPL, 0;
	mov.u32 	%r37, %ntid.x;
	mov.u32 	%r38, %ctaid.x;
	mov.u32 	%r39, %tid.x;
	mad.lo.s32 	%r1, %r38, %r37, %r39;
	mov.u32 	%r40, 1;
	shl.b32 	%r41, %r40, %r36;
	setp.ge.s32 	%p5, %r1, %r41;
	@%p5 bra 	$L__BB0_71;

	shl.b32 	%r2, %r40, %r35;
	and.b32  	%r43, %r2, %r1;
	setp.ne.s32 	%p6, %r43, 0;
	@%p6 bra 	$L__BB0_71;

	cvta.to.global.u64 	%rd20, %rd11;
	or.b32  	%r44, %r2, %r1;
	mul.wide.s32 	%rd21, %r1, 16;
	add.s64 	%rd9, %rd20, %rd21;
	ld.global.v2.f64 	{%fd102, %fd103}, [%rd9];
	mul.wide.s32 	%rd22, %r44, 16;
	add.s64 	%rd10, %rd20, %rd22;
	ld.global.v2.f64 	{%fd104, %fd105}, [%rd10];
	mul.f64 	%fd5, %fd99, 0d3FE0000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r45, %temp}, %fd5;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r46}, %fd5;
	}
	and.b32  	%r47, %r46, 2147483647;
	setp.eq.s32 	%p7, %r47, 2146435072;
	setp.eq.s32 	%p8, %r45, 0;
	and.pred  	%p1, %p8, %p7;
	@%p1 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	mov.f64 	%fd115, 0d0000000000000000;
	mul.rn.f64 	%fd346, %fd5, %fd115;
	mov.u32 	%r106, 1;
	bra.uni 	$L__BB0_7;

$L__BB0_3:
	mul.f64 	%fd106, %fd5, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r105, %fd106;
	st.local.u32 	[%rd1], %r105;
	cvt.rn.f64.s32 	%fd107, %r105;
	neg.f64 	%fd108, %fd107;
	mov.f64 	%fd109, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd110, %fd108, %fd109, %fd5;
	mov.f64 	%fd111, 0d3C91A62633145C00;
	fma.rn.f64 	%fd112, %fd108, %fd111, %fd110;
	mov.f64 	%fd113, 0d397B839A252049C0;
	fma.rn.f64 	%fd346, %fd108, %fd113, %fd112;
	abs.f64 	%fd114, %fd5;
	setp.ltu.f64 	%p9, %fd114, 0d41E0000000000000;
	@%p9 bra 	$L__BB0_5;

	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd5;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd12;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd346, [retval0+0];
	} // callseq 0
	ld.local.u32 	%r105, [%rd1];

$L__BB0_5:
	add.s32 	%r106, %r105, 1;

$L__BB0_7:
	and.b32  	%r49, %r106, 1;
	shl.b32 	%r50, %r106, 3;
	and.b32  	%r51, %r50, 8;
	setp.eq.s32 	%p10, %r49, 0;
	selp.f64 	%fd116, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p10;
	mul.wide.s32 	%rd24, %r51, 8;
	mov.u64 	%rd25, __cudart_sin_cos_coeffs;
	add.s64 	%rd26, %rd25, %rd24;
	ld.global.nc.f64 	%fd117, [%rd26+8];
	mul.rn.f64 	%fd11, %fd346, %fd346;
	fma.rn.f64 	%fd118, %fd116, %fd11, %fd117;
	ld.global.nc.f64 	%fd119, [%rd26+16];
	fma.rn.f64 	%fd120, %fd118, %fd11, %fd119;
	ld.global.nc.f64 	%fd121, [%rd26+24];
	fma.rn.f64 	%fd122, %fd120, %fd11, %fd121;
	ld.global.nc.f64 	%fd123, [%rd26+32];
	fma.rn.f64 	%fd124, %fd122, %fd11, %fd123;
	ld.global.nc.f64 	%fd125, [%rd26+40];
	fma.rn.f64 	%fd126, %fd124, %fd11, %fd125;
	ld.global.nc.f64 	%fd127, [%rd26+48];
	fma.rn.f64 	%fd12, %fd126, %fd11, %fd127;
	fma.rn.f64 	%fd348, %fd12, %fd346, %fd346;
	@%p10 bra 	$L__BB0_9;

	mov.f64 	%fd128, 0d3FF0000000000000;
	fma.rn.f64 	%fd348, %fd12, %fd11, %fd128;

$L__BB0_9:
	and.b32  	%r52, %r106, 2;
	setp.eq.s32 	%p11, %r52, 0;
	@%p11 bra 	$L__BB0_11;

	mov.f64 	%fd129, 0d0000000000000000;
	mov.f64 	%fd130, 0dBFF0000000000000;
	fma.rn.f64 	%fd348, %fd348, %fd130, %fd129;

$L__BB0_11:
	@%p1 bra 	$L__BB0_14;
	bra.uni 	$L__BB0_12;

$L__BB0_14:
	mov.f64 	%fd140, 0d0000000000000000;
	mul.rn.f64 	%fd349, %fd5, %fd140;
	mov.u32 	%r107, 0;
	bra.uni 	$L__BB0_15;

$L__BB0_12:
	mul.f64 	%fd131, %fd5, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r107, %fd131;
	st.local.u32 	[%rd1], %r107;
	cvt.rn.f64.s32 	%fd132, %r107;
	neg.f64 	%fd133, %fd132;
	mov.f64 	%fd134, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd135, %fd133, %fd134, %fd5;
	mov.f64 	%fd136, 0d3C91A62633145C00;
	fma.rn.f64 	%fd137, %fd133, %fd136, %fd135;
	mov.f64 	%fd138, 0d397B839A252049C0;
	fma.rn.f64 	%fd349, %fd133, %fd138, %fd137;
	abs.f64 	%fd139, %fd5;
	setp.ltu.f64 	%p12, %fd139, 0d41E0000000000000;
	@%p12 bra 	$L__BB0_15;

	add.u64 	%rd55, %SP, 0;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd5;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd55;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd349, [retval0+0];
	} // callseq 1
	ld.local.u32 	%r107, [%rd1];

$L__BB0_15:
	and.b32  	%r54, %r107, 1;
	shl.b32 	%r55, %r107, 3;
	and.b32  	%r56, %r55, 8;
	setp.eq.s32 	%p13, %r54, 0;
	selp.f64 	%fd141, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p13;
	mul.wide.s32 	%rd28, %r56, 8;
	add.s64 	%rd30, %rd25, %rd28;
	ld.global.nc.f64 	%fd142, [%rd30+8];
	mul.rn.f64 	%fd22, %fd349, %fd349;
	fma.rn.f64 	%fd143, %fd141, %fd22, %fd142;
	ld.global.nc.f64 	%fd144, [%rd30+16];
	fma.rn.f64 	%fd145, %fd143, %fd22, %fd144;
	ld.global.nc.f64 	%fd146, [%rd30+24];
	fma.rn.f64 	%fd147, %fd145, %fd22, %fd146;
	ld.global.nc.f64 	%fd148, [%rd30+32];
	fma.rn.f64 	%fd149, %fd147, %fd22, %fd148;
	ld.global.nc.f64 	%fd150, [%rd30+40];
	fma.rn.f64 	%fd151, %fd149, %fd22, %fd150;
	ld.global.nc.f64 	%fd152, [%rd30+48];
	fma.rn.f64 	%fd23, %fd151, %fd22, %fd152;
	fma.rn.f64 	%fd351, %fd23, %fd349, %fd349;
	@%p13 bra 	$L__BB0_17;

	mov.f64 	%fd153, 0d3FF0000000000000;
	fma.rn.f64 	%fd351, %fd23, %fd22, %fd153;

$L__BB0_17:
	and.b32  	%r57, %r107, 2;
	setp.eq.s32 	%p14, %r57, 0;
	@%p14 bra 	$L__BB0_19;

	mov.f64 	%fd154, 0d0000000000000000;
	mov.f64 	%fd155, 0dBFF0000000000000;
	fma.rn.f64 	%fd351, %fd351, %fd155, %fd154;

$L__BB0_19:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd101;
	}
	and.b32  	%r59, %r58, 2147483647;
	setp.eq.s32 	%p15, %r59, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r60, %temp}, %fd101;
	}
	setp.eq.s32 	%p16, %r60, 0;
	and.pred  	%p2, %p16, %p15;
	@%p2 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_20;

$L__BB0_23:
	mov.f64 	%fd165, 0d0000000000000000;
	mul.rn.f64 	%fd353, %fd101, %fd165;
	mov.u32 	%r109, 1;
	bra.uni 	$L__BB0_24;

$L__BB0_20:
	mul.f64 	%fd156, %fd101, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r108, %fd156;
	st.local.u32 	[%rd1], %r108;
	cvt.rn.f64.s32 	%fd157, %r108;
	neg.f64 	%fd158, %fd157;
	mov.f64 	%fd159, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd160, %fd158, %fd159, %fd101;
	mov.f64 	%fd161, 0d3C91A62633145C00;
	fma.rn.f64 	%fd162, %fd158, %fd161, %fd160;
	mov.f64 	%fd163, 0d397B839A252049C0;
	fma.rn.f64 	%fd353, %fd158, %fd163, %fd162;
	abs.f64 	%fd164, %fd101;
	setp.ltu.f64 	%p17, %fd164, 0d41E0000000000000;
	@%p17 bra 	$L__BB0_22;

	add.u64 	%rd56, %SP, 0;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd101;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd56;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd353, [retval0+0];
	} // callseq 2
	ld.local.u32 	%r108, [%rd1];

$L__BB0_22:
	add.s32 	%r109, %r108, 1;

$L__BB0_24:
	and.b32  	%r62, %r109, 1;
	shl.b32 	%r63, %r109, 3;
	and.b32  	%r64, %r63, 8;
	setp.eq.s32 	%p18, %r62, 0;
	selp.f64 	%fd166, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p18;
	mul.wide.s32 	%rd32, %r64, 8;
	add.s64 	%rd34, %rd25, %rd32;
	ld.global.nc.f64 	%fd167, [%rd34+8];
	mul.rn.f64 	%fd34, %fd353, %fd353;
	fma.rn.f64 	%fd168, %fd166, %fd34, %fd167;
	ld.global.nc.f64 	%fd169, [%rd34+16];
	fma.rn.f64 	%fd170, %fd168, %fd34, %fd169;
	ld.global.nc.f64 	%fd171, [%rd34+24];
	fma.rn.f64 	%fd172, %fd170, %fd34, %fd171;
	ld.global.nc.f64 	%fd173, [%rd34+32];
	fma.rn.f64 	%fd174, %fd172, %fd34, %fd173;
	ld.global.nc.f64 	%fd175, [%rd34+40];
	fma.rn.f64 	%fd176, %fd174, %fd34, %fd175;
	ld.global.nc.f64 	%fd177, [%rd34+48];
	fma.rn.f64 	%fd35, %fd176, %fd34, %fd177;
	fma.rn.f64 	%fd355, %fd35, %fd353, %fd353;
	@%p18 bra 	$L__BB0_26;

	mov.f64 	%fd178, 0d3FF0000000000000;
	fma.rn.f64 	%fd355, %fd35, %fd34, %fd178;

$L__BB0_26:
	and.b32  	%r65, %r109, 2;
	setp.eq.s32 	%p19, %r65, 0;
	@%p19 bra 	$L__BB0_28;

	mov.f64 	%fd179, 0d0000000000000000;
	mov.f64 	%fd180, 0dBFF0000000000000;
	fma.rn.f64 	%fd355, %fd355, %fd180, %fd179;

$L__BB0_28:
	@%p2 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_29;

$L__BB0_31:
	mov.f64 	%fd190, 0d0000000000000000;
	mul.rn.f64 	%fd356, %fd101, %fd190;
	mov.u32 	%r110, 0;
	bra.uni 	$L__BB0_32;

$L__BB0_29:
	mul.f64 	%fd181, %fd101, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r110, %fd181;
	st.local.u32 	[%rd1], %r110;
	cvt.rn.f64.s32 	%fd182, %r110;
	neg.f64 	%fd183, %fd182;
	mov.f64 	%fd184, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd185, %fd183, %fd184, %fd101;
	mov.f64 	%fd186, 0d3C91A62633145C00;
	fma.rn.f64 	%fd187, %fd183, %fd186, %fd185;
	mov.f64 	%fd188, 0d397B839A252049C0;
	fma.rn.f64 	%fd356, %fd183, %fd188, %fd187;
	abs.f64 	%fd189, %fd101;
	setp.ltu.f64 	%p20, %fd189, 0d41E0000000000000;
	@%p20 bra 	$L__BB0_32;

	add.u64 	%rd57, %SP, 0;
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd101;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd57;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd356, [retval0+0];
	} // callseq 3
	ld.local.u32 	%r110, [%rd1];

$L__BB0_32:
	and.b32  	%r67, %r110, 1;
	shl.b32 	%r68, %r110, 3;
	and.b32  	%r69, %r68, 8;
	setp.eq.s32 	%p21, %r67, 0;
	selp.f64 	%fd191, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p21;
	mul.wide.s32 	%rd36, %r69, 8;
	add.s64 	%rd38, %rd25, %rd36;
	ld.global.nc.f64 	%fd192, [%rd38+8];
	mul.rn.f64 	%fd45, %fd356, %fd356;
	fma.rn.f64 	%fd193, %fd191, %fd45, %fd192;
	ld.global.nc.f64 	%fd194, [%rd38+16];
	fma.rn.f64 	%fd195, %fd193, %fd45, %fd194;
	ld.global.nc.f64 	%fd196, [%rd38+24];
	fma.rn.f64 	%fd197, %fd195, %fd45, %fd196;
	ld.global.nc.f64 	%fd198, [%rd38+32];
	fma.rn.f64 	%fd199, %fd197, %fd45, %fd198;
	ld.global.nc.f64 	%fd200, [%rd38+40];
	fma.rn.f64 	%fd201, %fd199, %fd45, %fd200;
	ld.global.nc.f64 	%fd202, [%rd38+48];
	fma.rn.f64 	%fd46, %fd201, %fd45, %fd202;
	fma.rn.f64 	%fd358, %fd46, %fd356, %fd356;
	@%p21 bra 	$L__BB0_34;

	mov.f64 	%fd203, 0d3FF0000000000000;
	fma.rn.f64 	%fd358, %fd46, %fd45, %fd203;

$L__BB0_34:
	and.b32  	%r70, %r110, 2;
	setp.eq.s32 	%p22, %r70, 0;
	@%p22 bra 	$L__BB0_36;

	mov.f64 	%fd204, 0d0000000000000000;
	mov.f64 	%fd205, 0dBFF0000000000000;
	fma.rn.f64 	%fd358, %fd358, %fd205, %fd204;

$L__BB0_36:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r71}, %fd100;
	}
	and.b32  	%r72, %r71, 2147483647;
	setp.eq.s32 	%p23, %r72, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r73, %temp}, %fd100;
	}
	setp.eq.s32 	%p24, %r73, 0;
	and.pred  	%p3, %p24, %p23;
	@%p3 bra 	$L__BB0_40;
	bra.uni 	$L__BB0_37;

$L__BB0_40:
	mov.f64 	%fd215, 0d0000000000000000;
	mul.rn.f64 	%fd360, %fd100, %fd215;
	mov.u32 	%r112, 1;
	bra.uni 	$L__BB0_41;

$L__BB0_37:
	mul.f64 	%fd206, %fd100, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r111, %fd206;
	st.local.u32 	[%rd1], %r111;
	cvt.rn.f64.s32 	%fd207, %r111;
	neg.f64 	%fd208, %fd207;
	mov.f64 	%fd209, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd210, %fd208, %fd209, %fd100;
	mov.f64 	%fd211, 0d3C91A62633145C00;
	fma.rn.f64 	%fd212, %fd208, %fd211, %fd210;
	mov.f64 	%fd213, 0d397B839A252049C0;
	fma.rn.f64 	%fd360, %fd208, %fd213, %fd212;
	abs.f64 	%fd214, %fd100;
	setp.ltu.f64 	%p25, %fd214, 0d41E0000000000000;
	@%p25 bra 	$L__BB0_39;

	add.u64 	%rd58, %SP, 0;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd100;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd58;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd360, [retval0+0];
	} // callseq 4
	ld.local.u32 	%r111, [%rd1];

$L__BB0_39:
	add.s32 	%r112, %r111, 1;

$L__BB0_41:
	and.b32  	%r75, %r112, 1;
	shl.b32 	%r76, %r112, 3;
	and.b32  	%r77, %r76, 8;
	setp.eq.s32 	%p26, %r75, 0;
	selp.f64 	%fd216, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p26;
	mul.wide.s32 	%rd40, %r77, 8;
	add.s64 	%rd42, %rd25, %rd40;
	ld.global.nc.f64 	%fd217, [%rd42+8];
	mul.rn.f64 	%fd57, %fd360, %fd360;
	fma.rn.f64 	%fd218, %fd216, %fd57, %fd217;
	ld.global.nc.f64 	%fd219, [%rd42+16];
	fma.rn.f64 	%fd220, %fd218, %fd57, %fd219;
	ld.global.nc.f64 	%fd221, [%rd42+24];
	fma.rn.f64 	%fd222, %fd220, %fd57, %fd221;
	ld.global.nc.f64 	%fd223, [%rd42+32];
	fma.rn.f64 	%fd224, %fd222, %fd57, %fd223;
	ld.global.nc.f64 	%fd225, [%rd42+40];
	fma.rn.f64 	%fd226, %fd224, %fd57, %fd225;
	ld.global.nc.f64 	%fd227, [%rd42+48];
	fma.rn.f64 	%fd58, %fd226, %fd57, %fd227;
	fma.rn.f64 	%fd362, %fd58, %fd360, %fd360;
	@%p26 bra 	$L__BB0_43;

	mov.f64 	%fd228, 0d3FF0000000000000;
	fma.rn.f64 	%fd362, %fd58, %fd57, %fd228;

$L__BB0_43:
	and.b32  	%r78, %r112, 2;
	setp.eq.s32 	%p27, %r78, 0;
	@%p27 bra 	$L__BB0_45;

	mov.f64 	%fd229, 0d0000000000000000;
	mov.f64 	%fd230, 0dBFF0000000000000;
	fma.rn.f64 	%fd362, %fd362, %fd230, %fd229;

$L__BB0_45:
	@%p3 bra 	$L__BB0_48;
	bra.uni 	$L__BB0_46;

$L__BB0_48:
	mov.f64 	%fd240, 0d0000000000000000;
	mul.rn.f64 	%fd363, %fd100, %fd240;
	mov.u32 	%r113, 0;
	bra.uni 	$L__BB0_49;

$L__BB0_46:
	mul.f64 	%fd231, %fd100, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r113, %fd231;
	st.local.u32 	[%rd1], %r113;
	cvt.rn.f64.s32 	%fd232, %r113;
	neg.f64 	%fd233, %fd232;
	mov.f64 	%fd234, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd235, %fd233, %fd234, %fd100;
	mov.f64 	%fd236, 0d3C91A62633145C00;
	fma.rn.f64 	%fd237, %fd233, %fd236, %fd235;
	mov.f64 	%fd238, 0d397B839A252049C0;
	fma.rn.f64 	%fd363, %fd233, %fd238, %fd237;
	abs.f64 	%fd239, %fd100;
	setp.ltu.f64 	%p28, %fd239, 0d41E0000000000000;
	@%p28 bra 	$L__BB0_49;

	add.u64 	%rd59, %SP, 0;
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd100;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd59;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd363, [retval0+0];
	} // callseq 5
	ld.local.u32 	%r113, [%rd1];

$L__BB0_49:
	and.b32  	%r80, %r113, 1;
	shl.b32 	%r81, %r113, 3;
	and.b32  	%r82, %r81, 8;
	setp.eq.s32 	%p29, %r80, 0;
	selp.f64 	%fd241, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p29;
	mul.wide.s32 	%rd44, %r82, 8;
	add.s64 	%rd46, %rd25, %rd44;
	ld.global.nc.f64 	%fd242, [%rd46+8];
	mul.rn.f64 	%fd68, %fd363, %fd363;
	fma.rn.f64 	%fd243, %fd241, %fd68, %fd242;
	ld.global.nc.f64 	%fd244, [%rd46+16];
	fma.rn.f64 	%fd245, %fd243, %fd68, %fd244;
	ld.global.nc.f64 	%fd246, [%rd46+24];
	fma.rn.f64 	%fd247, %fd245, %fd68, %fd246;
	ld.global.nc.f64 	%fd248, [%rd46+32];
	fma.rn.f64 	%fd249, %fd247, %fd68, %fd248;
	ld.global.nc.f64 	%fd250, [%rd46+40];
	fma.rn.f64 	%fd251, %fd249, %fd68, %fd250;
	ld.global.nc.f64 	%fd252, [%rd46+48];
	fma.rn.f64 	%fd69, %fd251, %fd68, %fd252;
	fma.rn.f64 	%fd365, %fd69, %fd363, %fd363;
	@%p29 bra 	$L__BB0_51;

	mov.f64 	%fd253, 0d3FF0000000000000;
	fma.rn.f64 	%fd365, %fd69, %fd68, %fd253;

$L__BB0_51:
	and.b32  	%r83, %r113, 2;
	setp.eq.s32 	%p30, %r83, 0;
	@%p30 bra 	$L__BB0_53;

	mov.f64 	%fd254, 0d0000000000000000;
	mov.f64 	%fd255, 0dBFF0000000000000;
	fma.rn.f64 	%fd365, %fd365, %fd255, %fd254;

$L__BB0_53:
	add.f64 	%fd75, %fd100, %fd101;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r84, %temp}, %fd75;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r85}, %fd75;
	}
	and.b32  	%r86, %r85, 2147483647;
	setp.eq.s32 	%p31, %r86, 2146435072;
	setp.eq.s32 	%p32, %r84, 0;
	and.pred  	%p4, %p32, %p31;
	@%p4 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_54;

$L__BB0_57:
	mov.f64 	%fd265, 0d0000000000000000;
	mul.rn.f64 	%fd367, %fd75, %fd265;
	mov.u32 	%r115, 1;
	bra.uni 	$L__BB0_58;

$L__BB0_54:
	mul.f64 	%fd256, %fd75, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r114, %fd256;
	st.local.u32 	[%rd1], %r114;
	cvt.rn.f64.s32 	%fd257, %r114;
	neg.f64 	%fd258, %fd257;
	mov.f64 	%fd259, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd260, %fd258, %fd259, %fd75;
	mov.f64 	%fd261, 0d3C91A62633145C00;
	fma.rn.f64 	%fd262, %fd258, %fd261, %fd260;
	mov.f64 	%fd263, 0d397B839A252049C0;
	fma.rn.f64 	%fd367, %fd258, %fd263, %fd262;
	abs.f64 	%fd264, %fd75;
	setp.ltu.f64 	%p33, %fd264, 0d41E0000000000000;
	@%p33 bra 	$L__BB0_56;

	add.u64 	%rd60, %SP, 0;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd75;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd60;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd367, [retval0+0];
	} // callseq 6
	ld.local.u32 	%r114, [%rd1];

$L__BB0_56:
	add.s32 	%r115, %r114, 1;

$L__BB0_58:
	and.b32  	%r88, %r115, 1;
	shl.b32 	%r89, %r115, 3;
	and.b32  	%r90, %r89, 8;
	setp.eq.s32 	%p34, %r88, 0;
	selp.f64 	%fd266, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p34;
	mul.wide.s32 	%rd48, %r90, 8;
	add.s64 	%rd50, %rd25, %rd48;
	ld.global.nc.f64 	%fd267, [%rd50+8];
	mul.rn.f64 	%fd81, %fd367, %fd367;
	fma.rn.f64 	%fd268, %fd266, %fd81, %fd267;
	ld.global.nc.f64 	%fd269, [%rd50+16];
	fma.rn.f64 	%fd270, %fd268, %fd81, %fd269;
	ld.global.nc.f64 	%fd271, [%rd50+24];
	fma.rn.f64 	%fd272, %fd270, %fd81, %fd271;
	ld.global.nc.f64 	%fd273, [%rd50+32];
	fma.rn.f64 	%fd274, %fd272, %fd81, %fd273;
	ld.global.nc.f64 	%fd275, [%rd50+40];
	fma.rn.f64 	%fd276, %fd274, %fd81, %fd275;
	ld.global.nc.f64 	%fd277, [%rd50+48];
	fma.rn.f64 	%fd82, %fd276, %fd81, %fd277;
	fma.rn.f64 	%fd369, %fd82, %fd367, %fd367;
	@%p34 bra 	$L__BB0_60;

	mov.f64 	%fd278, 0d3FF0000000000000;
	fma.rn.f64 	%fd369, %fd82, %fd81, %fd278;

$L__BB0_60:
	and.b32  	%r91, %r115, 2;
	setp.eq.s32 	%p35, %r91, 0;
	@%p35 bra 	$L__BB0_62;

	mov.f64 	%fd279, 0d0000000000000000;
	mov.f64 	%fd280, 0dBFF0000000000000;
	fma.rn.f64 	%fd369, %fd369, %fd280, %fd279;

$L__BB0_62:
	@%p4 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_63;

$L__BB0_65:
	mov.f64 	%fd290, 0d0000000000000000;
	mul.rn.f64 	%fd370, %fd75, %fd290;
	mov.u32 	%r116, 0;
	bra.uni 	$L__BB0_66;

$L__BB0_63:
	mul.f64 	%fd281, %fd75, 0d3FE45F306DC9C883;
	cvt.rni.s32.f64 	%r116, %fd281;
	st.local.u32 	[%rd1], %r116;
	cvt.rn.f64.s32 	%fd282, %r116;
	neg.f64 	%fd283, %fd282;
	mov.f64 	%fd284, 0d3FF921FB54442D18;
	fma.rn.f64 	%fd285, %fd283, %fd284, %fd75;
	mov.f64 	%fd286, 0d3C91A62633145C00;
	fma.rn.f64 	%fd287, %fd283, %fd286, %fd285;
	mov.f64 	%fd288, 0d397B839A252049C0;
	fma.rn.f64 	%fd370, %fd283, %fd288, %fd287;
	abs.f64 	%fd289, %fd75;
	setp.ltu.f64 	%p36, %fd289, 0d41E0000000000000;
	@%p36 bra 	$L__BB0_66;

	add.u64 	%rd61, %SP, 0;
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd75;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd61;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_trig_reduction_slowpathd, 
	(
	param0, 
	param1
	);
	ld.param.f64 	%fd370, [retval0+0];
	} // callseq 7
	ld.local.u32 	%r116, [%rd1];

$L__BB0_66:
	and.b32  	%r93, %r116, 1;
	shl.b32 	%r94, %r116, 3;
	and.b32  	%r95, %r94, 8;
	setp.eq.s32 	%p37, %r93, 0;
	selp.f64 	%fd291, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p37;
	mul.wide.s32 	%rd52, %r95, 8;
	add.s64 	%rd54, %rd25, %rd52;
	ld.global.nc.f64 	%fd292, [%rd54+8];
	mul.rn.f64 	%fd92, %fd370, %fd370;
	fma.rn.f64 	%fd293, %fd291, %fd92, %fd292;
	ld.global.nc.f64 	%fd294, [%rd54+16];
	fma.rn.f64 	%fd295, %fd293, %fd92, %fd294;
	ld.global.nc.f64 	%fd296, [%rd54+24];
	fma.rn.f64 	%fd297, %fd295, %fd92, %fd296;
	ld.global.nc.f64 	%fd298, [%rd54+32];
	fma.rn.f64 	%fd299, %fd297, %fd92, %fd298;
	ld.global.nc.f64 	%fd300, [%rd54+40];
	fma.rn.f64 	%fd301, %fd299, %fd92, %fd300;
	ld.global.nc.f64 	%fd302, [%rd54+48];
	fma.rn.f64 	%fd93, %fd301, %fd92, %fd302;
	fma.rn.f64 	%fd372, %fd93, %fd370, %fd370;
	@%p37 bra 	$L__BB0_68;

	mov.f64 	%fd303, 0d3FF0000000000000;
	fma.rn.f64 	%fd372, %fd93, %fd92, %fd303;

$L__BB0_68:
	and.b32  	%r96, %r116, 2;
	setp.eq.s32 	%p38, %r96, 0;
	@%p38 bra 	$L__BB0_70;

	mov.f64 	%fd304, 0d0000000000000000;
	mov.f64 	%fd305, 0dBFF0000000000000;
	fma.rn.f64 	%fd372, %fd372, %fd305, %fd304;

$L__BB0_70:
	ld.param.u64 	%rd67, [u3_kernel_param_0];
	mov.u32 	%r104, %tid.x;
	mov.u32 	%r103, %ntid.x;
	mov.u32 	%r102, %ctaid.x;
	mad.lo.s32 	%r101, %r102, %r103, %r104;
	cvta.to.global.u64 	%rd66, %rd67;
	ld.param.u32 	%r100, [u3_kernel_param_1];
	mov.u32 	%r99, 1;
	shl.b32 	%r98, %r99, %r100;
	or.b32  	%r97, %r98, %r101;
	mul.wide.s32 	%rd65, %r97, 16;
	add.s64 	%rd64, %rd66, %rd65;
	mul.wide.s32 	%rd63, %r101, 16;
	add.s64 	%rd62, %rd66, %rd63;
	mul.f64 	%fd306, %fd103, 0d0000000000000000;
	mul.f64 	%fd307, %fd102, %fd348;
	sub.f64 	%fd308, %fd307, %fd306;
	mul.f64 	%fd309, %fd103, %fd348;
	fma.rn.f64 	%fd310, %fd102, 0d0000000000000000, %fd309;
	mul.f64 	%fd311, %fd358, 0d0000000000000000;
	mul.f64 	%fd312, %fd351, %fd355;
	sub.f64 	%fd313, %fd312, %fd311;
	mul.f64 	%fd314, %fd351, %fd358;
	fma.rn.f64 	%fd315, %fd355, 0d0000000000000000, %fd314;
	mul.f64 	%fd316, %fd104, %fd313;
	mul.f64 	%fd317, %fd105, %fd315;
	sub.f64 	%fd318, %fd316, %fd317;
	mul.f64 	%fd319, %fd104, %fd315;
	fma.rn.f64 	%fd320, %fd105, %fd313, %fd319;
	mul.f64 	%fd321, %fd365, 0d0000000000000000;
	mul.f64 	%fd322, %fd351, %fd362;
	sub.f64 	%fd323, %fd322, %fd321;
	mul.f64 	%fd324, %fd351, %fd365;
	fma.rn.f64 	%fd325, %fd362, 0d0000000000000000, %fd324;
	mul.f64 	%fd326, %fd102, %fd323;
	mul.f64 	%fd327, %fd103, %fd325;
	sub.f64 	%fd328, %fd326, %fd327;
	mul.f64 	%fd329, %fd102, %fd325;
	fma.rn.f64 	%fd330, %fd103, %fd323, %fd329;
	mul.f64 	%fd331, %fd372, 0d0000000000000000;
	mul.f64 	%fd332, %fd348, %fd369;
	sub.f64 	%fd333, %fd332, %fd331;
	mul.f64 	%fd334, %fd348, %fd372;
	fma.rn.f64 	%fd335, %fd369, 0d0000000000000000, %fd334;
	mul.f64 	%fd336, %fd104, %fd333;
	mul.f64 	%fd337, %fd105, %fd335;
	sub.f64 	%fd338, %fd336, %fd337;
	mul.f64 	%fd339, %fd104, %fd335;
	fma.rn.f64 	%fd340, %fd105, %fd333, %fd339;
	sub.f64 	%fd341, %fd310, %fd320;
	sub.f64 	%fd342, %fd308, %fd318;
	st.global.v2.f64 	[%rd62], {%fd342, %fd341};
	add.f64 	%fd343, %fd330, %fd340;
	add.f64 	%fd344, %fd328, %fd338;
	st.global.v2.f64 	[%rd64], {%fd344, %fd343};

$L__BB0_71:
	ret;

}
.func  (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
	.param .b64 __internal_trig_reduction_slowpathd_param_0,
	.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<10>;
	.reg .b32 	%r<32>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<79>;


	mov.u64 	%SPL, __local_depot1;
	ld.param.f64 	%fd4, [__internal_trig_reduction_slowpathd_param_0];
	ld.param.u64 	%rd18, [__internal_trig_reduction_slowpathd_param_1];
	add.u64 	%rd1, %SPL, 0;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r1}, %fd4;
	}
	bfe.u32 	%r2, %r1, 20, 11;
	setp.eq.s32 	%p1, %r2, 2047;
	@%p1 bra 	$L__BB1_7;

	add.s32 	%r3, %r2, -1024;
	shr.u32 	%r10, %r3, 6;
	mov.u32 	%r11, 16;
	sub.s32 	%r12, %r11, %r10;
	mov.u32 	%r13, 15;
	sub.s32 	%r4, %r13, %r10;
	mov.u32 	%r14, 19;
	sub.s32 	%r15, %r14, %r10;
	setp.gt.s32 	%p2, %r12, 14;
	selp.b32 	%r5, 18, %r15, %p2;
	setp.gt.s32 	%p3, %r12, %r5;
	mov.u64 	%rd76, 0;
	mov.u32 	%r31, %r4;
	@%p3 bra 	$L__BB1_4;

	mul.wide.s32 	%rd22, %r4, 8;
	mov.u64 	%rd23, __cudart_i2opi_d;
	add.s64 	%rd74, %rd23, %rd22;
	mov.b64 	%rd24, %fd4;
	shl.b64 	%rd25, %rd24, 11;
	or.b64  	%rd3, %rd25, -9223372036854775808;
	mov.u64 	%rd76, 0;
	mov.u64 	%rd73, %rd1;
	mov.u32 	%r31, %r4;

$L__BB1_3:
	.pragma "nounroll";
	ld.global.nc.u64 	%rd26, [%rd74];
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi, %clo, %chi;
	mov.b64 	{%alo,%ahi}, %rd26;
	mov.b64 	{%blo,%bhi}, %rd3;
	mov.b64 	{%clo,%chi}, %rd76;
	mad.lo.cc.u32 	%r0, %alo, %blo, %clo;
	madc.hi.cc.u32 	%r1, %alo, %blo, %chi;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd27, {%r0,%r1};
	mov.b64 	%rd76, {%r2,%r3};
	}
	st.local.u64 	[%rd73], %rd27;
	add.s64 	%rd74, %rd74, 8;
	add.s64 	%rd73, %rd73, 8;
	add.s32 	%r31, %r31, 1;
	setp.lt.s32 	%p4, %r31, %r5;
	@%p4 bra 	$L__BB1_3;

$L__BB1_4:
	sub.s32 	%r16, %r31, %r4;
	mul.wide.s32 	%rd28, %r16, 8;
	add.s64 	%rd29, %rd1, %rd28;
	st.local.u64 	[%rd29], %rd76;
	ld.local.u64 	%rd78, [%rd1+16];
	ld.local.u64 	%rd77, [%rd1+24];
	and.b32  	%r9, %r3, 63;
	setp.eq.s32 	%p5, %r9, 0;
	@%p5 bra 	$L__BB1_6;

	mov.u32 	%r17, 64;
	sub.s32 	%r18, %r17, %r9;
	shl.b64 	%rd30, %rd77, %r9;
	shr.u64 	%rd31, %rd78, %r18;
	or.b64  	%rd77, %rd30, %rd31;
	shl.b64 	%rd32, %rd78, %r9;
	ld.local.u64 	%rd33, [%rd1+8];
	shr.u64 	%rd34, %rd33, %r18;
	or.b64  	%rd78, %rd34, %rd32;

$L__BB1_6:
	and.b32  	%r19, %r1, -2147483648;
	shr.u64 	%rd35, %rd77, 62;
	cvt.u32.u64 	%r20, %rd35;
	shr.u64 	%rd36, %rd78, 62;
	shl.b64 	%rd37, %rd77, 2;
	or.b64  	%rd38, %rd36, %rd37;
	shr.u64 	%rd39, %rd77, 61;
	cvt.u32.u64 	%r21, %rd39;
	and.b32  	%r22, %r21, 1;
	add.s32 	%r23, %r22, %r20;
	neg.s32 	%r24, %r23;
	setp.eq.s32 	%p6, %r19, 0;
	selp.b32 	%r25, %r23, %r24, %p6;
	cvta.to.local.u64 	%rd40, %rd18;
	mov.u64 	%rd41, 0;
	st.local.u32 	[%rd40], %r25;
	setp.eq.s32 	%p7, %r22, 0;
	shl.b64 	%rd42, %rd78, 2;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd41;
	mov.b64 	{%a2,%a3}, %rd41;
	mov.b64 	{%b0,%b1}, %rd42;
	mov.b64 	{%b2,%b3}, %rd38;
	sub.cc.u32 	%r0, %a0, %b0;
	subc.cc.u32 	%r1, %a1, %b1;
	subc.cc.u32 	%r2, %a2, %b2;
	subc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd43, {%r0,%r1};
	mov.b64 	%rd44, {%r2,%r3};
	}
	selp.b64 	%rd45, %rd38, %rd44, %p7;
	selp.b64 	%rd46, %rd42, %rd43, %p7;
	xor.b32  	%r26, %r19, -2147483648;
	selp.b32 	%r27, %r19, %r26, %p7;
	clz.b64 	%r28, %rd45;
	cvt.u64.u32 	%rd47, %r28;
	setp.eq.s64 	%p8, %rd47, 0;
	shl.b64 	%rd48, %rd45, %r28;
	mov.u64 	%rd49, 64;
	sub.s64 	%rd50, %rd49, %rd47;
	cvt.u32.u64 	%r29, %rd50;
	shr.u64 	%rd51, %rd46, %r29;
	or.b64  	%rd52, %rd51, %rd48;
	selp.b64 	%rd53, %rd45, %rd52, %p8;
	mov.u64 	%rd54, -3958705157555305931;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %alo, %ahi, %blo, %bhi;
	mov.b64 	{%alo,%ahi}, %rd53;
	mov.b64 	{%blo,%bhi}, %rd54;
	mul.lo.u32 	%r0, %alo, %blo;
	mul.hi.u32 	%r1, %alo, %blo;
	mad.lo.cc.u32 	%r1, %alo, %bhi, %r1;
	madc.hi.u32 	%r2, %alo, %bhi, 0;
	mad.lo.cc.u32 	%r1, %ahi, %blo, %r1;
	madc.hi.cc.u32 	%r2, %ahi, %blo, %r2;
	madc.hi.u32 	%r3, %ahi, %bhi, 0;
	mad.lo.cc.u32 	%r2, %ahi, %bhi, %r2;
	addc.u32 	%r3, %r3, 0;
	mov.b64 	%rd55, {%r0,%r1};
	mov.b64 	%rd56, {%r2,%r3};
	}
	setp.gt.s64 	%p9, %rd56, 0;
	{
	.reg .u32 %r0, %r1, %r2, %r3, %a0, %a1, %a2, %a3, %b0, %b1, %b2, %b3;
	mov.b64 	{%a0,%a1}, %rd55;
	mov.b64 	{%a2,%a3}, %rd56;
	mov.b64 	{%b0,%b1}, %rd55;
	mov.b64 	{%b2,%b3}, %rd56;
	add.cc.u32 	%r0, %a0, %b0;
	addc.cc.u32 	%r1, %a1, %b1;
	addc.cc.u32 	%r2, %a2, %b2;
	addc.u32 	%r3, %a3, %b3;
	mov.b64 	%rd57, {%r0,%r1};
	mov.b64 	%rd58, {%r2,%r3};
	}
	selp.b64 	%rd59, %rd58, %rd56, %p9;
	selp.u64 	%rd60, 1, 0, %p9;
	add.s64 	%rd61, %rd47, %rd60;
	cvt.u64.u32 	%rd62, %r27;
	shl.b64 	%rd63, %rd62, 32;
	shl.b64 	%rd64, %rd61, 52;
	mov.u64 	%rd65, 4602678819172646912;
	sub.s64 	%rd66, %rd65, %rd64;
	add.s64 	%rd67, %rd59, 1;
	shr.u64 	%rd68, %rd67, 10;
	add.s64 	%rd69, %rd68, 1;
	shr.u64 	%rd70, %rd69, 1;
	add.s64 	%rd71, %rd66, %rd70;
	or.b64  	%rd72, %rd71, %rd63;
	mov.b64 	%fd4, %rd72;

$L__BB1_7:
	st.param.f64 	[func_retval0+0], %fd4;
	ret;

}

