TimeQuest Timing Analyzer report for cronometro
Thu Dec 07 18:23:29 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; cronometro                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+
; clkin                                                        ; Base      ; 20.000    ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                ; { clkin }                                                        ;
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20000.000 ; 0.05 MHz  ; 0.000 ; 10000.000 ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; clkin  ; pll_counter_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                 ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 125.55 MHz ; 125.55 MHz      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                      ;
+--------------------------------------------------------------+-----------+---------------+
; Clock                                                        ; Slack     ; End Point TNS ;
+--------------------------------------------------------------+-----------+---------------+
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 19992.035 ; 0.000         ;
+--------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                   ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+--------------------------------------------------------------+----------+---------------+
; Clock                                                        ; Slack    ; End Point TNS ;
+--------------------------------------------------------------+----------+---------------+
; clkin                                                        ; 9.825    ; 0.000         ;
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 9999.755 ; 0.000         ;
+--------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node ; To Node ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 19992.035 ; cont2[12] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.885      ;
; 19992.038 ; cont2[12] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.882      ;
; 19992.038 ; cont2[12] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.882      ;
; 19992.129 ; cont2[12] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.792      ;
; 19992.130 ; cont2[12] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.791      ;
; 19992.130 ; cont2[12] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.791      ;
; 19992.210 ; cont2[13] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.710      ;
; 19992.213 ; cont2[13] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.707      ;
; 19992.213 ; cont2[13] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.707      ;
; 19992.235 ; cont2[3]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.685      ;
; 19992.238 ; cont2[3]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.682      ;
; 19992.238 ; cont2[3]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.682      ;
; 19992.304 ; cont2[13] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.617      ;
; 19992.305 ; cont2[13] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.616      ;
; 19992.305 ; cont2[13] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.616      ;
; 19992.310 ; cont2[1]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.610      ;
; 19992.313 ; cont2[1]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.607      ;
; 19992.313 ; cont2[1]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.607      ;
; 19992.329 ; cont2[3]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.592      ;
; 19992.330 ; cont2[3]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.591      ;
; 19992.330 ; cont2[3]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.591      ;
; 19992.382 ; cont2[15] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.538      ;
; 19992.385 ; cont2[15] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.535      ;
; 19992.385 ; cont2[15] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.535      ;
; 19992.394 ; cont2[5]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.526      ;
; 19992.397 ; cont2[5]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.523      ;
; 19992.397 ; cont2[5]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.523      ;
; 19992.404 ; cont2[1]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.517      ;
; 19992.405 ; cont2[1]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.516      ;
; 19992.405 ; cont2[1]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.516      ;
; 19992.454 ; cont2[0]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.466      ;
; 19992.457 ; cont2[0]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.463      ;
; 19992.457 ; cont2[0]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.463      ;
; 19992.474 ; cont2[12] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.446      ;
; 19992.476 ; cont2[15] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.445      ;
; 19992.477 ; cont2[15] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.444      ;
; 19992.477 ; cont2[15] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.444      ;
; 19992.485 ; cont2[4]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.435      ;
; 19992.488 ; cont2[5]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.433      ;
; 19992.488 ; cont2[4]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.432      ;
; 19992.488 ; cont2[4]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.432      ;
; 19992.489 ; cont2[5]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.432      ;
; 19992.489 ; cont2[5]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.432      ;
; 19992.490 ; cont2[6]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.430      ;
; 19992.493 ; cont2[9]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.427      ;
; 19992.493 ; cont2[6]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.427      ;
; 19992.493 ; cont2[6]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.427      ;
; 19992.496 ; cont2[9]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.424      ;
; 19992.496 ; cont2[9]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.424      ;
; 19992.516 ; cont2[14] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.404      ;
; 19992.519 ; cont2[14] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.401      ;
; 19992.519 ; cont2[14] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.401      ;
; 19992.548 ; cont2[0]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.373      ;
; 19992.549 ; cont2[0]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.372      ;
; 19992.549 ; cont2[0]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.372      ;
; 19992.579 ; cont2[4]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.342      ;
; 19992.580 ; cont2[4]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.341      ;
; 19992.580 ; cont2[4]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.341      ;
; 19992.584 ; cont2[6]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.337      ;
; 19992.585 ; cont2[6]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.336      ;
; 19992.585 ; cont2[6]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.336      ;
; 19992.587 ; cont2[9]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.334      ;
; 19992.588 ; cont2[9]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.333      ;
; 19992.588 ; cont2[9]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.333      ;
; 19992.610 ; cont2[14] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.311      ;
; 19992.611 ; cont2[14] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.310      ;
; 19992.611 ; cont2[14] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.310      ;
; 19992.612 ; cont2[2]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.308      ;
; 19992.615 ; cont2[2]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.305      ;
; 19992.615 ; cont2[2]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.305      ;
; 19992.622 ; cont2[8]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.298      ;
; 19992.625 ; cont2[8]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.295      ;
; 19992.625 ; cont2[8]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.295      ;
; 19992.648 ; cont2[10] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.272      ;
; 19992.649 ; cont2[13] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.271      ;
; 19992.651 ; cont2[10] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.269      ;
; 19992.651 ; cont2[10] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.269      ;
; 19992.674 ; cont2[3]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.246      ;
; 19992.706 ; cont2[2]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.215      ;
; 19992.707 ; cont2[2]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.214      ;
; 19992.707 ; cont2[2]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.214      ;
; 19992.711 ; cont2[7]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.209      ;
; 19992.714 ; cont2[7]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.206      ;
; 19992.714 ; cont2[7]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.206      ;
; 19992.716 ; cont2[8]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.205      ;
; 19992.717 ; cont2[8]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.204      ;
; 19992.717 ; cont2[8]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.204      ;
; 19992.742 ; cont2[10] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.179      ;
; 19992.743 ; cont2[10] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.178      ;
; 19992.743 ; cont2[10] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.178      ;
; 19992.749 ; cont2[1]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.171      ;
; 19992.766 ; cont2[12] ; ds[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.155      ;
; 19992.805 ; cont2[7]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.116      ;
; 19992.806 ; cont2[7]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.115      ;
; 19992.806 ; cont2[7]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.115      ;
; 19992.821 ; cont2[15] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.099      ;
; 19992.826 ; cont2[12] ; ds[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.095      ;
; 19992.827 ; cont2[12] ; ds[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.074     ; 7.094      ;
; 19992.833 ; cont2[5]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.087      ;
; 19992.844 ; cont2[11] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.075     ; 7.076      ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; us[3]          ; us[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cont           ; cont           ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; dm[1]          ; dm[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; dm[2]          ; dm[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; dm[0]          ; dm[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ds[0]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ds[1]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; ds[2]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.568 ; cronometro[13] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.786      ;
; 0.569 ; cronometro[11] ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569 ; cronometro[3]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; cronometro[5]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; cronometro[1]  ; cronometro[1]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; cont2[13]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; cont2[3]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; cont2[15]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; cont2[5]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; cont2[1]       ; cont2[1]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; cronometro[7]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; cronometro[2]  ; cronometro[2]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; cronometro[12] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; cont2[9]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; cronometro[10] ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; cont2[14]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; cont2[4]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; cont2[12]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; cont2[10]      ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.730 ; ds[2]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.948      ;
; 0.813 ; us[1]          ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.032      ;
; 0.844 ; cronometro[1]  ; cronometro[2]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844 ; cronometro[11] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; cont2[13]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; cont2[3]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.847 ; cont2[9]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.856 ; ds[2]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.074      ;
; 0.859 ; cronometro[2]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; cronometro[12] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; cronometro[10] ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; cont2[14]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; cont2[4]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; cont2[12]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.863 ; cronometro[10] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.864 ; cont2[10]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; cont2[12]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.887 ; us[3]          ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.106      ;
; 0.887 ; us[3]          ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.106      ;
; 0.900 ; um[0]          ; um[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.118      ;
; 0.905 ; us[0]          ; us[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.124      ;
; 0.908 ; ds[1]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.126      ;
; 0.910 ; ds[0]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.128      ;
; 0.922 ; ds[0]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.140      ;
; 0.936 ; cont           ; us[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.155      ;
; 0.947 ; um[0]          ; um[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.165      ;
; 0.954 ; cronometro[3]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; cronometro[1]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; cronometro[11] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.172      ;
; 0.955 ; cronometro[5]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.955 ; cont2[1]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.955 ; cont2[13]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.955 ; cont2[3]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.955 ; um[0]          ; um[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.173      ;
; 0.957 ; cont2[1]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.958 ; cronometro[7]  ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.176      ;
; 0.959 ; cont2[9]       ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.971 ; cronometro[2]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.189      ;
; 0.973 ; cronometro[10] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.974 ; cont2[10]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.974 ; cont2[12]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.976 ; cont2[10]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.983 ; um[3]          ; um[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.201      ;
; 0.984 ; cont2[11]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.202      ;
; 1.008 ; cont           ; us[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.227      ;
; 1.023 ; cont2[0]       ; cont2[1]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.241      ;
; 1.026 ; cont2[8]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.244      ;
; 1.027 ; cont2[2]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.245      ;
; 1.028 ; cont2[8]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.246      ;
; 1.029 ; cont2[2]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.247      ;
; 1.030 ; cont2[11]      ; cont2[6]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.248      ;
; 1.032 ; cont2[11]      ; cont2[7]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.250      ;
; 1.032 ; cont           ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.251      ;
; 1.032 ; us[1]          ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.251      ;
; 1.035 ; cont2[11]      ; cont2[0]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.253      ;
; 1.049 ; um[0]          ; um[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.267      ;
; 1.052 ; cont           ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.271      ;
; 1.057 ; ds[1]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.275      ;
; 1.060 ; dm[0]          ; dm[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.278      ;
; 1.066 ; cronometro[3]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.284      ;
; 1.066 ; cronometro[1]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.284      ;
; 1.067 ; cont2[1]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.285      ;
; 1.068 ; cronometro[7]  ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.286      ;
; 1.068 ; cont2[5]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.286      ;
; 1.068 ; dm[0]          ; dm[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.286      ;
; 1.069 ; cronometro[5]  ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.069 ; cont2[9]       ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.070 ; cronometro[7]  ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.288      ;
; 1.070 ; cont2[5]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.288      ;
; 1.071 ; cont2[9]       ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.289      ;
; 1.083 ; cronometro[2]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.301      ;
; 1.085 ; cont2[4]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.303      ;
; 1.086 ; cont2[10]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.304      ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clkin'                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                          ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                          ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                          ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                             ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[0]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[1]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[2]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[0]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[1]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[2]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[0]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[1]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[2]                                                                              ;
; 9999.755 ; 9999.971     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[3]                                                                              ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont                                                                               ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[0]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[10]                                                                          ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[11]                                                                          ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[12]                                                                          ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[13]                                                                          ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[14]                                                                          ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[15]                                                                          ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[1]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[2]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[3]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[4]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[5]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[6]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[7]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[8]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[9]                                                                           ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[0]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[10]                                                                     ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[11]                                                                     ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[12]                                                                     ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[13]                                                                     ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[14]                                                                     ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[15]                                                                     ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[1]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[2]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[3]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[4]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[5]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[6]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[7]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[8]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[9]                                                                      ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[0]                                                                              ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[1]                                                                              ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[2]                                                                              ;
; 9999.756 ; 9999.972     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[3]                                                                              ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[0]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[10]                                                                          ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[11]                                                                          ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[12]                                                                          ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[13]                                                                          ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[14]                                                                          ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[15]                                                                          ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[1]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[2]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[3]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[4]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[5]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[6]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[7]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[8]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[9]                                                                           ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[0]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[10]                                                                     ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[11]                                                                     ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[12]                                                                     ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[13]                                                                     ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[14]                                                                     ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[15]                                                                     ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[1]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[2]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[3]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[4]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[5]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[6]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[7]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[8]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[9]                                                                      ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[0]                                                                              ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[1]                                                                              ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[2]                                                                              ;
; 9999.843 ; 10000.027    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[3]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont                                                                               ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[0]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[1]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[2]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[0]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[1]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[2]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[0]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[1]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[2]                                                                              ;
; 9999.844 ; 10000.028    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[3]                                                                              ;
; 9999.988 ; 9999.988     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_counter_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9999.988 ; 9999.988     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_counter_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9999.994 ; 9999.994     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont|clk                                                                           ;
; 9999.994 ; 9999.994     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[0]|clk                                                                          ;
; 9999.994 ; 9999.994     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[1]|clk                                                                          ;
; 9999.994 ; 9999.994     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[2]|clk                                                                          ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; hold      ; clkin      ; 7.174 ; 7.609 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clkin      ; 7.742 ; 8.328 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; hold      ; clkin      ; -3.671 ; -4.118 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clkin      ; -3.937 ; -4.424 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; disp1[*]  ; clkin      ; 5.191 ; 5.157 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[0] ; clkin      ; 4.945 ; 4.899 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[1] ; clkin      ; 4.899 ; 4.895 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[2] ; clkin      ; 4.951 ; 4.971 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[3] ; clkin      ; 5.191 ; 5.157 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[4] ; clkin      ; 4.966 ; 4.934 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[5] ; clkin      ; 5.121 ; 5.136 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[6] ; clkin      ; 4.909 ; 4.992 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp2[*]  ; clkin      ; 4.516 ; 4.438 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[0] ; clkin      ; 4.516 ; 4.429 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[1] ; clkin      ; 4.451 ; 4.352 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[2] ; clkin      ; 4.430 ; 4.370 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[3] ; clkin      ; 4.501 ; 4.438 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[4] ; clkin      ; 4.381 ; 4.377 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[5] ; clkin      ; 4.233 ; 4.307 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[6] ; clkin      ; 4.218 ; 4.121 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp3[*]  ; clkin      ; 4.833 ; 4.940 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[0] ; clkin      ; 4.424 ; 4.423 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[1] ; clkin      ; 4.405 ; 4.460 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[2] ; clkin      ; 4.608 ; 4.657 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[3] ; clkin      ; 4.422 ; 4.437 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[4] ; clkin      ; 4.472 ; 4.485 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[5] ; clkin      ; 4.478 ; 4.461 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[6] ; clkin      ; 4.833 ; 4.940 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp4[*]  ; clkin      ; 4.133 ; 4.077 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[0] ; clkin      ; 4.120 ; 4.061 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[1] ; clkin      ; 3.959 ; 3.988 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[2] ; clkin      ; 4.133 ; 3.959 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[3] ; clkin      ; 4.131 ; 4.077 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[4] ; clkin      ; 3.803 ; 3.872 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[5] ; clkin      ; 3.892 ; 3.741 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[6] ; clkin      ; 4.087 ; 3.942 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; disp1[*]  ; clkin      ; 3.864 ; 3.827 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[0] ; clkin      ; 3.912 ; 3.827 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[1] ; clkin      ; 3.908 ; 3.829 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[2] ; clkin      ; 4.041 ; 3.903 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[3] ; clkin      ; 4.149 ; 4.076 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[4] ; clkin      ; 3.943 ; 3.929 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[5] ; clkin      ; 4.139 ; 4.122 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[6] ; clkin      ; 3.864 ; 4.001 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp2[*]  ; clkin      ; 3.376 ; 3.332 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[0] ; clkin      ; 3.663 ; 3.593 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[1] ; clkin      ; 3.641 ; 3.649 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[2] ; clkin      ; 3.667 ; 3.522 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[3] ; clkin      ; 3.650 ; 3.602 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[4] ; clkin      ; 3.595 ; 3.599 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[5] ; clkin      ; 3.605 ; 3.464 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[6] ; clkin      ; 3.376 ; 3.332 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp3[*]  ; clkin      ; 3.603 ; 3.526 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[0] ; clkin      ; 3.603 ; 3.526 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[1] ; clkin      ; 3.635 ; 3.562 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[2] ; clkin      ; 3.924 ; 3.772 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[3] ; clkin      ; 3.613 ; 3.541 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[4] ; clkin      ; 3.662 ; 3.654 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[5] ; clkin      ; 3.657 ; 3.656 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[6] ; clkin      ; 3.934 ; 4.107 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp4[*]  ; clkin      ; 3.076 ; 3.048 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[0] ; clkin      ; 3.385 ; 3.226 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[1] ; clkin      ; 3.270 ; 3.188 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[2] ; clkin      ; 3.343 ; 3.358 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[3] ; clkin      ; 3.313 ; 3.246 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[4] ; clkin      ; 3.199 ; 3.048 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[5] ; clkin      ; 3.076 ; 3.095 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[6] ; clkin      ; 3.246 ; 3.167 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                  ;
+------------+-----------------+--------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note ;
+------------+-----------------+--------------------------------------------------------------+------+
; 140.29 MHz ; 140.29 MHz      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                       ;
+--------------------------------------------------------------+-----------+---------------+
; Clock                                                        ; Slack     ; End Point TNS ;
+--------------------------------------------------------------+-----------+---------------+
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 19992.872 ; 0.000         ;
+--------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+--------------------------------------------------------------+----------+---------------+
; Clock                                                        ; Slack    ; End Point TNS ;
+--------------------------------------------------------------+----------+---------------+
; clkin                                                        ; 9.785    ; 0.000         ;
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 9999.749 ; 0.000         ;
+--------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node ; To Node ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 19992.872 ; cont2[12] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 7.056      ;
; 19992.874 ; cont2[12] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 7.054      ;
; 19992.875 ; cont2[12] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 7.053      ;
; 19992.930 ; cont2[12] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 7.001      ;
; 19992.932 ; cont2[12] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.999      ;
; 19992.933 ; cont2[12] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.998      ;
; 19993.026 ; cont2[13] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.902      ;
; 19993.028 ; cont2[13] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.900      ;
; 19993.029 ; cont2[13] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.899      ;
; 19993.035 ; cont2[3]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.893      ;
; 19993.037 ; cont2[3]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.891      ;
; 19993.038 ; cont2[3]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.890      ;
; 19993.083 ; cont2[1]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.845      ;
; 19993.084 ; cont2[13] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.847      ;
; 19993.085 ; cont2[1]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.843      ;
; 19993.086 ; cont2[13] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.845      ;
; 19993.086 ; cont2[1]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.842      ;
; 19993.087 ; cont2[13] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.844      ;
; 19993.093 ; cont2[3]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.838      ;
; 19993.095 ; cont2[3]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.836      ;
; 19993.096 ; cont2[3]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.835      ;
; 19993.131 ; cont2[5]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.797      ;
; 19993.133 ; cont2[5]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.795      ;
; 19993.134 ; cont2[5]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.794      ;
; 19993.141 ; cont2[1]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.790      ;
; 19993.143 ; cont2[1]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.788      ;
; 19993.144 ; cont2[1]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.787      ;
; 19993.162 ; cont2[15] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.766      ;
; 19993.164 ; cont2[15] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.764      ;
; 19993.165 ; cont2[15] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.763      ;
; 19993.189 ; cont2[5]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.742      ;
; 19993.191 ; cont2[5]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.740      ;
; 19993.192 ; cont2[5]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.739      ;
; 19993.202 ; cont2[9]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.726      ;
; 19993.203 ; cont2[0]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.724      ;
; 19993.204 ; cont2[9]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.724      ;
; 19993.205 ; cont2[9]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.723      ;
; 19993.205 ; cont2[0]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.722      ;
; 19993.206 ; cont2[0]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.721      ;
; 19993.220 ; cont2[15] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.711      ;
; 19993.222 ; cont2[15] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.709      ;
; 19993.223 ; cont2[15] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.708      ;
; 19993.233 ; cont2[4]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.695      ;
; 19993.234 ; cont2[12] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.694      ;
; 19993.235 ; cont2[4]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.693      ;
; 19993.236 ; cont2[4]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.692      ;
; 19993.260 ; cont2[9]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.671      ;
; 19993.261 ; cont2[0]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.669      ;
; 19993.262 ; cont2[9]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.669      ;
; 19993.263 ; cont2[9]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.668      ;
; 19993.263 ; cont2[0]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.667      ;
; 19993.264 ; cont2[0]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.666      ;
; 19993.274 ; cont2[14] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.654      ;
; 19993.276 ; cont2[14] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.652      ;
; 19993.277 ; cont2[14] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.651      ;
; 19993.291 ; cont2[4]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.640      ;
; 19993.293 ; cont2[4]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.638      ;
; 19993.294 ; cont2[4]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.637      ;
; 19993.316 ; cont2[6]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.611      ;
; 19993.318 ; cont2[6]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.609      ;
; 19993.319 ; cont2[6]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.608      ;
; 19993.332 ; cont2[14] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.599      ;
; 19993.334 ; cont2[14] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.597      ;
; 19993.335 ; cont2[14] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.596      ;
; 19993.347 ; cont2[10] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.581      ;
; 19993.349 ; cont2[10] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.579      ;
; 19993.350 ; cont2[10] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.578      ;
; 19993.366 ; cont2[6]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.564      ;
; 19993.368 ; cont2[6]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.562      ;
; 19993.369 ; cont2[6]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.561      ;
; 19993.388 ; cont2[13] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.540      ;
; 19993.397 ; cont2[3]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.531      ;
; 19993.405 ; cont2[10] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.526      ;
; 19993.407 ; cont2[10] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.524      ;
; 19993.408 ; cont2[10] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.064     ; 6.523      ;
; 19993.428 ; cont2[8]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.499      ;
; 19993.429 ; cont2[2]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.498      ;
; 19993.430 ; cont2[8]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.497      ;
; 19993.431 ; cont2[2]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.496      ;
; 19993.431 ; cont2[8]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.496      ;
; 19993.432 ; cont2[2]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.495      ;
; 19993.445 ; cont2[1]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.483      ;
; 19993.479 ; cont2[2]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.451      ;
; 19993.481 ; cont2[2]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.449      ;
; 19993.482 ; cont2[2]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.448      ;
; 19993.486 ; cont2[8]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.444      ;
; 19993.488 ; cont2[8]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.442      ;
; 19993.489 ; cont2[8]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.441      ;
; 19993.493 ; cont2[5]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.435      ;
; 19993.510 ; cont2[7]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.417      ;
; 19993.512 ; cont2[7]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.415      ;
; 19993.513 ; cont2[7]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.414      ;
; 19993.524 ; cont2[15] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.404      ;
; 19993.546 ; cont2[12] ; ds[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.384      ;
; 19993.560 ; cont2[7]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.370      ;
; 19993.562 ; cont2[7]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.368      ;
; 19993.563 ; cont2[7]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.367      ;
; 19993.564 ; cont2[9]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.067     ; 6.364      ;
; 19993.565 ; cont2[0]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.068     ; 6.362      ;
; 19993.584 ; cont2[12] ; ds[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.065     ; 6.346      ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; dm[1]          ; dm[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; dm[2]          ; dm[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; dm[0]          ; dm[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; ds[0]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; ds[1]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; ds[2]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; us[3]          ; us[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cont           ; cont           ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.509 ; cronometro[13] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; cronometro[3]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; cronometro[11] ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; cronometro[5]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; cronometro[1]  ; cronometro[1]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; cont2[13]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; cont2[3]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.513 ; cont2[15]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; cont2[5]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; cont2[1]       ; cont2[1]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; cronometro[7]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; cronometro[2]  ; cronometro[2]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; cronometro[12] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; cont2[9]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; cronometro[10] ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; cont2[14]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; cont2[12]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; cont2[4]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; cont2[10]      ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.659 ; ds[2]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.857      ;
; 0.739 ; us[1]          ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.937      ;
; 0.755 ; cronometro[11] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; cronometro[1]  ; cronometro[2]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; cont2[13]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.756 ; cont2[3]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.760 ; cont2[9]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.763 ; cronometro[2]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; cronometro[12] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; cronometro[10] ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; cont2[12]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; cont2[14]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; cont2[4]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.772 ; cronometro[10] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; cont2[12]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.971      ;
; 0.774 ; cont2[10]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.783 ; ds[2]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.981      ;
; 0.795 ; us[3]          ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.993      ;
; 0.796 ; us[3]          ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.994      ;
; 0.805 ; ds[0]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.003      ;
; 0.814 ; um[0]          ; um[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.012      ;
; 0.814 ; ds[0]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.012      ;
; 0.815 ; ds[1]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.013      ;
; 0.818 ; us[0]          ; us[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.016      ;
; 0.843 ; cronometro[3]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; cronometro[5]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; cronometro[11] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; cronometro[1]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.845 ; cont           ; us[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.845 ; cont2[13]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.845 ; cont2[3]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.847 ; cont2[1]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.045      ;
; 0.854 ; cont2[1]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.052      ;
; 0.855 ; cronometro[7]  ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; cont2[9]       ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.858 ; um[0]          ; um[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.056      ;
; 0.859 ; cronometro[2]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.861 ; cronometro[10] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.862 ; cont2[12]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; um[0]          ; um[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.863 ; cont2[10]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.870 ; cont2[10]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.886 ; um[3]          ; um[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.084      ;
; 0.895 ; cont2[11]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.093      ;
; 0.912 ; cont           ; us[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.110      ;
; 0.920 ; cont2[0]       ; cont2[1]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.118      ;
; 0.923 ; cont2[8]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.121      ;
; 0.923 ; cont2[2]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.121      ;
; 0.926 ; cont2[11]      ; cont2[6]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.125      ;
; 0.929 ; cont2[11]      ; cont2[7]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.128      ;
; 0.930 ; cont2[8]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.128      ;
; 0.931 ; us[1]          ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.129      ;
; 0.932 ; cont2[11]      ; cont2[0]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.131      ;
; 0.932 ; cont2[2]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.130      ;
; 0.933 ; cont           ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.131      ;
; 0.939 ; cronometro[3]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.138      ;
; 0.941 ; cronometro[1]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.140      ;
; 0.942 ; cont2[5]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.140      ;
; 0.943 ; cont2[1]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.141      ;
; 0.944 ; cronometro[7]  ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.944 ; cont           ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.142      ;
; 0.945 ; cont2[9]       ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.947 ; cronometro[5]  ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.146      ;
; 0.947 ; um[0]          ; um[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.145      ;
; 0.949 ; cont2[5]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.147      ;
; 0.950 ; dm[0]          ; dm[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.149      ;
; 0.951 ; cronometro[7]  ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.952 ; cont2[9]       ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.150      ;
; 0.954 ; dm[0]          ; dm[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.153      ;
; 0.955 ; cronometro[2]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.154      ;
; 0.958 ; cont2[4]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.156      ;
; 0.959 ; cont2[10]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.157      ;
; 0.964 ; ds[1]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.162      ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                          ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                          ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                          ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                             ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+
; 9999.749 ; 9999.965     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[0]                                                                              ;
; 9999.749 ; 9999.965     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[1]                                                                              ;
; 9999.749 ; 9999.965     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[2]                                                                              ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont                                                                               ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[0]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[10]                                                                     ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[11]                                                                     ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[12]                                                                     ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[13]                                                                     ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[14]                                                                     ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[15]                                                                     ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[1]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[2]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[3]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[4]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[5]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[6]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[7]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[8]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[9]                                                                      ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[0]                                                                              ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[1]                                                                              ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[2]                                                                              ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[0]                                                                              ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[1]                                                                              ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[2]                                                                              ;
; 9999.750 ; 9999.966     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[3]                                                                              ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[0]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[10]                                                                          ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[11]                                                                          ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[12]                                                                          ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[13]                                                                          ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[14]                                                                          ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[15]                                                                          ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[1]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[2]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[3]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[4]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[5]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[6]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[7]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[8]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[9]                                                                           ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[0]                                                                              ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[1]                                                                              ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[2]                                                                              ;
; 9999.751 ; 9999.967     ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[3]                                                                              ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[0]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[10]                                                                          ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[11]                                                                          ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[12]                                                                          ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[13]                                                                          ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[14]                                                                          ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[15]                                                                          ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[1]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[2]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[3]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[4]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[5]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[6]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[7]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[8]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[9]                                                                           ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[10]                                                                     ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[11]                                                                     ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[12]                                                                     ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[13]                                                                     ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[1]                                                                      ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[2]                                                                      ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[3]                                                                      ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[5]                                                                      ;
; 9999.848 ; 10000.032    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[7]                                                                      ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont                                                                               ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[0]                                                                      ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[14]                                                                     ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[15]                                                                     ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[4]                                                                      ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[6]                                                                      ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[8]                                                                      ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[9]                                                                      ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[0]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[1]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[2]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[0]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[1]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[2]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[3]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[0]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[1]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[2]                                                                              ;
; 9999.849 ; 10000.033    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[3]                                                                              ;
; 9999.850 ; 10000.034    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[0]                                                                              ;
; 9999.850 ; 10000.034    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[1]                                                                              ;
; 9999.850 ; 10000.034    ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[2]                                                                              ;
; 9999.986 ; 9999.986     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_counter_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 9999.986 ; 9999.986     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; pll_counter_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 9999.989 ; 9999.989     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[0]|clk                                                                          ;
; 9999.989 ; 9999.989     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[1]|clk                                                                          ;
; 9999.989 ; 9999.989     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[2]|clk                                                                          ;
; 9999.990 ; 9999.990     ; 0.000          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont|clk                                                                           ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; hold      ; clkin      ; 6.294 ; 6.646 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clkin      ; 6.815 ; 7.283 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; hold      ; clkin      ; -3.168 ; -3.529 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clkin      ; -3.405 ; -3.791 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; disp1[*]  ; clkin      ; 4.992 ; 4.910 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[0] ; clkin      ; 4.763 ; 4.691 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[1] ; clkin      ; 4.735 ; 4.678 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[2] ; clkin      ; 4.802 ; 4.741 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[3] ; clkin      ; 4.992 ; 4.910 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[4] ; clkin      ; 4.782 ; 4.714 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[5] ; clkin      ; 4.962 ; 4.891 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[6] ; clkin      ; 4.690 ; 4.804 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp2[*]  ; clkin      ; 4.407 ; 4.312 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[0] ; clkin      ; 4.407 ; 4.312 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[1] ; clkin      ; 4.348 ; 4.246 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[2] ; clkin      ; 4.324 ; 4.249 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[3] ; clkin      ; 4.401 ; 4.304 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[4] ; clkin      ; 4.288 ; 4.264 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[5] ; clkin      ; 4.147 ; 4.184 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[6] ; clkin      ; 4.128 ; 4.013 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp3[*]  ; clkin      ; 4.611 ; 4.747 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[0] ; clkin      ; 4.291 ; 4.245 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[1] ; clkin      ; 4.293 ; 4.278 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[2] ; clkin      ; 4.506 ; 4.473 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[3] ; clkin      ; 4.300 ; 4.257 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[4] ; clkin      ; 4.351 ; 4.303 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[5] ; clkin      ; 4.320 ; 4.288 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[6] ; clkin      ; 4.611 ; 4.747 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp4[*]  ; clkin      ; 4.053 ; 3.990 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[0] ; clkin      ; 4.038 ; 3.970 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[1] ; clkin      ; 3.887 ; 3.891 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[2] ; clkin      ; 4.048 ; 3.875 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[3] ; clkin      ; 4.053 ; 3.990 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[4] ; clkin      ; 3.745 ; 3.798 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[5] ; clkin      ; 3.830 ; 3.669 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[6] ; clkin      ; 4.005 ; 3.856 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; disp1[*]  ; clkin      ; 3.818 ; 3.786 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[0] ; clkin      ; 3.897 ; 3.790 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[1] ; clkin      ; 3.900 ; 3.786 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[2] ; clkin      ; 3.993 ; 3.848 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[3] ; clkin      ; 4.121 ; 4.005 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[4] ; clkin      ; 3.929 ; 3.854 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[5] ; clkin      ; 4.110 ; 4.024 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[6] ; clkin      ; 3.818 ; 3.959 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp2[*]  ; clkin      ; 3.385 ; 3.318 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[0] ; clkin      ; 3.653 ; 3.576 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[1] ; clkin      ; 3.633 ; 3.617 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[2] ; clkin      ; 3.648 ; 3.493 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[3] ; clkin      ; 3.647 ; 3.567 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[4] ; clkin      ; 3.593 ; 3.575 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[5] ; clkin      ; 3.584 ; 3.435 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[6] ; clkin      ; 3.385 ; 3.318 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp3[*]  ; clkin      ; 3.618 ; 3.524 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[0] ; clkin      ; 3.618 ; 3.524 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[1] ; clkin      ; 3.645 ; 3.555 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[2] ; clkin      ; 3.879 ; 3.751 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[3] ; clkin      ; 3.621 ; 3.533 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[4] ; clkin      ; 3.673 ; 3.605 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[5] ; clkin      ; 3.667 ; 3.601 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[6] ; clkin      ; 3.888 ; 4.045 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp4[*]  ; clkin      ; 3.107 ; 3.077 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[0] ; clkin      ; 3.391 ; 3.239 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[1] ; clkin      ; 3.288 ; 3.185 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[2] ; clkin      ; 3.360 ; 3.355 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[3] ; clkin      ; 3.337 ; 3.261 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[4] ; clkin      ; 3.219 ; 3.077 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[5] ; clkin      ; 3.107 ; 3.104 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[6] ; clkin      ; 3.266 ; 3.175 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                       ;
+--------------------------------------------------------------+-----------+---------------+
; Clock                                                        ; Slack     ; End Point TNS ;
+--------------------------------------------------------------+-----------+---------------+
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 19995.275 ; 0.000         ;
+--------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                    ;
+--------------------------------------------------------------+-------+---------------+
; Clock                                                        ; Slack ; End Point TNS ;
+--------------------------------------------------------------+-------+---------------+
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+--------------------------------------------------------------+----------+---------------+
; Clock                                                        ; Slack    ; End Point TNS ;
+--------------------------------------------------------------+----------+---------------+
; clkin                                                        ; 9.585    ; 0.000         ;
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 9999.785 ; 0.000         ;
+--------------------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                             ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node ; To Node ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 19995.275 ; cont2[12] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.667      ;
; 19995.276 ; cont2[12] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.666      ;
; 19995.276 ; cont2[12] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.666      ;
; 19995.329 ; cont2[12] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.614      ;
; 19995.329 ; cont2[12] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.614      ;
; 19995.329 ; cont2[12] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.614      ;
; 19995.367 ; cont2[13] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.575      ;
; 19995.368 ; cont2[13] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.574      ;
; 19995.368 ; cont2[13] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.574      ;
; 19995.379 ; cont2[3]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.563      ;
; 19995.380 ; cont2[3]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.562      ;
; 19995.380 ; cont2[3]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.562      ;
; 19995.418 ; cont2[1]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.524      ;
; 19995.419 ; cont2[1]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.523      ;
; 19995.419 ; cont2[1]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.523      ;
; 19995.421 ; cont2[13] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.522      ;
; 19995.421 ; cont2[13] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.522      ;
; 19995.421 ; cont2[13] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.522      ;
; 19995.433 ; cont2[3]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.510      ;
; 19995.433 ; cont2[3]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.510      ;
; 19995.433 ; cont2[3]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.510      ;
; 19995.456 ; cont2[15] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.486      ;
; 19995.457 ; cont2[15] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.485      ;
; 19995.457 ; cont2[15] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.485      ;
; 19995.470 ; cont2[5]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.472      ;
; 19995.471 ; cont2[5]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.471      ;
; 19995.471 ; cont2[5]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.471      ;
; 19995.472 ; cont2[1]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.471      ;
; 19995.472 ; cont2[1]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.471      ;
; 19995.472 ; cont2[1]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.471      ;
; 19995.488 ; cont2[0]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.454      ;
; 19995.489 ; cont2[0]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.453      ;
; 19995.489 ; cont2[0]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.453      ;
; 19995.510 ; cont2[15] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.433      ;
; 19995.510 ; cont2[15] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.433      ;
; 19995.510 ; cont2[15] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.433      ;
; 19995.510 ; cont2[6]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.432      ;
; 19995.511 ; cont2[6]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.431      ;
; 19995.511 ; cont2[6]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.431      ;
; 19995.513 ; cont2[12] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.429      ;
; 19995.523 ; cont2[4]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.419      ;
; 19995.524 ; cont2[9]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.418      ;
; 19995.524 ; cont2[5]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.419      ;
; 19995.524 ; cont2[5]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.419      ;
; 19995.524 ; cont2[5]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.419      ;
; 19995.524 ; cont2[4]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.418      ;
; 19995.524 ; cont2[4]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.418      ;
; 19995.525 ; cont2[14] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.417      ;
; 19995.525 ; cont2[9]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.417      ;
; 19995.525 ; cont2[9]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.417      ;
; 19995.526 ; cont2[14] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.416      ;
; 19995.526 ; cont2[14] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.416      ;
; 19995.542 ; cont2[0]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.401      ;
; 19995.542 ; cont2[0]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.401      ;
; 19995.542 ; cont2[0]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.401      ;
; 19995.564 ; cont2[6]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.379      ;
; 19995.564 ; cont2[6]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.379      ;
; 19995.564 ; cont2[6]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.379      ;
; 19995.570 ; cont2[2]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.372      ;
; 19995.571 ; cont2[2]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.371      ;
; 19995.571 ; cont2[2]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.371      ;
; 19995.577 ; cont2[4]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.366      ;
; 19995.577 ; cont2[4]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.366      ;
; 19995.577 ; cont2[4]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.366      ;
; 19995.578 ; cont2[9]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.365      ;
; 19995.578 ; cont2[9]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.365      ;
; 19995.578 ; cont2[9]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.365      ;
; 19995.578 ; cont2[8]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.364      ;
; 19995.579 ; cont2[14] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.364      ;
; 19995.579 ; cont2[14] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.364      ;
; 19995.579 ; cont2[14] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.364      ;
; 19995.579 ; cont2[8]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.363      ;
; 19995.579 ; cont2[8]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.363      ;
; 19995.605 ; cont2[13] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.337      ;
; 19995.605 ; cont2[10] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.337      ;
; 19995.606 ; cont2[10] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.336      ;
; 19995.606 ; cont2[10] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.336      ;
; 19995.617 ; cont2[3]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.325      ;
; 19995.624 ; cont2[2]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.319      ;
; 19995.624 ; cont2[2]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.319      ;
; 19995.624 ; cont2[2]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.319      ;
; 19995.632 ; cont2[7]  ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.310      ;
; 19995.632 ; cont2[8]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.311      ;
; 19995.632 ; cont2[8]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.311      ;
; 19995.632 ; cont2[8]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.311      ;
; 19995.633 ; cont2[7]  ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.309      ;
; 19995.633 ; cont2[7]  ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.309      ;
; 19995.656 ; cont2[1]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.286      ;
; 19995.659 ; cont2[10] ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.284      ;
; 19995.659 ; cont2[10] ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.284      ;
; 19995.659 ; cont2[10] ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.284      ;
; 19995.686 ; cont2[7]  ; dm[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.257      ;
; 19995.686 ; cont2[7]  ; dm[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.257      ;
; 19995.686 ; cont2[7]  ; dm[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.044     ; 4.257      ;
; 19995.694 ; cont2[15] ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.248      ;
; 19995.702 ; cont2[11] ; um[1]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.240      ;
; 19995.703 ; cont2[11] ; um[2]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.239      ;
; 19995.703 ; cont2[11] ; um[3]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.239      ;
; 19995.708 ; cont2[5]  ; um[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.045     ; 4.234      ;
; 19995.721 ; cont2[12] ; ds[0]   ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 20000.000    ; -0.048     ; 4.218      ;
+-----------+-----------+---------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node      ; To Node        ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.187 ; dm[1]          ; dm[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dm[2]          ; dm[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; dm[0]          ; dm[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ds[0]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ds[1]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ds[2]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; us[3]          ; us[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; cont           ; cont           ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.303 ; cronometro[13] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; cronometro[11] ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cronometro[5]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cronometro[3]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cronometro[1]  ; cronometro[1]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; cronometro[7]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cont2[15]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; cont2[13]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; cont2[3]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; cronometro[12] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cronometro[2]  ; cronometro[2]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cont2[5]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; cont2[1]       ; cont2[1]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; cronometro[10] ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cont2[9]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; cont2[14]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; cont2[12]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; cont2[10]      ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; cont2[4]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.387 ; ds[2]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.506      ;
; 0.432 ; us[1]          ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.450 ; ds[2]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.453 ; cronometro[11] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; cronometro[1]  ; cronometro[2]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; cont2[13]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; cont2[3]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.456 ; cont2[9]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.464 ; cronometro[12] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; cronometro[2]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; cronometro[10] ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; cont2[14]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; cont2[12]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; cont2[4]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.468 ; cronometro[10] ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; cont2[10]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; cont2[12]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.475 ; us[3]          ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.476 ; us[3]          ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.483 ; um[0]          ; um[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.602      ;
; 0.485 ; us[0]          ; us[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.604      ;
; 0.486 ; ds[0]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.605      ;
; 0.489 ; ds[1]          ; ds[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.608      ;
; 0.496 ; ds[0]          ; ds[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.615      ;
; 0.500 ; cont           ; us[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.619      ;
; 0.509 ; um[0]          ; um[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.628      ;
; 0.510 ; um[0]          ; um[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.629      ;
; 0.516 ; cronometro[3]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; cronometro[5]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; cronometro[11] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; cronometro[1]  ; cronometro[3]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; cont2[13]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.517 ; cont2[3]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.636      ;
; 0.518 ; cont2[1]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.637      ;
; 0.520 ; cronometro[7]  ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; cont2[1]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; cont2[9]       ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.524 ; cont2[11]      ; cont2[12]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.643      ;
; 0.530 ; um[3]          ; um[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.649      ;
; 0.530 ; cronometro[2]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; cronometro[10] ; cronometro[13] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; cont2[10]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; cont2[12]      ; cont2[15]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.535 ; cont           ; us[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; cont2[10]      ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.543 ; cont2[0]       ; cont2[1]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.545 ; cont2[8]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.664      ;
; 0.546 ; cont2[2]       ; cont2[3]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.665      ;
; 0.547 ; cont2[11]      ; cont2[6]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.548 ; cont2[8]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.667      ;
; 0.549 ; cont2[2]       ; cont2[4]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.668      ;
; 0.550 ; cont2[11]      ; cont2[7]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.669      ;
; 0.551 ; cont           ; us[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.670      ;
; 0.553 ; cont2[11]      ; cont2[0]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.672      ;
; 0.557 ; us[1]          ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.676      ;
; 0.561 ; cont           ; us[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.680      ;
; 0.562 ; um[0]          ; um[3]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.681      ;
; 0.567 ; ds[1]          ; ds[0]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.686      ;
; 0.571 ; dm[0]          ; dm[1]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.577 ; dm[0]          ; dm[2]          ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.582 ; cronometro[3]  ; cronometro[7]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; cronometro[1]  ; cronometro[5]  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; cronometro[7]  ; cronometro[11] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; cont2[1]       ; cont2[5]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; cont2[5]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.703      ;
; 0.585 ; cronometro[5]  ; cronometro[10] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; cont2[9]       ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; cont2[7]       ; cont2[9]       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.586 ; cronometro[7]  ; cronometro[12] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.706      ;
; 0.587 ; cont2[11]      ; cont2[13]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; cont2[5]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.706      ;
; 0.588 ; cont2[9]       ; cont2[14]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; cont2[7]       ; cont2[10]      ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
+-------+----------------+----------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clkin'                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|o                                                          ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|i                                                          ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clkin ; Rise       ; clkin~input|i                                                          ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; clkin~input|o                                                          ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clkin ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clkin ; Rise       ; clkin                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]'                                                 ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target         ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------+
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont           ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[0]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[10]      ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[11]      ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[12]      ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[13]      ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[14]      ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[15]      ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[1]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[2]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[3]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[4]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[5]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[6]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[7]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[8]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[9]       ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[0]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[10] ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[11] ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[12] ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[13] ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[14] ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[15] ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[1]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[2]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[3]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[4]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[5]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[6]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[7]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[8]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[9]  ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[0]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[1]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[2]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[0]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[1]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[2]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[3]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[0]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[1]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[2]          ;
; 9999.785 ; 10000.001    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[3]          ;
; 9999.786 ; 10000.002    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[0]          ;
; 9999.786 ; 10000.002    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[1]          ;
; 9999.786 ; 10000.002    ; 0.216          ; High Pulse Width ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[2]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont           ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[0]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[10]      ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[11]      ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[12]      ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[13]      ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[14]      ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[15]      ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[1]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[2]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[3]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[4]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[5]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[6]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[7]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[8]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[9]       ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[0]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[1]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; ds[2]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[0]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[1]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[2]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; um[3]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[0]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[1]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[2]          ;
; 9999.812 ; 9999.996     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; us[3]          ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[0]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[10] ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[11] ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[12] ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[13] ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[14] ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[15] ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[1]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[2]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[3]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[4]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[5]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[6]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[7]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[8]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cronometro[9]  ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[0]          ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[1]          ;
; 9999.813 ; 9999.997     ; 0.184          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; dm[2]          ;
; 9999.992 ; 9999.992     ; 0.000          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[0]|clk   ;
; 9999.992 ; 9999.992     ; 0.000          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[10]|clk  ;
; 9999.992 ; 9999.992     ; 0.000          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[11]|clk  ;
; 9999.992 ; 9999.992     ; 0.000          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[12]|clk  ;
; 9999.992 ; 9999.992     ; 0.000          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[13]|clk  ;
; 9999.992 ; 9999.992     ; 0.000          ; Low Pulse Width  ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; cont2[14]|clk  ;
+----------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; hold      ; clkin      ; 4.180 ; 4.788 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clkin      ; 4.470 ; 5.180 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; hold      ; clkin      ; -2.123 ; -2.735 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clkin      ; -2.270 ; -2.912 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; disp1[*]  ; clkin      ; 3.065 ; 3.114 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[0] ; clkin      ; 2.922 ; 2.965 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[1] ; clkin      ; 2.896 ; 2.955 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[2] ; clkin      ; 2.840 ; 3.006 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[3] ; clkin      ; 3.065 ; 3.114 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[4] ; clkin      ; 2.948 ; 2.986 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[5] ; clkin      ; 2.995 ; 3.091 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[6] ; clkin      ; 2.966 ; 2.958 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp2[*]  ; clkin      ; 2.659 ; 2.710 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[0] ; clkin      ; 2.655 ; 2.710 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[1] ; clkin      ; 2.613 ; 2.660 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[2] ; clkin      ; 2.612 ; 2.653 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[3] ; clkin      ; 2.659 ; 2.709 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[4] ; clkin      ; 2.589 ; 2.686 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[5] ; clkin      ; 2.472 ; 2.597 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[6] ; clkin      ; 2.496 ; 2.509 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp3[*]  ; clkin      ; 2.915 ; 2.896 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[0] ; clkin      ; 2.623 ; 2.655 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[1] ; clkin      ; 2.627 ; 2.685 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[2] ; clkin      ; 2.664 ; 2.820 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[3] ; clkin      ; 2.628 ; 2.659 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[4] ; clkin      ; 2.669 ; 2.702 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[5] ; clkin      ; 2.656 ; 2.699 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[6] ; clkin      ; 2.915 ; 2.896 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp4[*]  ; clkin      ; 2.451 ; 2.484 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[0] ; clkin      ; 2.445 ; 2.475 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[1] ; clkin      ; 2.306 ; 2.409 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[2] ; clkin      ; 2.447 ; 2.407 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[3] ; clkin      ; 2.451 ; 2.484 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[4] ; clkin      ; 2.240 ; 2.351 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[5] ; clkin      ; 2.304 ; 2.258 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[6] ; clkin      ; 2.396 ; 2.383 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; disp1[*]  ; clkin      ; 2.251 ; 2.276 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[0] ; clkin      ; 2.251 ; 2.280 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[1] ; clkin      ; 2.252 ; 2.276 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[2] ; clkin      ; 2.397 ; 2.325 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[3] ; clkin      ; 2.396 ; 2.430 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[4] ; clkin      ; 2.284 ; 2.403 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[5] ; clkin      ; 2.378 ; 2.504 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[6] ; clkin      ; 2.302 ; 2.379 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp2[*]  ; clkin      ; 1.993 ; 2.040 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[0] ; clkin      ; 2.145 ; 2.217 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[1] ; clkin      ; 2.128 ; 2.244 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[2] ; clkin      ; 2.154 ; 2.158 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[3] ; clkin      ; 2.148 ; 2.216 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[4] ; clkin      ; 2.117 ; 2.226 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[5] ; clkin      ; 2.107 ; 2.106 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[6] ; clkin      ; 1.993 ; 2.040 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp3[*]  ; clkin      ; 2.097 ; 2.106 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[0] ; clkin      ; 2.097 ; 2.106 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[1] ; clkin      ; 2.124 ; 2.135 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[2] ; clkin      ; 2.299 ; 2.270 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[3] ; clkin      ; 2.101 ; 2.114 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[4] ; clkin      ; 2.141 ; 2.236 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[5] ; clkin      ; 2.144 ; 2.211 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[6] ; clkin      ; 2.366 ; 2.389 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp4[*]  ; clkin      ; 1.812 ; 1.870 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[0] ; clkin      ; 2.005 ; 1.980 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[1] ; clkin      ; 1.904 ; 1.934 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[2] ; clkin      ; 1.979 ; 2.062 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[3] ; clkin      ; 1.963 ; 1.998 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[4] ; clkin      ; 1.891 ; 1.870 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[5] ; clkin      ; 1.812 ; 1.885 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[6] ; clkin      ; 1.895 ; 1.924 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+---------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                         ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                              ; 19992.035 ; 0.187 ; N/A      ; N/A     ; 9.585               ;
;  clkin                                                        ; N/A       ; N/A   ; N/A      ; N/A     ; 9.585               ;
;  pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 19992.035 ; 0.187 ; N/A      ; N/A     ; 9999.749            ;
; Design-wide TNS                                               ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clkin                                                        ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; hold      ; clkin      ; 7.174 ; 7.609 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clkin      ; 7.742 ; 8.328 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; hold      ; clkin      ; -2.123 ; -2.735 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; reset     ; clkin      ; -2.270 ; -2.912 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; disp1[*]  ; clkin      ; 5.191 ; 5.157 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[0] ; clkin      ; 4.945 ; 4.899 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[1] ; clkin      ; 4.899 ; 4.895 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[2] ; clkin      ; 4.951 ; 4.971 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[3] ; clkin      ; 5.191 ; 5.157 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[4] ; clkin      ; 4.966 ; 4.934 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[5] ; clkin      ; 5.121 ; 5.136 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[6] ; clkin      ; 4.909 ; 4.992 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp2[*]  ; clkin      ; 4.516 ; 4.438 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[0] ; clkin      ; 4.516 ; 4.429 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[1] ; clkin      ; 4.451 ; 4.352 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[2] ; clkin      ; 4.430 ; 4.370 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[3] ; clkin      ; 4.501 ; 4.438 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[4] ; clkin      ; 4.381 ; 4.377 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[5] ; clkin      ; 4.233 ; 4.307 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[6] ; clkin      ; 4.218 ; 4.121 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp3[*]  ; clkin      ; 4.833 ; 4.940 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[0] ; clkin      ; 4.424 ; 4.423 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[1] ; clkin      ; 4.405 ; 4.460 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[2] ; clkin      ; 4.608 ; 4.657 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[3] ; clkin      ; 4.422 ; 4.437 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[4] ; clkin      ; 4.472 ; 4.485 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[5] ; clkin      ; 4.478 ; 4.461 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[6] ; clkin      ; 4.833 ; 4.940 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp4[*]  ; clkin      ; 4.133 ; 4.077 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[0] ; clkin      ; 4.120 ; 4.061 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[1] ; clkin      ; 3.959 ; 3.988 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[2] ; clkin      ; 4.133 ; 3.959 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[3] ; clkin      ; 4.131 ; 4.077 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[4] ; clkin      ; 3.803 ; 3.872 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[5] ; clkin      ; 3.892 ; 3.741 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[6] ; clkin      ; 4.087 ; 3.942 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; disp1[*]  ; clkin      ; 2.251 ; 2.276 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[0] ; clkin      ; 2.251 ; 2.280 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[1] ; clkin      ; 2.252 ; 2.276 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[2] ; clkin      ; 2.397 ; 2.325 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[3] ; clkin      ; 2.396 ; 2.430 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[4] ; clkin      ; 2.284 ; 2.403 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[5] ; clkin      ; 2.378 ; 2.504 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp1[6] ; clkin      ; 2.302 ; 2.379 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp2[*]  ; clkin      ; 1.993 ; 2.040 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[0] ; clkin      ; 2.145 ; 2.217 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[1] ; clkin      ; 2.128 ; 2.244 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[2] ; clkin      ; 2.154 ; 2.158 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[3] ; clkin      ; 2.148 ; 2.216 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[4] ; clkin      ; 2.117 ; 2.226 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[5] ; clkin      ; 2.107 ; 2.106 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp2[6] ; clkin      ; 1.993 ; 2.040 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp3[*]  ; clkin      ; 2.097 ; 2.106 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[0] ; clkin      ; 2.097 ; 2.106 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[1] ; clkin      ; 2.124 ; 2.135 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[2] ; clkin      ; 2.299 ; 2.270 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[3] ; clkin      ; 2.101 ; 2.114 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[4] ; clkin      ; 2.141 ; 2.236 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[5] ; clkin      ; 2.144 ; 2.211 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp3[6] ; clkin      ; 2.366 ; 2.389 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
; disp4[*]  ; clkin      ; 1.812 ; 1.870 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[0] ; clkin      ; 2.005 ; 1.980 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[1] ; clkin      ; 1.904 ; 1.934 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[2] ; clkin      ; 1.979 ; 2.062 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[3] ; clkin      ; 1.963 ; 1.998 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[4] ; clkin      ; 1.891 ; 1.870 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[5] ; clkin      ; 1.812 ; 1.885 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  disp4[6] ; clkin      ; 1.895 ; 1.924 ; Rise       ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; disp1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; disp4[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; hold                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkin                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; disp1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; disp4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; disp1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp4[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp4[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp4[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp4[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp4[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp4[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; disp4[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 1925     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] ; 1925     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 62    ; 62   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 98    ; 98   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 07 18:23:24 2023
Info: Command: quartus_sta cronometro_prj -c cronometro
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cronometro.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clkin clkin
    Info (332110): create_generated_clock -source {pll_counter_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_counter_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 19992.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 19992.035               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.825               0.000 clkin 
    Info (332119):  9999.755               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 19992.872
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 19992.872               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.785               0.000 clkin 
    Info (332119):  9999.749               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 19995.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 19995.275               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 clkin 
    Info (332119):  9999.785               0.000 pll_counter_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Thu Dec 07 18:23:29 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


