

================================================================
== Vivado HLS Report for 'yolo_acc_top'
================================================================
* Date:           Sat Jul 20 20:16:44 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        yolo_acc_fp_2019_64
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.632|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  692237|  692237|  692237|  692237|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |       4|       4|         1|          1|          1|       4|    yes   |
        |- Loop 2  |  692228|  692228|         6|          1|          1|  692224|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 6, States = { 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %outStream_V_data), !map !156"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_b_V_data), !map !171"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_a_V_data), !map !184"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%bias_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %bias_en_V)"   --->   Operation 15 'read' 'bias_en_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%leaky_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %leaky_V)"   --->   Operation 16 'read' 'leaky_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%fold_input_ch_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %fold_input_ch_V)"   --->   Operation 17 'read' 'fold_input_ch_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%input_w_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %input_w_V)"   --->   Operation 18 'read' 'input_w_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%input_h_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %input_h_V)"   --->   Operation 19 'read' 'input_h_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_keep_V), !map !197"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_strb_V), !map !201"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_a_V_user_V), !map !205"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_a_V_last_V), !map !209"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_a_V_id_V), !map !213"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_a_V_dest_V), !map !217"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_keep_V), !map !221"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_strb_V), !map !225"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_b_V_user_V), !map !229"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_b_V_last_V), !map !233"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_b_V_id_V), !map !237"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_b_V_dest_V), !map !241"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_keep_V), !map !245"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_strb_V), !map !249"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !253"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !257"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !261"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !265"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9 %input_h_V), !map !269"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i9 %input_w_V), !map !275"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %fold_input_ch_V), !map !279"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %leaky_V), !map !283"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %bias_en_V), !map !287"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @yolo_acc_top_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V = alloca [16 x i16], align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:20]   --->   Operation 44 'alloca' 'kernel_bias_fp_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V = alloca [16 x i16], align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:20]   --->   Operation 45 'alloca' 'kernel_bias_fp_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %bias_en_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:10]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %leaky_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:11]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4 %fold_input_ch_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:12]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9 %input_w_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:13]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9 %input_h_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:14]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:15]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:16]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:17]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:18]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.76ns)   --->   "br label %1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %0 ], [ %i_V, %hls_label_0_end ]"   --->   Operation 56 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %t_V, %fold_input_ch_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 57 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.73ns)   --->   "%i_V = add i4 %t_V, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 58 'add' 'i_V' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader.preheader, label %hls_label_0_begin" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:24]   --->   Operation 60 'specregionbegin' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 4, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:25]   --->   Operation 61 'speclooptripcount' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:26]   --->   Operation 62 'specpipeline' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %bias_en_V_read, label %branch14, label %hls_label_0_end" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:27]   --->   Operation 63 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 64 'read' 'empty' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_data = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 65 'extractvalue' 'tmp_data' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i64 %tmp_data to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 66 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_1_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 67 'partselect' 'tmp_data_sub_data_1_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_2_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 68 'partselect' 'tmp_data_sub_data_2_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_data_sub_data_3_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30]   --->   Operation 69 'partselect' 'tmp_data_sub_data_3_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %t_V, i1 false)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:31]   --->   Operation 70 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %tmp_1 to i64" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:31]   --->   Operation 71 'zext' 'zext_ln203' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V_s = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln203" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:31]   --->   Operation 72 'getelementptr' 'kernel_bias_fp_0_V_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (2.32ns)   --->   "store i16 %trunc_ln203, i16* %kernel_bias_fp_0_V_s, align 8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:31]   --->   Operation 73 'store' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V_s = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln203" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:32]   --->   Operation 74 'getelementptr' 'kernel_bias_fp_1_V_s' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.32ns)   --->   "store i16 %tmp_data_sub_data_1_s, i16* %kernel_bias_fp_1_V_s, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:32]   --->   Operation 75 'store' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln203 = or i5 %tmp_1, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:33]   --->   Operation 76 'or' 'or_ln203' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %or_ln203 to i64" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:33]   --->   Operation 77 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V_1 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln203_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:33]   --->   Operation 78 'getelementptr' 'kernel_bias_fp_0_V_1' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.32ns)   --->   "store i16 %tmp_data_sub_data_2_s, i16* %kernel_bias_fp_0_V_1, align 4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:33]   --->   Operation 79 'store' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V_1 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln203_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:34]   --->   Operation 80 'getelementptr' 'kernel_bias_fp_1_V_1' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "store i16 %tmp_data_sub_data_3_s, i16* %kernel_bias_fp_1_V_1, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:34]   --->   Operation 81 'store' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:35]   --->   Operation 82 'br' <Predicate = (!icmp_ln23 & bias_en_V_read)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:36]   --->   Operation 83 'specregionend' 'empty_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "br label %1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:23]   --->   Operation 84 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1354_2 = zext i9 %input_w_V_read to i13" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 85 'zext' 'zext_ln1354_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln1354_3 = zext i4 %fold_input_ch_V_read to i13" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 86 'zext' 'zext_ln1354_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (4.35ns)   --->   "%mul_ln1354 = mul i13 %zext_ln1354_3, %zext_ln1354_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 87 'mul' 'mul_ln1354' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln1354 = zext i9 %input_w_V_read to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 88 'zext' 'zext_ln1354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.82ns)   --->   "%add_ln1354 = add i10 %zext_ln1354, -1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 89 'add' 'add_ln1354' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln1354_1 = zext i9 %input_h_V_read to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:75]   --->   Operation 90 'zext' 'zext_ln1354_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.82ns)   --->   "%add_ln1354_1 = add i10 %zext_ln1354_1, -1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:75]   --->   Operation 91 'add' 'add_ln1354_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln1354_4 = zext i9 %input_h_V_read to i22" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 92 'zext' 'zext_ln1354_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln1354_5 = zext i13 %mul_ln1354 to i22" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 93 'zext' 'zext_ln1354_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1354_1 = mul i22 %zext_ln1354_5, %zext_ln1354_4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:74]   --->   Operation 94 'mul' 'mul_ln1354_1' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (1.77ns)   --->   "%icmp_ln73_3 = icmp ne i10 %add_ln1354, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 95 'icmp' 'icmp_ln73_3' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.30ns)   --->   "%icmp_ln46 = icmp eq i4 %fold_input_ch_V_read, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 96 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.76ns)   --->   "br label %2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 97 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.63>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i22 [ 0, %.preheader.preheader ], [ %add_ln40, %hls_label_3 ]" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 98 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%i_op_assign = phi i9 [ 0, %.preheader.preheader ], [ %select_ln40, %hls_label_3 ]" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 99 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %.preheader.preheader ], [ %select_ln43_1, %hls_label_3 ]" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 100 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i9 [ 0, %.preheader.preheader ], [ %select_ln43, %hls_label_3 ]" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 101 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i4 [ 0, %.preheader.preheader ], [ %input_ch_idx, %hls_label_3 ]"   --->   Operation 102 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %i_op_assign to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 103 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (1.77ns)   --->   "%icmp_ln73_2 = icmp ne i10 %zext_ln43, %add_ln1354_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 104 'icmp' 'icmp_ln73_2' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i9 %i_op_assign_1 to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 105 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.77ns)   --->   "%icmp_ln73_1 = icmp ne i10 %zext_ln46, %add_ln1354" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 106 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.97ns)   --->   "%or_ln73 = or i1 %icmp_ln73_1, %icmp_ln73_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 107 'or' 'or_ln73' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.44ns)   --->   "%icmp_ln40 = icmp eq i22 %indvar_flatten17, %mul_ln1354_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 108 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.25ns)   --->   "%add_ln40 = add i22 %indvar_flatten17, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 109 'add' 'add_ln40' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %3, label %hls_label_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (2.09ns)   --->   "%icmp_ln43 = icmp eq i13 %indvar_flatten, %mul_ln1354" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 111 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.96ns)   --->   "%select_ln1598 = select i1 %icmp_ln43, i9 0, i9 %i_op_assign_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 112 'select' 'select_ln1598' <Predicate = (!icmp_ln40)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.82ns)   --->   "%add_ln40_1 = add i9 1, %i_op_assign" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 113 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i9 %add_ln40_1 to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 114 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.77ns)   --->   "%icmp_ln73_4 = icmp ne i10 %zext_ln43_1, %add_ln1354_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 115 'icmp' 'icmp_ln73_4' <Predicate = (!icmp_ln40)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_5)   --->   "%select_ln1598_1 = select i1 %icmp_ln43, i1 %icmp_ln73_4, i1 %icmp_ln73_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 116 'select' 'select_ln1598_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_2)   --->   "%or_ln73_2 = or i1 %icmp_ln73_3, %icmp_ln73_4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 117 'or' 'or_ln73_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1598_2 = select i1 %icmp_ln43, i1 %or_ln73_2, i1 %or_ln73" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 118 'select' 'select_ln1598_2' <Predicate = (!icmp_ln40)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (1.30ns)   --->   "%icmp_ln46_1 = icmp eq i4 %i_op_assign_2, %fold_input_ch_V_read" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 119 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.99ns)   --->   "%select_ln1598_3 = select i1 %icmp_ln43, i1 %icmp_ln46, i1 %icmp_ln46_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 120 'select' 'select_ln1598_3' <Predicate = (!icmp_ln40)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.96ns)   --->   "%select_ln40 = select i1 %icmp_ln43, i9 %add_ln40_1, i9 %i_op_assign" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:40]   --->   Operation 121 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.82ns)   --->   "%col_idx = add i9 1, %select_ln1598" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 122 'add' 'col_idx' <Predicate = (!icmp_ln40)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_4)   --->   "%or_ln1598 = or i1 %select_ln1598_3, %icmp_ln43" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 123 'or' 'or_ln1598' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln1598_4 = select i1 %or_ln1598, i4 0, i4 %i_op_assign_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 124 'select' 'select_ln1598_4' <Predicate = (!icmp_ln40)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i9 %col_idx to i10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 125 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (1.77ns)   --->   "%icmp_ln73_5 = icmp ne i10 %zext_ln46_1, %add_ln1354" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 126 'icmp' 'icmp_ln73_5' <Predicate = (!icmp_ln40)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln1598_5)   --->   "%or_ln73_3 = or i1 %icmp_ln73_5, %select_ln1598_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 127 'or' 'or_ln73_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1598_5 = select i1 %select_ln1598_3, i1 %or_ln73_3, i1 %select_ln1598_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 128 'select' 'select_ln1598_5' <Predicate = (!icmp_ln40)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.96ns)   --->   "%select_ln43 = select i1 %select_ln1598_3, i9 %col_idx, i9 %select_ln1598" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 129 'select' 'select_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%empty_8 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 130 'read' 'empty_8' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_1 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 131 'extractvalue' 'tmp_data_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 132 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 133 'extractvalue' 'tmp_strb_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 134 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 135 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 136 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Val2_s = trunc i64 %tmp_data_1 to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 137 'trunc' 'p_Val2_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%p_Val2_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 138 'partselect' 'p_Val2_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%p_Val2_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 139 'partselect' 'p_Val2_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:55]   --->   Operation 140 'partselect' 'p_Val2_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%empty_9 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 141 'read' 'empty_9' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_data_2 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_9, 0" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 142 'extractvalue' 'tmp_data_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%p_Val2_1 = trunc i64 %tmp_data_2 to i16" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 143 'trunc' 'p_Val2_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 16, i32 31)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 144 'partselect' 'p_Val2_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 32, i32 47)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 145 'partselect' 'p_Val2_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 48, i32 63)" [yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:56]   --->   Operation 146 'partselect' 'p_Val2_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 147 'sext' 'lhs_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_1 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 148 'sext' 'rhs_V' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %rhs_V, %lhs_V" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 149 'add' 'ret_V' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 150 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.07ns)   --->   "%p_Val2_6 = add i16 %p_Val2_s, %p_Val2_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 151 'add' 'p_Val2_6' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 152 'bitselect' 'p_Result_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 153 'xor' 'xor_ln786' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 154 'and' 'underflow' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node output_acc_0_V)   --->   "%xor_ln340_4 = xor i1 %p_Result_s, %p_Result_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 155 'xor' 'xor_ln340_4' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node output_acc_0_V)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 156 'xor' 'xor_ln340' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node output_acc_0_V)   --->   "%or_ln340 = or i1 %p_Result_1, %xor_ln340" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 157 'or' 'or_ln340' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node output_acc_0_V)   --->   "%select_ln340 = select i1 %xor_ln340_4, i16 32767, i16 %p_Val2_6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 158 'select' 'select_ln340' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_6" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 159 'select' 'select_ln388' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_acc_0_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:58]   --->   Operation 160 'select' 'output_acc_0_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %p_Val2_4 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 161 'sext' 'lhs_V_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %p_Val2_5 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 162 'sext' 'rhs_V_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (2.07ns)   --->   "%ret_V_1 = add nsw i17 %rhs_V_1, %lhs_V_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 163 'add' 'ret_V_1' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 164 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (2.07ns)   --->   "%p_Val2_10 = add i16 %p_Val2_4, %p_Val2_5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 165 'add' 'p_Val2_10' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_10, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 166 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %p_Result_3, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 167 'xor' 'xor_ln786_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%underflow_1 = and i1 %p_Result_2, %xor_ln786_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 168 'and' 'underflow_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node output_acc_1_V)   --->   "%xor_ln340_5 = xor i1 %p_Result_2, %p_Result_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 169 'xor' 'xor_ln340_5' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node output_acc_1_V)   --->   "%xor_ln340_1 = xor i1 %p_Result_2, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 170 'xor' 'xor_ln340_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node output_acc_1_V)   --->   "%or_ln340_1 = or i1 %p_Result_3, %xor_ln340_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 171 'or' 'or_ln340_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node output_acc_1_V)   --->   "%select_ln340_1 = select i1 %xor_ln340_5, i16 32767, i16 %p_Val2_10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 172 'select' 'select_ln340_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_10" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 173 'select' 'select_ln388_1' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_acc_1_V = select i1 %or_ln340_1, i16 %select_ln340_1, i16 %select_ln388_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:59]   --->   Operation 174 'select' 'output_acc_1_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %p_Val2_8 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 175 'sext' 'lhs_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %p_Val2_9 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 176 'sext' 'rhs_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (2.07ns)   --->   "%ret_V_2 = add nsw i17 %rhs_V_2, %lhs_V_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 177 'add' 'ret_V_2' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_2, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 178 'bitselect' 'p_Result_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.07ns)   --->   "%p_Val2_12 = add i16 %p_Val2_8, %p_Val2_9" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 179 'add' 'p_Val2_12' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 180 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %p_Result_5, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 181 'xor' 'xor_ln786_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%underflow_2 = and i1 %p_Result_4, %xor_ln786_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 182 'and' 'underflow_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node output_acc_2_V)   --->   "%xor_ln340_6 = xor i1 %p_Result_4, %p_Result_5" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 183 'xor' 'xor_ln340_6' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node output_acc_2_V)   --->   "%xor_ln340_2 = xor i1 %p_Result_4, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 184 'xor' 'xor_ln340_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node output_acc_2_V)   --->   "%or_ln340_2 = or i1 %p_Result_5, %xor_ln340_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 185 'or' 'or_ln340_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node output_acc_2_V)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i16 32767, i16 %p_Val2_12" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 186 'select' 'select_ln340_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_12" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 187 'select' 'select_ln388_2' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_acc_2_V = select i1 %or_ln340_2, i16 %select_ln340_2, i16 %select_ln388_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:60]   --->   Operation 188 'select' 'output_acc_2_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %p_Val2_13 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 189 'sext' 'lhs_V_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_2 to i17" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 190 'sext' 'rhs_V_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (2.07ns)   --->   "%ret_V_3 = add nsw i17 %rhs_V_3, %lhs_V_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 191 'add' 'ret_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 192 'bitselect' 'p_Result_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (2.07ns)   --->   "%p_Val2_15 = add i16 %p_Val2_13, %p_Val2_2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 193 'add' 'p_Val2_15' <Predicate = (!icmp_ln40)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 194 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %p_Result_7, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 195 'xor' 'xor_ln786_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%underflow_3 = and i1 %p_Result_6, %xor_ln786_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 196 'and' 'underflow_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node output_acc_3_V)   --->   "%xor_ln340_7 = xor i1 %p_Result_6, %p_Result_7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 197 'xor' 'xor_ln340_7' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node output_acc_3_V)   --->   "%xor_ln340_3 = xor i1 %p_Result_6, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 198 'xor' 'xor_ln340_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node output_acc_3_V)   --->   "%or_ln340_3 = or i1 %p_Result_7, %xor_ln340_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 199 'or' 'or_ln340_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node output_acc_3_V)   --->   "%select_ln340_3 = select i1 %xor_ln340_7, i16 32767, i16 %p_Val2_15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 200 'select' 'select_ln340_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %underflow_3, i16 -32768, i16 %p_Val2_15" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 201 'select' 'select_ln388_3' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.97ns) (out node of the LUT)   --->   "%output_acc_3_V = select i1 %or_ln340_3, i16 %select_ln340_3, i16 %select_ln388_3" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:61]   --->   Operation 202 'select' 'output_acc_3_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln1598_4, i1 false)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 203 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i5 %shl_ln1 to i64" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 204 'zext' 'zext_ln63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V_2 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln63" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 205 'getelementptr' 'kernel_bias_fp_0_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (2.32ns)   --->   "%kernel_bias_fp_0_V_3 = load i16* %kernel_bias_fp_0_V_2, align 8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 206 'load' 'kernel_bias_fp_0_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V_2 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln63" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 207 'getelementptr' 'kernel_bias_fp_1_V_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 208 [2/2] (2.32ns)   --->   "%kernel_bias_fp_1_V_3 = load i16* %kernel_bias_fp_1_V_2, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 208 'load' 'kernel_bias_fp_1_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%or_ln65 = or i5 %shl_ln1, 1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 209 'or' 'or_ln65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %or_ln65 to i64" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 210 'zext' 'zext_ln65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%kernel_bias_fp_0_V_4 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln65" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 211 'getelementptr' 'kernel_bias_fp_0_V_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 212 [2/2] (2.32ns)   --->   "%kernel_bias_fp_0_V_5 = load i16* %kernel_bias_fp_0_V_4, align 4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 212 'load' 'kernel_bias_fp_0_V_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%kernel_bias_fp_1_V_4 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln65" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 213 'getelementptr' 'kernel_bias_fp_1_V_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 214 [2/2] (2.32ns)   --->   "%kernel_bias_fp_1_V_5 = load i16* %kernel_bias_fp_1_V_4, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 214 'load' 'kernel_bias_fp_1_V_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_5 : Operation 215 [1/1] (1.30ns)   --->   "%icmp_ln73 = icmp ne i4 %select_ln1598_4, 7" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 215 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln40)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node tmp_last_V)   --->   "%or_ln73_1 = or i1 %select_ln1598_5, %icmp_ln73" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 216 'or' 'or_ln73_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_last_V = xor i1 %or_ln73_1, true" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:73]   --->   Operation 217 'xor' 'tmp_last_V' <Predicate = (!icmp_ln40)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (1.73ns)   --->   "%input_ch_idx = add i4 1, %select_ln1598_4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 218 'add' 'input_ch_idx' <Predicate = (!icmp_ln40)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 219 [1/1] (1.67ns)   --->   "%add_ln43_1 = add i13 1, %indvar_flatten" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 219 'add' 'add_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.69ns)   --->   "%select_ln43_1 = select i1 %icmp_ln43, i13 1, i13 %add_ln43_1" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:43]   --->   Operation 220 'select' 'select_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.35>
ST_6 : Operation 221 [1/2] (2.32ns)   --->   "%kernel_bias_fp_0_V_3 = load i16* %kernel_bias_fp_0_V_2, align 8" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 221 'load' 'kernel_bias_fp_0_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 222 [4/4] (4.03ns)   --->   "%tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 222 'call' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln40)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 223 [1/2] (2.32ns)   --->   "%kernel_bias_fp_1_V_3 = load i16* %kernel_bias_fp_1_V_2, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 223 'load' 'kernel_bias_fp_1_V_3' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 224 [4/4] (4.03ns)   --->   "%tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 224 'call' 'tmp_data_sub_data_1_1' <Predicate = (!icmp_ln40)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 225 [1/2] (2.32ns)   --->   "%kernel_bias_fp_0_V_5 = load i16* %kernel_bias_fp_0_V_4, align 4" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 225 'load' 'kernel_bias_fp_0_V_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 226 [4/4] (4.03ns)   --->   "%tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 226 'call' 'tmp_data_sub_data_2_1' <Predicate = (!icmp_ln40)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 227 [1/2] (2.32ns)   --->   "%kernel_bias_fp_1_V_5 = load i16* %kernel_bias_fp_1_V_4, align 2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 227 'load' 'kernel_bias_fp_1_V_5' <Predicate = (!icmp_ln40)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_6 : Operation 228 [4/4] (4.03ns)   --->   "%tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 228 'call' 'tmp_data_sub_data_3_1' <Predicate = (!icmp_ln40)> <Delay = 4.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 7.03>
ST_7 : Operation 229 [3/4] (7.03ns)   --->   "%tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 229 'call' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 230 [3/4] (7.03ns)   --->   "%tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 230 'call' 'tmp_data_sub_data_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 231 [3/4] (7.03ns)   --->   "%tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 231 'call' 'tmp_data_sub_data_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 232 [3/4] (7.03ns)   --->   "%tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 232 'call' 'tmp_data_sub_data_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.03>
ST_8 : Operation 233 [2/4] (7.03ns)   --->   "%tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 233 'call' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 234 [2/4] (7.03ns)   --->   "%tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 234 'call' 'tmp_data_sub_data_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 235 [2/4] (7.03ns)   --->   "%tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 235 'call' 'tmp_data_sub_data_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 236 [2/4] (7.03ns)   --->   "%tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 236 'call' 'tmp_data_sub_data_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.03>
ST_9 : Operation 237 [1/4] (7.03ns)   --->   "%tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:63]   --->   Operation 237 'call' 'tmp_data_sub_data_0_s' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 238 [1/4] (7.03ns)   --->   "%tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:64]   --->   Operation 238 'call' 'tmp_data_sub_data_1_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 239 [1/4] (7.03ns)   --->   "%tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:65]   --->   Operation 239 'call' 'tmp_data_sub_data_2_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 240 [1/4] (7.03ns)   --->   "%tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:66]   --->   Operation 240 'call' 'tmp_data_sub_data_3_1' <Predicate = (!icmp_ln40)> <Delay = 7.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_data_3 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %tmp_data_sub_data_3_1, i16 %tmp_data_sub_data_2_1, i16 %tmp_data_sub_data_1_1, i16 %tmp_data_sub_data_0_s)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:83]   --->   Operation 241 'bitconcatenate' 'tmp_data_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 242 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_3, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:83]   --->   Operation 242 'write' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 692224, i64 692224, i64 692224)"   --->   Operation 243 'speclooptripcount' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:47]   --->   Operation 244 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:49]   --->   Operation 245 'specpipeline' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 246 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_3, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:83]   --->   Operation 246 'write' <Predicate = (!icmp_ln40)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:85]   --->   Operation 247 'specregionend' 'empty_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "br label %2" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:46]   --->   Operation 248 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "ret void" [yolo_acc_fp_2019_64/src/yolo_acc.cpp:89]   --->   Operation 249 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i.V') with incoming values : ('i.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:23) [72]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i.V') with incoming values : ('i.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:23) [72]  (0 ns)
	'getelementptr' operation ('kernel_bias_fp_0_V_s', yolo_acc_fp_2019_64/src/yolo_acc.cpp:31) [90]  (0 ns)
	'store' operation ('store_ln31', yolo_acc_fp_2019_64/src/yolo_acc.cpp:31) of variable 'trunc_ln203', yolo_acc_fp_2019_64/src/yolo_stream.h:8->yolo_acc_fp_2019_64/src/yolo_stream.h:16->yolo_acc_fp_2019_64/src/yolo_acc.cpp:30 on array 'kernel_bias_fp[0].V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:20 [91]  (2.32 ns)

 <State 3>: 4.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln1354', yolo_acc_fp_2019_64/src/yolo_acc.cpp:74) [111]  (4.35 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[114] ('mul_ln1354_1', yolo_acc_fp_2019_64/src/yolo_acc.cpp:74) [114]  (6.38 ns)

 <State 5>: 8.63ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', yolo_acc_fp_2019_64/src/yolo_acc.cpp:43) with incoming values : ('select_ln43_1', yolo_acc_fp_2019_64/src/yolo_acc.cpp:43) [121]  (0 ns)
	'icmp' operation ('icmp_ln43', yolo_acc_fp_2019_64/src/yolo_acc.cpp:43) [134]  (2.1 ns)
	'select' operation ('select_ln1598', yolo_acc_fp_2019_64/src/yolo_acc.cpp:40) [135]  (0.968 ns)
	'add' operation ('col_idx', yolo_acc_fp_2019_64/src/yolo_acc.cpp:43) [145]  (1.82 ns)
	'icmp' operation ('icmp_ln73_5', yolo_acc_fp_2019_64/src/yolo_acc.cpp:73) [149]  (1.77 ns)
	'or' operation ('or_ln73_3', yolo_acc_fp_2019_64/src/yolo_acc.cpp:73) [150]  (0 ns)
	'select' operation ('select_ln1598_5', yolo_acc_fp_2019_64/src/yolo_acc.cpp:43) [151]  (0.993 ns)
	'or' operation ('or_ln73_1', yolo_acc_fp_2019_64/src/yolo_acc.cpp:73) [245]  (0 ns)
	'xor' operation ('tmp.last.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:73) [246]  (0.978 ns)

 <State 6>: 6.35ns
The critical path consists of the following:
	'load' operation ('kernel_bias_fp_0_V_3', yolo_acc_fp_2019_64/src/yolo_acc.cpp:63) on array 'kernel_bias_fp[0].V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:20 [231]  (2.32 ns)
	'call' operation ('tmp.data.sub_data_0.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:63) to 'post_process_unit' [232]  (4.03 ns)

 <State 7>: 7.04ns
The critical path consists of the following:
	'call' operation ('tmp.data.sub_data_0.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:63) to 'post_process_unit' [232]  (7.04 ns)

 <State 8>: 7.04ns
The critical path consists of the following:
	'call' operation ('tmp.data.sub_data_0.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:63) to 'post_process_unit' [232]  (7.04 ns)

 <State 9>: 7.04ns
The critical path consists of the following:
	'call' operation ('tmp.data.sub_data_0.V', yolo_acc_fp_2019_64/src/yolo_acc.cpp:63) to 'post_process_unit' [232]  (7.04 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
