<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>GALE: gale::system::CPUInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">GALE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacegale.html">gale</a></li><li class="navelem"><a class="el" href="namespacegale_1_1system.html">system</a></li><li class="navelem"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html">CPUInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pri-methods">Private Member Functions</a> &#124;
<a href="#pri-attribs">Private Attributes</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classgale_1_1system_1_1_c_p_u_info-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">gale::system::CPUInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Using the x86 CPUID instruction, this class reports detailed processor capabilities.  
 <a href="classgale_1_1system_1_1_c_p_u_info.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpuinfo_8h_source.html">cpuinfo.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for gale::system::CPUInfo:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
 <div class="center">
  <img src="classgale_1_1system_1_1_c_p_u_info.png" usemap="#gale::system::CPUInfo_map" alt=""/>
  <map id="gale::system::CPUInfo_map" name="gale::system::CPUInfo_map">
<area href="classgale_1_1global_1_1_singleton.html" alt="gale::global::Singleton&lt; CPUInfo &gt;" shape="rect" coords="0,0,204,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1731c2acb46263ce3601d561df818336"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1731c2acb46263ce3601d561df818336"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a1731c2acb46263ce3601d561df818336">isLittleEndian</a> () const </td></tr>
<tr class="memdesc:a1731c2acb46263ce3601d561df818336"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if this is a little-endian (as opposed to big-endian) machine. <br/></td></tr>
<tr class="separator:a1731c2acb46263ce3601d561df818336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CPUID helper methods</div></td></tr>
<tr class="memitem:a6456485179d9468228194fc8f7f8c894"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6456485179d9468228194fc8f7f8c894"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6456485179d9468228194fc8f7f8c894">hasCPUID</a> () const </td></tr>
<tr class="memdesc:a6456485179d9468228194fc8f7f8c894"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks for the presence of the CPUID instruction. <br/></td></tr>
<tr class="separator:a6456485179d9468228194fc8f7f8c894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a8f7c3d2de6d98b0a4691ed59b0de7"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a42a8f7c3d2de6d98b0a4691ed59b0de7">maxCPUIDStdFunc</a> () const </td></tr>
<tr class="memdesc:a42a8f7c3d2de6d98b0a4691ed59b0de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the highest standard function number supported and fills out the vendor string information.  <a href="#a42a8f7c3d2de6d98b0a4691ed59b0de7">More...</a><br/></td></tr>
<tr class="separator:a42a8f7c3d2de6d98b0a4691ed59b0de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3fed261a3f2ca394ee115166220fbb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3fed261a3f2ca394ee115166220fbb7"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa3fed261a3f2ca394ee115166220fbb7">maxCPUIDExtFunc</a> () const </td></tr>
<tr class="memdesc:aa3fed261a3f2ca394ee115166220fbb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the highest extended function number supported. <br/></td></tr>
<tr class="separator:aa3fed261a3f2ca394ee115166220fbb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Vendor identification methods</div></td></tr>
<tr class="memitem:aabba791696991657969e5950c810fe78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabba791696991657969e5950c810fe78"></a>
char const *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aabba791696991657969e5950c810fe78">vendorString</a> () const </td></tr>
<tr class="memdesc:aabba791696991657969e5950c810fe78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the CPU vendor string. <br/></td></tr>
<tr class="separator:aabba791696991657969e5950c810fe78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba35a1db60e2fdabb33a7a5a60146437"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba35a1db60e2fdabb33a7a5a60146437"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aba35a1db60e2fdabb33a7a5a60146437">isIntel</a> () const </td></tr>
<tr class="memdesc:aba35a1db60e2fdabb33a7a5a60146437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method that returns whether this is an Intel CPU. <br/></td></tr>
<tr class="separator:aba35a1db60e2fdabb33a7a5a60146437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aac903d20de301382895d2215463c28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3aac903d20de301382895d2215463c28"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a3aac903d20de301382895d2215463c28">isAMD</a> () const </td></tr>
<tr class="memdesc:a3aac903d20de301382895d2215463c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method that returns whether this is an AMD CPU. <br/></td></tr>
<tr class="separator:a3aac903d20de301382895d2215463c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac749de321af3d52584dd4f74b7ec4eea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac749de321af3d52584dd4f74b7ec4eea"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac749de321af3d52584dd4f74b7ec4eea">isCyrix</a> () const </td></tr>
<tr class="memdesc:ac749de321af3d52584dd4f74b7ec4eea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method that returns whether this is a Cyrix / VIA CPU. <br/></td></tr>
<tr class="separator:ac749de321af3d52584dd4f74b7ec4eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2635ddd2e59082f1eb86cb36ec20f9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2635ddd2e59082f1eb86cb36ec20f9d"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad2635ddd2e59082f1eb86cb36ec20f9d">isCentaur</a> () const </td></tr>
<tr class="memdesc:ad2635ddd2e59082f1eb86cb36ec20f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenience method that returns whether this is a Centaur / VIA CPU. <br/></td></tr>
<tr class="separator:ad2635ddd2e59082f1eb86cb36ec20f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Methods to determine the number of processing units, see</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a href="http://cache-www.intel.com/cd/00/00/27/66/276611_276611.txt">http://cache-www.intel.com/cd/00/00/27/66/276611_276611.txt</a> </p>
</div></td></tr>
<tr class="memitem:a6fb84de5c5e2abb3d1dd949786271f3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fb84de5c5e2abb3d1dd949786271f3f"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6fb84de5c5e2abb3d1dd949786271f3f">processors</a> () const </td></tr>
<tr class="memdesc:a6fb84de5c5e2abb3d1dd949786271f3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of processors (i.e. CPU sockets). <br/></td></tr>
<tr class="separator:a6fb84de5c5e2abb3d1dd949786271f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f6f8400410f12c7dd54f265786c3aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7f6f8400410f12c7dd54f265786c3aa"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ab7f6f8400410f12c7dd54f265786c3aa">coresPerPhysicalProc</a> () const </td></tr>
<tr class="memdesc:ab7f6f8400410f12c7dd54f265786c3aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of processor cores per physical processor. <br/></td></tr>
<tr class="separator:ab7f6f8400410f12c7dd54f265786c3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366d09d492bd688cd629f007c3f868c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a366d09d492bd688cd629f007c3f868c5"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a366d09d492bd688cd629f007c3f868c5">logicalProcsPerCore</a> () const </td></tr>
<tr class="memdesc:a366d09d492bd688cd629f007c3f868c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of logical processors per processor core. <br/></td></tr>
<tr class="separator:a366d09d492bd688cd629f007c3f868c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Features reported by the standard flags</div></td></tr>
<tr class="memitem:ac75ce99b618701f506f737447e76f261"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac75ce99b618701f506f737447e76f261"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac75ce99b618701f506f737447e76f261">hasFPU</a> () const </td></tr>
<tr class="memdesc:ac75ce99b618701f506f737447e76f261"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor contains an on-chip Floating-Point Unit. <br/></td></tr>
<tr class="separator:ac75ce99b618701f506f737447e76f261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ba6e083d4f81717604ae11ef267b6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9ba6e083d4f81717604ae11ef267b6c"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa9ba6e083d4f81717604ae11ef267b6c">hasVME</a> () const </td></tr>
<tr class="memdesc:aa9ba6e083d4f81717604ae11ef267b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether Virtual-8086 Mode Extensions are supported. <br/></td></tr>
<tr class="separator:aa9ba6e083d4f81717604ae11ef267b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20016039788ac996c592d5a7f49aecf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae20016039788ac996c592d5a7f49aecf"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae20016039788ac996c592d5a7f49aecf">hasDE</a> () const </td></tr>
<tr class="memdesc:ae20016039788ac996c592d5a7f49aecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether Debugging Extensions like I/O breakpoints are supported. <br/></td></tr>
<tr class="separator:ae20016039788ac996c592d5a7f49aecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d87fe372ad051161ba662e72027824f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d87fe372ad051161ba662e72027824f"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a2d87fe372ad051161ba662e72027824f">hasPSE</a> () const </td></tr>
<tr class="memdesc:a2d87fe372ad051161ba662e72027824f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the 4-MiB Page Size Extension. <br/></td></tr>
<tr class="separator:a2d87fe372ad051161ba662e72027824f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb660169042425699ef30516117d6eed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb660169042425699ef30516117d6eed"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb660169042425699ef30516117d6eed">hasTSC</a> () const </td></tr>
<tr class="memdesc:adb660169042425699ef30516117d6eed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether a Time-Stamp Counter is available. <br/></td></tr>
<tr class="separator:adb660169042425699ef30516117d6eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e669f787ee2f277a220c67958f198e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22e669f787ee2f277a220c67958f198e"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a22e669f787ee2f277a220c67958f198e">hasMSR</a> () const </td></tr>
<tr class="memdesc:a22e669f787ee2f277a220c67958f198e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether Model Specific Registers are implemented. <br/></td></tr>
<tr class="separator:a22e669f787ee2f277a220c67958f198e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f60885dd069c2f684200737fcebd35"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac5f60885dd069c2f684200737fcebd35">hasPAE</a> () const </td></tr>
<tr class="memdesc:ac5f60885dd069c2f684200737fcebd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Physical Address Extension (more than 32 bits) is supported.  <a href="#ac5f60885dd069c2f684200737fcebd35">More...</a><br/></td></tr>
<tr class="separator:ac5f60885dd069c2f684200737fcebd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab683dd6e1b3ebe45fc87881978a197a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab683dd6e1b3ebe45fc87881978a197a9"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ab683dd6e1b3ebe45fc87881978a197a9">hasMCE</a> () const </td></tr>
<tr class="memdesc:ab683dd6e1b3ebe45fc87881978a197a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Machine Check Exception. <br/></td></tr>
<tr class="separator:ab683dd6e1b3ebe45fc87881978a197a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2c7f22da2e40b252ee04d40fc68b40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e2c7f22da2e40b252ee04d40fc68b40"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a5e2c7f22da2e40b252ee04d40fc68b40">hasCX8</a> () const </td></tr>
<tr class="memdesc:a5e2c7f22da2e40b252ee04d40fc68b40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the CMPXCHG8B instruction is supported. <br/></td></tr>
<tr class="separator:a5e2c7f22da2e40b252ee04d40fc68b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3971450c7352eb1dc5431a002049c0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#abe3971450c7352eb1dc5431a002049c0">hasAPIC</a> () const </td></tr>
<tr class="memdesc:abe3971450c7352eb1dc5431a002049c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether an Advanced Programmable Interrupt Controller is available and enabled.  <a href="#abe3971450c7352eb1dc5431a002049c0">More...</a><br/></td></tr>
<tr class="separator:abe3971450c7352eb1dc5431a002049c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc770f947c8aea5a53d64c6d1348461"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adcc770f947c8aea5a53d64c6d1348461">hasSEP</a> () const </td></tr>
<tr class="memdesc:adcc770f947c8aea5a53d64c6d1348461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the fast system call (SYSENTER / SYSEXIT) instructions.  <a href="#adcc770f947c8aea5a53d64c6d1348461">More...</a><br/></td></tr>
<tr class="separator:adcc770f947c8aea5a53d64c6d1348461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67df4ba734ebc24da4c42970bd9e64b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af67df4ba734ebc24da4c42970bd9e64b"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af67df4ba734ebc24da4c42970bd9e64b">hasMTRR</a> () const </td></tr>
<tr class="memdesc:af67df4ba734ebc24da4c42970bd9e64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Memory Type Range Registers. <br/></td></tr>
<tr class="separator:af67df4ba734ebc24da4c42970bd9e64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfbf08b345f4015df6530f894bce97cb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#acfbf08b345f4015df6530f894bce97cb">hasPGE</a> () const </td></tr>
<tr class="memdesc:acfbf08b345f4015df6530f894bce97cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Page Global Extensions are supported in the page directory / table entries.  <a href="#acfbf08b345f4015df6530f894bce97cb">More...</a><br/></td></tr>
<tr class="separator:acfbf08b345f4015df6530f894bce97cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae30adc77ce375368b1e10378cdcfa122"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae30adc77ce375368b1e10378cdcfa122"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae30adc77ce375368b1e10378cdcfa122">hasMCA</a> () const </td></tr>
<tr class="memdesc:ae30adc77ce375368b1e10378cdcfa122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Machine Check Architecture is supported. <br/></td></tr>
<tr class="separator:ae30adc77ce375368b1e10378cdcfa122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ac9f83feb26ed49e92a3a8cc3c547c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20ac9f83feb26ed49e92a3a8cc3c547c"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a20ac9f83feb26ed49e92a3a8cc3c547c">hasCMOV</a> () const </td></tr>
<tr class="memdesc:a20ac9f83feb26ed49e92a3a8cc3c547c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports conditional move instructions. <br/></td></tr>
<tr class="separator:a20ac9f83feb26ed49e92a3a8cc3c547c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4e6ccc57502db2668407b62bc5a7931"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4e6ccc57502db2668407b62bc5a7931"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac4e6ccc57502db2668407b62bc5a7931">hasPAT</a> () const </td></tr>
<tr class="memdesc:ac4e6ccc57502db2668407b62bc5a7931"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Page Attribute Table. <br/></td></tr>
<tr class="separator:ac4e6ccc57502db2668407b62bc5a7931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3601994e34de4042e30cb6bd6fa942"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a5c3601994e34de4042e30cb6bd6fa942">hasPSE36</a> () const </td></tr>
<tr class="memdesc:a5c3601994e34de4042e30cb6bd6fa942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor allows the Page Size Extension to address physical memory beyond 4 GiB.  <a href="#a5c3601994e34de4042e30cb6bd6fa942">More...</a><br/></td></tr>
<tr class="separator:a5c3601994e34de4042e30cb6bd6fa942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091a007d2ed0f846a1c60d6b93fe4b88"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a091a007d2ed0f846a1c60d6b93fe4b88">hasPSN</a> () const </td></tr>
<tr class="memdesc:a091a007d2ed0f846a1c60d6b93fe4b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor has a 96-bit serial number (reserved on AMD).  <a href="#a091a007d2ed0f846a1c60d6b93fe4b88">More...</a><br/></td></tr>
<tr class="separator:a091a007d2ed0f846a1c60d6b93fe4b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8da9955b6b2cb2cc58c0709966ce8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb8da9955b6b2cb2cc58c0709966ce8a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#afb8da9955b6b2cb2cc58c0709966ce8a">hasCLFSH</a> () const </td></tr>
<tr class="memdesc:afb8da9955b6b2cb2cc58c0709966ce8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the CLFLUSH instruction is supported. <br/></td></tr>
<tr class="separator:afb8da9955b6b2cb2cc58c0709966ce8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0abf0947b87ad00ccf46e33844e8ab3a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a0abf0947b87ad00ccf46e33844e8ab3a">hasDS</a> () const </td></tr>
<tr class="memdesc:a0abf0947b87ad00ccf46e33844e8ab3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor is able to write a history of branch addresses into a Debug Store (reserved on AMD).  <a href="#a0abf0947b87ad00ccf46e33844e8ab3a">More...</a><br/></td></tr>
<tr class="separator:a0abf0947b87ad00ccf46e33844e8ab3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688c2d237fd59a001837a225114b0901"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a688c2d237fd59a001837a225114b0901">hasACPI</a> () const </td></tr>
<tr class="memdesc:a688c2d237fd59a001837a225114b0901"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements temperature monitoring and performance modulation under software control (reserved on AMD).  <a href="#a688c2d237fd59a001837a225114b0901">More...</a><br/></td></tr>
<tr class="separator:a688c2d237fd59a001837a225114b0901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa39d3afa36414e7dbfaf7aaba7246069"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa39d3afa36414e7dbfaf7aaba7246069"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa39d3afa36414e7dbfaf7aaba7246069">hasMMX</a> () const </td></tr>
<tr class="memdesc:aa39d3afa36414e7dbfaf7aaba7246069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the MMX instruction set. <br/></td></tr>
<tr class="separator:aa39d3afa36414e7dbfaf7aaba7246069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09addf294cd72627810ae3f1267cadfe"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a09addf294cd72627810ae3f1267cadfe">hasFXSR</a> () const </td></tr>
<tr class="memdesc:a09addf294cd72627810ae3f1267cadfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the fast floating-point save and restore instructions (FXSAVE / FXRSTOR) are supported.  <a href="#a09addf294cd72627810ae3f1267cadfe">More...</a><br/></td></tr>
<tr class="separator:a09addf294cd72627810ae3f1267cadfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23f46e594e3b8cd06890b4ae18a493a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae23f46e594e3b8cd06890b4ae18a493a">hasSSE</a> () const </td></tr>
<tr class="memdesc:ae23f46e594e3b8cd06890b4ae18a493a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Streaming SIMD Extension instruction set is supported.  <a href="#ae23f46e594e3b8cd06890b4ae18a493a">More...</a><br/></td></tr>
<tr class="separator:ae23f46e594e3b8cd06890b4ae18a493a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7302e1179e85999ebaa9289aa2ff4e42"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7302e1179e85999ebaa9289aa2ff4e42">hasSSE2</a> () const </td></tr>
<tr class="memdesc:a7302e1179e85999ebaa9289aa2ff4e42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Streaming SIMD Extension 2 instruction set is supported.  <a href="#a7302e1179e85999ebaa9289aa2ff4e42">More...</a><br/></td></tr>
<tr class="separator:a7302e1179e85999ebaa9289aa2ff4e42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81b45dad3cffade76e5e786476dbb88"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af81b45dad3cffade76e5e786476dbb88">hasSS</a> () const </td></tr>
<tr class="memdesc:af81b45dad3cffade76e5e786476dbb88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Self-Snooping of its cache to manage conflicting memory types (reserved on AMD).  <a href="#af81b45dad3cffade76e5e786476dbb88">More...</a><br/></td></tr>
<tr class="separator:af81b45dad3cffade76e5e786476dbb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e8089ccab86d23b4d7679e54572d4b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a16e8089ccab86d23b4d7679e54572d4b">hasHTT</a> () const </td></tr>
<tr class="memdesc:a16e8089ccab86d23b4d7679e54572d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether Multi-Threading capability is present, allowing the processor to operate as multiple logical units (because there either is Hyper-Threading Technology or more than one core per processor available).  <a href="#a16e8089ccab86d23b4d7679e54572d4b">More...</a><br/></td></tr>
<tr class="separator:a16e8089ccab86d23b4d7679e54572d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0aeca336c8d6f90347e34f56720153f8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a0aeca336c8d6f90347e34f56720153f8">hasTM</a> () const </td></tr>
<tr class="memdesc:a0aeca336c8d6f90347e34f56720153f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements the Thermal Monitor automatic thermal control circuit (reserved on AMD).  <a href="#a0aeca336c8d6f90347e34f56720153f8">More...</a><br/></td></tr>
<tr class="separator:a0aeca336c8d6f90347e34f56720153f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371e84be20702c4105d3465089e64241"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a371e84be20702c4105d3465089e64241">hasIA64</a> () const </td></tr>
<tr class="memdesc:a371e84be20702c4105d3465089e64241"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor has capabilities of the Intel Itanium processor family and is currently operating in IA32 emulation mode (reserved on AMD).  <a href="#a371e84be20702c4105d3465089e64241">More...</a><br/></td></tr>
<tr class="separator:a371e84be20702c4105d3465089e64241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ea0f7e92d61303f7cfcee518d7935a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae9ea0f7e92d61303f7cfcee518d7935a">hasPBE</a> () const </td></tr>
<tr class="memdesc:ae9ea0f7e92d61303f7cfcee518d7935a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports returning from stop-clock state to handle interrupts (reserved on AMD).  <a href="#ae9ea0f7e92d61303f7cfcee518d7935a">More...</a><br/></td></tr>
<tr class="separator:ae9ea0f7e92d61303f7cfcee518d7935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af68dccbc59381d66be98ae0e31841abd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af68dccbc59381d66be98ae0e31841abd">hasSSE3</a> () const </td></tr>
<tr class="memdesc:af68dccbc59381d66be98ae0e31841abd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the Streaming SIMD Extension 3 instruction set is supported.  <a href="#af68dccbc59381d66be98ae0e31841abd">More...</a><br/></td></tr>
<tr class="separator:af68dccbc59381d66be98ae0e31841abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6ac349c5c42004681a9a743b541612"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb6ac349c5c42004681a9a743b541612">hasDTES64</a> () const </td></tr>
<tr class="memdesc:adb6ac349c5c42004681a9a743b541612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor has the ability to write a history of the 64-bit branch to and from addresses into a memory buffer (reserved on AMD).  <a href="#adb6ac349c5c42004681a9a743b541612">More...</a><br/></td></tr>
<tr class="separator:adb6ac349c5c42004681a9a743b541612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c9050fbbe0c07f3a843480a6ebbae01"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a0c9050fbbe0c07f3a843480a6ebbae01">hasMONITOR</a> () const </td></tr>
<tr class="memdesc:a0c9050fbbe0c07f3a843480a6ebbae01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the MONITOR and MWAIT instructions.  <a href="#a0c9050fbbe0c07f3a843480a6ebbae01">More...</a><br/></td></tr>
<tr class="separator:a0c9050fbbe0c07f3a843480a6ebbae01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86b68f0c1ff9f121751e34ec3745ff8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af86b68f0c1ff9f121751e34ec3745ff8">hasDSCPL</a> () const </td></tr>
<tr class="memdesc:af86b68f0c1ff9f121751e34ec3745ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports extensions to the Debug Store to allow for branch message storage qualified by CPL (reserved on AMD).  <a href="#af86b68f0c1ff9f121751e34ec3745ff8">More...</a><br/></td></tr>
<tr class="separator:af86b68f0c1ff9f121751e34ec3745ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87135bcd26a33ab2545b260fe80983d3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a87135bcd26a33ab2545b260fe80983d3">hasVMX</a> () const </td></tr>
<tr class="memdesc:a87135bcd26a33ab2545b260fe80983d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Intel Virtualization Technology (reserved on AMD).  <a href="#a87135bcd26a33ab2545b260fe80983d3">More...</a><br/></td></tr>
<tr class="separator:a87135bcd26a33ab2545b260fe80983d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6488aa3756c11349a16116b3c4a6488"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ab6488aa3756c11349a16116b3c4a6488">hasSMX</a> () const </td></tr>
<tr class="memdesc:ab6488aa3756c11349a16116b3c4a6488"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Intel Trusted Execution Technology (reserved on AMD).  <a href="#ab6488aa3756c11349a16116b3c4a6488">More...</a><br/></td></tr>
<tr class="separator:ab6488aa3756c11349a16116b3c4a6488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2506bb701f49c3473e2a09b0a981cce8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a2506bb701f49c3473e2a09b0a981cce8">hasEST</a> () const </td></tr>
<tr class="memdesc:a2506bb701f49c3473e2a09b0a981cce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements second generation Intel SpeedStep Technology (reserved on AMD).  <a href="#a2506bb701f49c3473e2a09b0a981cce8">More...</a><br/></td></tr>
<tr class="separator:a2506bb701f49c3473e2a09b0a981cce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5343800d2545f3e6017cd2931bfb03a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae5343800d2545f3e6017cd2931bfb03a">hasTM2</a> () const </td></tr>
<tr class="memdesc:ae5343800d2545f3e6017cd2931bfb03a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements the Thermal Monitor 2 automatic thermal control circuit (reserved on AMD).  <a href="#ae5343800d2545f3e6017cd2931bfb03a">More...</a><br/></td></tr>
<tr class="separator:ae5343800d2545f3e6017cd2931bfb03a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1015c64d10910a3173954144251e56f5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a1015c64d10910a3173954144251e56f5">hasSSSE3</a> () const </td></tr>
<tr class="memdesc:a1015c64d10910a3173954144251e56f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Supplemental Streaming SIMD Extension 3 instructions.  <a href="#a1015c64d10910a3173954144251e56f5">More...</a><br/></td></tr>
<tr class="separator:a1015c64d10910a3173954144251e56f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35b1276b79cda780e42dbcb065d91f4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae35b1276b79cda780e42dbcb065d91f4">hasCID</a> () const </td></tr>
<tr class="memdesc:ae35b1276b79cda780e42dbcb065d91f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the L1 data cache mode can be set to either adaptive mode or shared mode by the BIOS (reserved on AMD).  <a href="#ae35b1276b79cda780e42dbcb065d91f4">More...</a><br/></td></tr>
<tr class="separator:ae35b1276b79cda780e42dbcb065d91f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f01007f8561a435d4d8a1ebafd39d24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f01007f8561a435d4d8a1ebafd39d24"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a8f01007f8561a435d4d8a1ebafd39d24">hasCX16</a> () const </td></tr>
<tr class="memdesc:a8f01007f8561a435d4d8a1ebafd39d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the CMPXCHG16B instruction is supported. <br/></td></tr>
<tr class="separator:a8f01007f8561a435d4d8a1ebafd39d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe68217617554b5c329afc0167866995"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#abe68217617554b5c329afc0167866995">hasTPR</a> () const </td></tr>
<tr class="memdesc:abe68217617554b5c329afc0167866995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports to disable sending Task Priority messages (reserved on AMD).  <a href="#abe68217617554b5c329afc0167866995">More...</a><br/></td></tr>
<tr class="separator:abe68217617554b5c329afc0167866995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4bad2e2ee770801ba2348a83c29de0"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a4b4bad2e2ee770801ba2348a83c29de0">hasPDCM</a> () const </td></tr>
<tr class="memdesc:a4b4bad2e2ee770801ba2348a83c29de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor has performance monitoring and debug capabilities (reserved on AMD).  <a href="#a4b4bad2e2ee770801ba2348a83c29de0">More...</a><br/></td></tr>
<tr class="separator:a4b4bad2e2ee770801ba2348a83c29de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6f63d57d8d7eda31df02556c2fbc3a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#acc6f63d57d8d7eda31df02556c2fbc3a">hasDCA</a> () const </td></tr>
<tr class="memdesc:acc6f63d57d8d7eda31df02556c2fbc3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Direct Cache Access to prefetch data from a memory mapped device (reserved on AMD).  <a href="#acc6f63d57d8d7eda31df02556c2fbc3a">More...</a><br/></td></tr>
<tr class="separator:acc6f63d57d8d7eda31df02556c2fbc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78138501fc7c1e7d94729302987449e7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a78138501fc7c1e7d94729302987449e7">hasSSE41</a> () const </td></tr>
<tr class="memdesc:a78138501fc7c1e7d94729302987449e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Streaming SIMD Extensions 4.1 instructions.  <a href="#a78138501fc7c1e7d94729302987449e7">More...</a><br/></td></tr>
<tr class="separator:a78138501fc7c1e7d94729302987449e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f48fb7fec5b4ddf8572bbca14098da"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a78f48fb7fec5b4ddf8572bbca14098da">hasSSE42</a> () const </td></tr>
<tr class="memdesc:a78f48fb7fec5b4ddf8572bbca14098da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the Streaming SIMD Extensions 4.2 instructions (reserved on AMD).  <a href="#a78f48fb7fec5b4ddf8572bbca14098da">More...</a><br/></td></tr>
<tr class="separator:a78f48fb7fec5b4ddf8572bbca14098da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928e76c8a4eb2055bd4725151a4817bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a928e76c8a4eb2055bd4725151a4817bd"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a928e76c8a4eb2055bd4725151a4817bd">hasX2APIC</a> () const </td></tr>
<tr class="memdesc:a928e76c8a4eb2055bd4725151a4817bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the x2APIC feature (reserved on AMD). <br/></td></tr>
<tr class="separator:a928e76c8a4eb2055bd4725151a4817bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53b7d59e8976432393feefab323e6775"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a53b7d59e8976432393feefab323e6775">hasMOVBE</a> () const </td></tr>
<tr class="memdesc:a53b7d59e8976432393feefab323e6775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the MOVBE instruction (reserved on AMD).  <a href="#a53b7d59e8976432393feefab323e6775">More...</a><br/></td></tr>
<tr class="separator:a53b7d59e8976432393feefab323e6775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29ab18d23a38d2fb5f3a166e0f24adc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29ab18d23a38d2fb5f3a166e0f24adc3"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a29ab18d23a38d2fb5f3a166e0f24adc3">hasPOPCNT</a> () const </td></tr>
<tr class="memdesc:a29ab18d23a38d2fb5f3a166e0f24adc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the POPCNT instruction. <br/></td></tr>
<tr class="separator:a29ab18d23a38d2fb5f3a166e0f24adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09134c007ac66569fecf744d575dd7f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae09134c007ac66569fecf744d575dd7f">hasXSAVE</a> () const </td></tr>
<tr class="memdesc:ae09134c007ac66569fecf744d575dd7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the XSAVE / XRSTOR extended states feature (reserved on AMD).  <a href="#ae09134c007ac66569fecf744d575dd7f">More...</a><br/></td></tr>
<tr class="separator:ae09134c007ac66569fecf744d575dd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76dee7c9a0451da7cbf7cac0634033a2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a76dee7c9a0451da7cbf7cac0634033a2">hasOSXSAVE</a> () const </td></tr>
<tr class="memdesc:a76dee7c9a0451da7cbf7cac0634033a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor was enabled by the OS to support extended state management using XSAVE / XRSTOR (reserved on AMD).  <a href="#a76dee7c9a0451da7cbf7cac0634033a2">More...</a><br/></td></tr>
<tr class="separator:a76dee7c9a0451da7cbf7cac0634033a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Features reported by the extended flags</div></td></tr>
<tr class="memitem:a6cf5226de1970f088fb3f3f68f29693e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6cf5226de1970f088fb3f3f68f29693e">hasSYSCALL</a> () const </td></tr>
<tr class="memdesc:a6cf5226de1970f088fb3f3f68f29693e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the SYSCALL and SYSRET instructions.  <a href="#a6cf5226de1970f088fb3f3f68f29693e">More...</a><br/></td></tr>
<tr class="separator:a6cf5226de1970f088fb3f3f68f29693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78aba1b0e0bf9ec054639a809888a4e5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a78aba1b0e0bf9ec054639a809888a4e5">hasXDB</a> () const </td></tr>
<tr class="memdesc:a78aba1b0e0bf9ec054639a809888a4e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the XD Bit to support no-execute page protection in PAE.  <a href="#a78aba1b0e0bf9ec054639a809888a4e5">More...</a><br/></td></tr>
<tr class="separator:a78aba1b0e0bf9ec054639a809888a4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0a78dc2e8e77f666d5417d97600236"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a5e0a78dc2e8e77f666d5417d97600236">hasMMXExt</a> () const </td></tr>
<tr class="memdesc:a5e0a78dc2e8e77f666d5417d97600236"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports AMD extensions to MMX instructions (reserved on Intel).  <a href="#a5e0a78dc2e8e77f666d5417d97600236">More...</a><br/></td></tr>
<tr class="separator:a5e0a78dc2e8e77f666d5417d97600236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84e12868a9126fa000f69dbc8e452030"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a84e12868a9126fa000f69dbc8e452030">hasFFXSR</a> () const </td></tr>
<tr class="memdesc:a84e12868a9126fa000f69dbc8e452030"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor implements FXSAVE and FXRSTOR instruction optimizations (reserved on Intel).  <a href="#a84e12868a9126fa000f69dbc8e452030">More...</a><br/></td></tr>
<tr class="separator:a84e12868a9126fa000f69dbc8e452030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6888c05828228a6efdf915731c4e31a9"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6888c05828228a6efdf915731c4e31a9">hasRDTSCP</a> () const </td></tr>
<tr class="memdesc:a6888c05828228a6efdf915731c4e31a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports the RDTSCP instruction (reserved on Intel).  <a href="#a6888c05828228a6efdf915731c4e31a9">More...</a><br/></td></tr>
<tr class="separator:a6888c05828228a6efdf915731c4e31a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4f8992240ebfc2ecf798d4e6854b087"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ab4f8992240ebfc2ecf798d4e6854b087">hasIntel64</a> () const </td></tr>
<tr class="memdesc:ab4f8992240ebfc2ecf798d4e6854b087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports 64-bit extensions to the IA-32 (slightly different meaning on AMD).  <a href="#ab4f8992240ebfc2ecf798d4e6854b087">More...</a><br/></td></tr>
<tr class="separator:ab4f8992240ebfc2ecf798d4e6854b087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ad6fdd1d1c3e8d747b7bc2bbfd7d56"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ac6ad6fdd1d1c3e8d747b7bc2bbfd7d56">hasAMD64</a> () const </td></tr>
<tr class="memdesc:ac6ad6fdd1d1c3e8d747b7bc2bbfd7d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Long Mode to access 64-bit instructions and registers, running 32-bit and 16-bit programs in a compatibility sub-mode (slightly different meaning on Intel).  <a href="#ac6ad6fdd1d1c3e8d747b7bc2bbfd7d56">More...</a><br/></td></tr>
<tr class="separator:ac6ad6fdd1d1c3e8d747b7bc2bbfd7d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae07fe066b46ed580dba0e7bf7d11524c"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ae07fe066b46ed580dba0e7bf7d11524c">has3DNowExt</a> () const </td></tr>
<tr class="memdesc:ae07fe066b46ed580dba0e7bf7d11524c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports AMD extensions to 3DNow! instructions (reserved on Intel).  <a href="#ae07fe066b46ed580dba0e7bf7d11524c">More...</a><br/></td></tr>
<tr class="separator:ae07fe066b46ed580dba0e7bf7d11524c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aa22cdbbba4d068270763d8b871644a"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a9aa22cdbbba4d068270763d8b871644a">has3DNow</a> () const </td></tr>
<tr class="memdesc:a9aa22cdbbba4d068270763d8b871644a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the 3DNow! instruction set is supported (reserved on Intel).  <a href="#a9aa22cdbbba4d068270763d8b871644a">More...</a><br/></td></tr>
<tr class="separator:a9aa22cdbbba4d068270763d8b871644a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eeb69b8a692b3bb56229bdcc2dc3594"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a4eeb69b8a692b3bb56229bdcc2dc3594">hasLAHF</a> () const </td></tr>
<tr class="memdesc:a4eeb69b8a692b3bb56229bdcc2dc3594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the LAHF / SAHF instructions are supported in 64-bit sub-mode.  <a href="#a4eeb69b8a692b3bb56229bdcc2dc3594">More...</a><br/></td></tr>
<tr class="separator:a4eeb69b8a692b3bb56229bdcc2dc3594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5621c1f5d9b3cf99f79f2ee26303b108"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a5621c1f5d9b3cf99f79f2ee26303b108">hasCmpLegacy</a> () const </td></tr>
<tr class="memdesc:a5621c1f5d9b3cf99f79f2ee26303b108"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor's legacy mode is to do multi-processing, i.e.  <a href="#a5621c1f5d9b3cf99f79f2ee26303b108">More...</a><br/></td></tr>
<tr class="separator:a5621c1f5d9b3cf99f79f2ee26303b108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bed94a51a611c488aa698497f59cd1b"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a4bed94a51a611c488aa698497f59cd1b">hasSVM</a> () const </td></tr>
<tr class="memdesc:a4bed94a51a611c488aa698497f59cd1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the processor supports Secure Virtual Machine feature (reserved on Intel).  <a href="#a4bed94a51a611c488aa698497f59cd1b">More...</a><br/></td></tr>
<tr class="separator:a4bed94a51a611c488aa698497f59cd1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0df7c66038a528bb9258a1155cb6d741"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a0df7c66038a528bb9258a1155cb6d741">hasExtAPICSpace</a> () const </td></tr>
<tr class="memdesc:a0df7c66038a528bb9258a1155cb6d741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the extended APIC register space is present (reserved on Intel).  <a href="#a0df7c66038a528bb9258a1155cb6d741">More...</a><br/></td></tr>
<tr class="separator:a0df7c66038a528bb9258a1155cb6d741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201bd5342e5067cf80222cae861f304a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a201bd5342e5067cf80222cae861f304a"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a201bd5342e5067cf80222cae861f304a">hasAltMovCr8</a> () const </td></tr>
<tr class="memdesc:a201bd5342e5067cf80222cae861f304a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether LOCK MOV CR0 means MOV CR8 (reserved on Intel). <br/></td></tr>
<tr class="separator:a201bd5342e5067cf80222cae861f304a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa98e95f851c9a92b0b01ec015325b7c5"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa98e95f851c9a92b0b01ec015325b7c5">hasABM</a> () const </td></tr>
<tr class="memdesc:aa98e95f851c9a92b0b01ec015325b7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether advanced bit manipulation via the LZCNT instruction is supported (reserved on Intel).  <a href="#aa98e95f851c9a92b0b01ec015325b7c5">More...</a><br/></td></tr>
<tr class="separator:aa98e95f851c9a92b0b01ec015325b7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7fe72d23b64921ba8fdce0a577647f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f7fe72d23b64921ba8fdce0a577647f"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a4f7fe72d23b64921ba8fdce0a577647f">hasSSE4A</a> () const </td></tr>
<tr class="memdesc:a4f7fe72d23b64921ba8fdce0a577647f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether SSE4A instructions are supported (reserved on Intel). <br/></td></tr>
<tr class="separator:a4f7fe72d23b64921ba8fdce0a577647f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fa1fe6ed41aabe2ece1981839af9469"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a4fa1fe6ed41aabe2ece1981839af9469">hasMisaligedSSE</a> () const </td></tr>
<tr class="memdesc:a4fa1fe6ed41aabe2ece1981839af9469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether misaligned access for SSE instructions is supported (reserved on Intel).  <a href="#a4fa1fe6ed41aabe2ece1981839af9469">More...</a><br/></td></tr>
<tr class="separator:a4fa1fe6ed41aabe2ece1981839af9469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5383b3df2966312a5fe5d7804fe842"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a4a5383b3df2966312a5fe5d7804fe842">has3DNowPrefetch</a> () const </td></tr>
<tr class="memdesc:a4a5383b3df2966312a5fe5d7804fe842"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the PREFETCH and PREFETCHW instructions are supported (reserved on Intel).  <a href="#a4a5383b3df2966312a5fe5d7804fe842">More...</a><br/></td></tr>
<tr class="separator:a4a5383b3df2966312a5fe5d7804fe842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f510c37b4f87a8621391148c6a729e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#af2f510c37b4f87a8621391148c6a729e">hasOSVW</a> () const </td></tr>
<tr class="memdesc:af2f510c37b4f87a8621391148c6a729e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the OS visible work-around information is supported (reserved on Intel).  <a href="#af2f510c37b4f87a8621391148c6a729e">More...</a><br/></td></tr>
<tr class="separator:af2f510c37b4f87a8621391148c6a729e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0777e82c79bd9e800effd54057bffd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aaf0777e82c79bd9e800effd54057bffd">hasIBS</a> () const </td></tr>
<tr class="memdesc:aaf0777e82c79bd9e800effd54057bffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether instruction based sampling is supported (reserved on Intel).  <a href="#aaf0777e82c79bd9e800effd54057bffd">More...</a><br/></td></tr>
<tr class="separator:aaf0777e82c79bd9e800effd54057bffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7fb4ff270e31b8d0a490340ce5478a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7fb4ff270e31b8d0a490340ce5478a8"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa7fb4ff270e31b8d0a490340ce5478a8">hasSSE5</a> () const </td></tr>
<tr class="memdesc:aa7fb4ff270e31b8d0a490340ce5478a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether SSE5 instructions are supported (reserved on Intel). <br/></td></tr>
<tr class="separator:aa7fb4ff270e31b8d0a490340ce5478a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c16e8698148087f00b7c5969e09cc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24c16e8698148087f00b7c5969e09cc4"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a24c16e8698148087f00b7c5969e09cc4">hasSKINIT</a> () const </td></tr>
<tr class="memdesc:a24c16e8698148087f00b7c5969e09cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether SKINIT and STGI are supported (reserved on Intel). <br/></td></tr>
<tr class="separator:a24c16e8698148087f00b7c5969e09cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d36ff8293354eb30bda935926fedad7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d36ff8293354eb30bda935926fedad7"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a1d36ff8293354eb30bda935926fedad7">hasWDT</a> () const </td></tr>
<tr class="memdesc:a1d36ff8293354eb30bda935926fedad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns whether the watchdog timer is supported (reserved on Intel). <br/></td></tr>
<tr class="separator:a1d36ff8293354eb30bda935926fedad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-methods"></a>
Private Member Functions</h2></td></tr>
<tr class="memitem:a705de6e8cdaa504f0c5198655ec128cc"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a705de6e8cdaa504f0c5198655ec128cc">CPUInfo</a> ()</td></tr>
<tr class="memdesc:a705de6e8cdaa504f0c5198655ec128cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Make the constructor private so the class cannot be derived from and thus complete the Singleton design pattern.  <a href="#a705de6e8cdaa504f0c5198655ec128cc">More...</a><br/></td></tr>
<tr class="separator:a705de6e8cdaa504f0c5198655ec128cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pri-attribs"></a>
Private Attributes</h2></td></tr>
<tr class="memitem:a8d08d0ef8edc4e04458b68ef4c19aaf5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d08d0ef8edc4e04458b68ef4c19aaf5"></a>
char&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a8d08d0ef8edc4e04458b68ef4c19aaf5">m_vendor</a> [3 *4+1]</td></tr>
<tr class="memdesc:a8d08d0ef8edc4e04458b68ef4c19aaf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stores the vendor string incl. trailing zero. <br/></td></tr>
<tr class="separator:a8d08d0ef8edc4e04458b68ef4c19aaf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90645ebe7ad37b9e078ab8ed00afa70e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90645ebe7ad37b9e078ab8ed00afa70e"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a90645ebe7ad37b9e078ab8ed00afa70e">m_00000001_ebx</a></td></tr>
<tr class="memdesc:a90645ebe7ad37b9e078ab8ed00afa70e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID standard miscellaneous flags. <br/></td></tr>
<tr class="separator:a90645ebe7ad37b9e078ab8ed00afa70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e952d2195c684203604d4fad5327ff1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e952d2195c684203604d4fad5327ff1"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a2e952d2195c684203604d4fad5327ff1">m_00000004_eax</a></td></tr>
<tr class="memdesc:a2e952d2195c684203604d4fad5327ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID standard cache parameters. <br/></td></tr>
<tr class="separator:a2e952d2195c684203604d4fad5327ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e5024e90ad7059d4171c7cb6c0642ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e5024e90ad7059d4171c7cb6c0642ec"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7e5024e90ad7059d4171c7cb6c0642ec">m_80000008_ecx</a></td></tr>
<tr class="memdesc:a7e5024e90ad7059d4171c7cb6c0642ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID extended address sizes. <br/></td></tr>
<tr class="separator:a7e5024e90ad7059d4171c7cb6c0642ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a893a26d3afd903db362ab799c9074436"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a893a26d3afd903db362ab799c9074436"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a></td></tr>
<tr class="memdesc:a893a26d3afd903db362ab799c9074436"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID standard feature flags, part 1. <br/></td></tr>
<tr class="separator:a893a26d3afd903db362ab799c9074436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89b1672d550c652e24da3407c125d3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad89b1672d550c652e24da3407c125d3e"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a></td></tr>
<tr class="memdesc:ad89b1672d550c652e24da3407c125d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID standard feature flags, part 2. <br/></td></tr>
<tr class="separator:ad89b1672d550c652e24da3407c125d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8d65ef590f5cc1abcf48ee94eb8aca8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8d65ef590f5cc1abcf48ee94eb8aca8"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a></td></tr>
<tr class="memdesc:ad8d65ef590f5cc1abcf48ee94eb8aca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID extended feature flags, part 1. <br/></td></tr>
<tr class="separator:ad8d65ef590f5cc1abcf48ee94eb8aca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb18bd80c17b035a65bbd5b6bc47c489"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb18bd80c17b035a65bbd5b6bc47c489"></a>
unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a></td></tr>
<tr class="memdesc:adb18bd80c17b035a65bbd5b6bc47c489"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID extended feature flags, part 2. <br/></td></tr>
<tr class="separator:adb18bd80c17b035a65bbd5b6bc47c489"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a8604dc3287d7aab2be256ca988e61913"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8604dc3287d7aab2be256ca988e61913"></a>
class&#160;</td><td class="memItemRight" valign="bottom"><b>global::Singleton&lt; CPUInfo &gt;</b></td></tr>
<tr class="separator:a8604dc3287d7aab2be256ca988e61913"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_static_methods_classgale_1_1global_1_1_singleton"><td colspan="2" onclick="javascript:toggleInherit('pub_static_methods_classgale_1_1global_1_1_singleton')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classgale_1_1global_1_1_singleton.html">gale::global::Singleton&lt; CPUInfo &gt;</a></td></tr>
<tr class="memitem:ac0230dcbb340cbb7ddb4572c31e1785e inherit pub_static_methods_classgale_1_1global_1_1_singleton"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0230dcbb340cbb7ddb4572c31e1785e"></a>
static CPUInfo &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1global_1_1_singleton.html#ac0230dcbb340cbb7ddb4572c31e1785e">the</a> ()</td></tr>
<tr class="memdesc:ac0230dcbb340cbb7ddb4572c31e1785e inherit pub_static_methods_classgale_1_1global_1_1_singleton"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a reference to the one and only instance of this class. <br/></td></tr>
<tr class="separator:ac0230dcbb340cbb7ddb4572c31e1785e inherit pub_static_methods_classgale_1_1global_1_1_singleton"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classgale_1_1global_1_1_singleton"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classgale_1_1global_1_1_singleton')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classgale_1_1global_1_1_singleton.html">gale::global::Singleton&lt; CPUInfo &gt;</a></td></tr>
<tr class="memitem:acc62020405c86058d0cc950a3b3bc96b inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc62020405c86058d0cc950a3b3bc96b"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1global_1_1_singleton.html#acc62020405c86058d0cc950a3b3bc96b">Singleton</a> ()</td></tr>
<tr class="memdesc:acc62020405c86058d0cc950a3b3bc96b inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent the creation of a new singleton instance. <br/></td></tr>
<tr class="separator:acc62020405c86058d0cc950a3b3bc96b inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc783dffd3f552f2872a97e9ef33743 inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afbc783dffd3f552f2872a97e9ef33743"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classgale_1_1global_1_1_singleton.html#afbc783dffd3f552f2872a97e9ef33743">~Singleton</a> ()</td></tr>
<tr class="memdesc:afbc783dffd3f552f2872a97e9ef33743 inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent the destruction, e.g. via pointer deletion. <br/></td></tr>
<tr class="separator:afbc783dffd3f552f2872a97e9ef33743 inherit pro_methods_classgale_1_1global_1_1_singleton"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Using the x86 CPUID instruction, this class reports detailed processor capabilities. </p>
<p>For details consult these documents:</p>
<ul>
<li>Intel Processor Identification and the CPUID Instruction, see <a href="http://www.intel.com/Assets/PDF/appnote/241618.pdf">http://www.intel.com/Assets/PDF/appnote/241618.pdf</a>.</li>
<li>AMD CPUID Specification, see <a href="http://support.amd.com/us/Processor_TechDocs/25481.pdf">http://support.amd.com/us/Processor_TechDocs/25481.pdf</a>. </li>
</ul>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a705de6e8cdaa504f0c5198655ec128cc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">gale::system::CPUInfo::CPUInfo </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">private</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Make the constructor private so the class cannot be derived from and thus complete the Singleton design pattern. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a6456485179d9468228194fc8f7f8c894">hasCPUID()</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a90645ebe7ad37b9e078ab8ed00afa70e">m_00000001_ebx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a2e952d2195c684203604d4fad5327ff1">m_00000004_eax</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a7e5024e90ad7059d4171c7cb6c0642ec">m_80000008_ecx</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a8d08d0ef8edc4e04458b68ef4c19aaf5">m_vendor</a>, <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#aa3fed261a3f2ca394ee115166220fbb7">maxCPUIDExtFunc()</a>, and <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a42a8f7c3d2de6d98b0a4691ed59b0de7">maxCPUIDStdFunc()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a42a8f7c3d2de6d98b0a4691ed59b0de7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int gale::system::CPUInfo::maxCPUIDStdFunc </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the highest standard function number supported and fills out the vendor string information. </p>

<p>Referenced by <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a705de6e8cdaa504f0c5198655ec128cc">CPUInfo()</a>, and <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a366d09d492bd688cd629f007c3f868c5">logicalProcsPerCore()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5f60885dd069c2f684200737fcebd35"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPAE </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Physical Address Extension (more than 32 bits) is supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="abe3971450c7352eb1dc5431a002049c0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasAPIC </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether an Advanced Programmable Interrupt Controller is available and enabled. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="adcc770f947c8aea5a53d64c6d1348461"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSEP </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the fast system call (SYSENTER / SYSEXIT) instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="acfbf08b345f4015df6530f894bce97cb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPGE </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Page Global Extensions are supported in the page directory / table entries. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a5c3601994e34de4042e30cb6bd6fa942"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPSE36 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor allows the Page Size Extension to address physical memory beyond 4 GiB. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a091a007d2ed0f846a1c60d6b93fe4b88"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPSN </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor has a 96-bit serial number (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a0abf0947b87ad00ccf46e33844e8ab3a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasDS </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor is able to write a history of branch addresses into a Debug Store (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a688c2d237fd59a001837a225114b0901"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasACPI </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements temperature monitoring and performance modulation under software control (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a09addf294cd72627810ae3f1267cadfe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasFXSR </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the fast floating-point save and restore instructions (FXSAVE / FXRSTOR) are supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="ae23f46e594e3b8cd06890b4ae18a493a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Streaming SIMD Extension instruction set is supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a7302e1179e85999ebaa9289aa2ff4e42"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE2 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Streaming SIMD Extension 2 instruction set is supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="af81b45dad3cffade76e5e786476dbb88"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSS </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Self-Snooping of its cache to manage conflicting memory types (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a16e8089ccab86d23b4d7679e54572d4b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasHTT </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether Multi-Threading capability is present, allowing the processor to operate as multiple logical units (because there either is Hyper-Threading Technology or more than one core per processor available). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

<p>Referenced by <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ab7f6f8400410f12c7dd54f265786c3aa">coresPerPhysicalProc()</a>, and <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a366d09d492bd688cd629f007c3f868c5">logicalProcsPerCore()</a>.</p>

</div>
</div>
<a class="anchor" id="a0aeca336c8d6f90347e34f56720153f8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasTM </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements the Thermal Monitor automatic thermal control circuit (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a371e84be20702c4105d3465089e64241"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasIA64 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor has capabilities of the Intel Itanium processor family and is currently operating in IA32 emulation mode (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="ae9ea0f7e92d61303f7cfcee518d7935a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPBE </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports returning from stop-clock state to handle interrupts (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#a893a26d3afd903db362ab799c9074436">m_00000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="af68dccbc59381d66be98ae0e31841abd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE3 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the Streaming SIMD Extension 3 instruction set is supported. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="adb6ac349c5c42004681a9a743b541612"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasDTES64 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor has the ability to write a history of the 64-bit branch to and from addresses into a memory buffer (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a0c9050fbbe0c07f3a843480a6ebbae01"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasMONITOR </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the MONITOR and MWAIT instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="af86b68f0c1ff9f121751e34ec3745ff8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasDSCPL </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports extensions to the Debug Store to allow for branch message storage qualified by CPL (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a87135bcd26a33ab2545b260fe80983d3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasVMX </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Intel Virtualization Technology (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="ab6488aa3756c11349a16116b3c4a6488"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSMX </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Intel Trusted Execution Technology (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a2506bb701f49c3473e2a09b0a981cce8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasEST </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements second generation Intel SpeedStep Technology (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="ae5343800d2545f3e6017cd2931bfb03a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasTM2 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements the Thermal Monitor 2 automatic thermal control circuit (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a1015c64d10910a3173954144251e56f5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSSE3 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the Supplemental Streaming SIMD Extension 3 instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="ae35b1276b79cda780e42dbcb065d91f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasCID </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the L1 data cache mode can be set to either adaptive mode or shared mode by the BIOS (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="abe68217617554b5c329afc0167866995"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasTPR </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports to disable sending Task Priority messages (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a4b4bad2e2ee770801ba2348a83c29de0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasPDCM </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor has performance monitoring and debug capabilities (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="acc6f63d57d8d7eda31df02556c2fbc3a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasDCA </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Direct Cache Access to prefetch data from a memory mapped device (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a78138501fc7c1e7d94729302987449e7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE41 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the Streaming SIMD Extensions 4.1 instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a78f48fb7fec5b4ddf8572bbca14098da"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSSE42 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the Streaming SIMD Extensions 4.2 instructions (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a53b7d59e8976432393feefab323e6775"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasMOVBE </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the MOVBE instruction (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="ae09134c007ac66569fecf744d575dd7f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasXSAVE </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the XSAVE / XRSTOR extended states feature (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a76dee7c9a0451da7cbf7cac0634033a2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasOSXSAVE </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor was enabled by the OS to support extended state management using XSAVE / XRSTOR (reserved on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad89b1672d550c652e24da3407c125d3e">m_00000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a6cf5226de1970f088fb3f3f68f29693e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSYSCALL </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the SYSCALL and SYSRET instructions. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a78aba1b0e0bf9ec054639a809888a4e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasXDB </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the XD Bit to support no-execute page protection in PAE. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a5e0a78dc2e8e77f666d5417d97600236"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasMMXExt </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports AMD extensions to MMX instructions (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a84e12868a9126fa000f69dbc8e452030"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasFFXSR </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor implements FXSAVE and FXRSTOR instruction optimizations (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a6888c05828228a6efdf915731c4e31a9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasRDTSCP </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports the RDTSCP instruction (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="ab4f8992240ebfc2ecf798d4e6854b087"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasIntel64 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports 64-bit extensions to the IA-32 (slightly different meaning on AMD). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="ac6ad6fdd1d1c3e8d747b7bc2bbfd7d56"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasAMD64 </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Long Mode to access 64-bit instructions and registers, running 32-bit and 16-bit programs in a compatibility sub-mode (slightly different meaning on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="ae07fe066b46ed580dba0e7bf7d11524c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::has3DNowExt </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports AMD extensions to 3DNow! instructions (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a9aa22cdbbba4d068270763d8b871644a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::has3DNow </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the 3DNow! instruction set is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#ad8d65ef590f5cc1abcf48ee94eb8aca8">m_80000001_edx</a>.</p>

</div>
</div>
<a class="anchor" id="a4eeb69b8a692b3bb56229bdcc2dc3594"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasLAHF </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the LAHF / SAHF instructions are supported in 64-bit sub-mode. </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a5621c1f5d9b3cf99f79f2ee26303b108"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasCmpLegacy </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor's legacy mode is to do multi-processing, i.e. </p>
<p>if multiple cores are present (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a4bed94a51a611c488aa698497f59cd1b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasSVM </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the processor supports Secure Virtual Machine feature (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a0df7c66038a528bb9258a1155cb6d741"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasExtAPICSpace </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the extended APIC register space is present (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="aa98e95f851c9a92b0b01ec015325b7c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasABM </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether advanced bit manipulation via the LZCNT instruction is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a4fa1fe6ed41aabe2ece1981839af9469"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasMisaligedSSE </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether misaligned access for SSE instructions is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="a4a5383b3df2966312a5fe5d7804fe842"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::has3DNowPrefetch </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the PREFETCH and PREFETCHW instructions are supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="af2f510c37b4f87a8621391148c6a729e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasOSVW </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether the OS visible work-around information is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<a class="anchor" id="aaf0777e82c79bd9e800effd54057bffd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool gale::system::CPUInfo::hasIBS </td>
          <td>(</td>
          <td class="paramname">)</td><td></td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns whether instruction based sampling is supported (reserved on Intel). </p>

<p>References <a class="el" href="classgale_1_1system_1_1_c_p_u_info.html#adb18bd80c17b035a65bbd5b6bc47c489">m_80000001_ecx</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/gale/system/<a class="el" href="cpuinfo_8h_source.html">cpuinfo.h (Last modified in b7b3e5b)</a></li>
<li>source/cpuinfo.cpp (Last modified in b7b3e5b)</li>
</ul>
</div><!-- contents -->
<hr class="footer" />
<div style="text-align: center; padding-bottom: 10px">
    <div style="float: left; padding-left: 10px">
        <small>Donations are appreciated via</small>
        <script type="text/javascript">
            var flattr_url='http://threekings.tk/gale/';
            var flattr_btn='compact';
        </script>
        <span style="display: inline-block; vertical-align: middle"><script src="http://api.flattr.com/button/load.js" type="text/javascript"></script></span>
    </div>
    <span>
        <small>Generated on Mon Jul 21 2014 03:05:12 (CET) using</small>
        <a href="http://www.doxygen.org/"><img style="vertical-align: middle" src="doxygen.png" width="70" height="21" border="0" alt="Doxygen Logo"></a>
        <small>1.8.4</small>
    </span>
    <div style="float: right; padding-right: 10px">
        <small>GALE is generously hosted by</small>
        <a href="https://sourceforge.net/"><img style="vertical-align: middle" src="https://a.fsdn.com/con/img/sftheme/logo.png" width="138" height="21" border="0" alt="SourceForge Logo"></a>
    </div>
</div>
