{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516805636020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516805636025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 15:53:55 2018 " "Processing started: Wed Jan 24 15:53:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516805636025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516805636025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hochpass -c hochpass " "Command: quartus_map --read_settings_files=on --write_settings_files=off hochpass -c hochpass" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516805636026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1516805637030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mult0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mult0-SYN " "Found design unit 1: lpm_mult0-SYN" {  } { { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637499 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult0 " "Found entity 1: lpm_mult0" {  } { { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516805637499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_add_sub0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637544 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516805637544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637598 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516805637598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637645 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516805637645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hochpass.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hochpass.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hochpass " "Found entity 1: hochpass" {  } { { "hochpass.bdf" "" { Schematic "E:/FPGA Praktikum/Filter/Hochpass/hochpass.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805637717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516805637717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hochpass " "Elaborating entity \"hochpass\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1516805637930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:inst5 " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:inst5\"" {  } { { "hochpass.bdf" "inst5" { Schematic "E:/FPGA Praktikum/Filter/Hochpass/hochpass.bdf" { { 528 816 976 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805637984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516805638084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638085 ""}  } { { "lpm_add_sub0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_add_sub0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516805638085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e8i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e8i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e8i " "Found entity 1: add_sub_e8i" {  } { { "db/add_sub_e8i.tdf" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/db/add_sub_e8i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805638172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516805638172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e8i lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_e8i:auto_generated " "Elaborating entity \"add_sub_e8i\" for hierarchy \"lpm_add_sub0:inst5\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_e8i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult0 lpm_mult0:inst4 " "Elaborating entity \"lpm_mult0\" for hierarchy \"lpm_mult0:inst4\"" {  } { { "hochpass.bdf" "inst4" { Schematic "E:/FPGA Praktikum/Filter/Hochpass/hochpass.bdf" { { 304 472 568 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.vhd" "lpm_mult_component" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516805638361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 14 " "Parameter \"lpm_widtha\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 3 " "Parameter \"lpm_widthb\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638361 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 17 " "Parameter \"lpm_widthp\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638361 ""}  } { { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516805638361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multcore lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core " "Elaborating entity \"multcore\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\"" {  } { { "lpm_mult.tdf" "mult_core" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 322 5 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod " "Elaborating entity \"mul_lfrg\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\"" {  } { { "multcore.tdf" "mul_lfrg_first_mod" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638516 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 298 9 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod " "Elaborating entity \"mul_lfrg\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\"" {  } { { "multcore.tdf" "mul_lfrg_last_mod" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 310 10 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 310 10 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mpar_add lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder " "Elaborating entity \"mpar_add\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\"" {  } { { "multcore.tdf" "padder" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 407 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 407 9 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\"" {  } { { "mpar_add.tdf" "booth_adder_right" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638639 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lf " "Found entity 1: add_sub_0lf" {  } { { "db/add_sub_0lf.tdf" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/db/add_sub_0lf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805638754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516805638754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lf lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_0lf:auto_generated " "Elaborating entity \"add_sub_0lf\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\|add_sub_0lf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\"" {  } { { "mpar_add.tdf" "adder\[0\]" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i1h " "Found entity 1: add_sub_i1h" {  } { { "db/add_sub_i1h.tdf" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/db/add_sub_i1h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516805638911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516805638911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i1h lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_i1h:auto_generated " "Elaborating entity \"add_sub_i1h\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|add_sub_i1h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00031 " "Elaborating entity \"mul_lfrg\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00031\"" {  } { { "multcore.tdf" "\$00031" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638939 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00031 lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 958 39 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00033 " "Elaborating entity \"mul_lfrg\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00033\"" {  } { { "multcore.tdf" "\$00033" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638962 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00033 lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 970 44 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00035 " "Elaborating entity \"mul_lfrg\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00035\"" {  } { { "multcore.tdf" "\$00035" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 1014 54 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805638987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00035 lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 1014 54 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_lfrg lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00037 " "Elaborating entity \"mul_lfrg\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00037\"" {  } { { "multcore.tdf" "\$00037" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 1025 59 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00037 lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 1025 59 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mult.tdf" "external_latency_ffs" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639091 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs lpm_mult0:inst4\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult0:inst4\|lpm_mult:lpm_mult_component\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "lpm_mult0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_mult0.vhd" 77 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst8 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst8\"" {  } { { "hochpass.bdf" "inst8" { Schematic "E:/FPGA Praktikum/Filter/Hochpass/hochpass.bdf" { { 232 368 480 280 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "LPM_CONSTANT_component" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516805639239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant1:inst8\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 6 " "Parameter \"lpm_cvalue\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639239 ""}  } { { "lpm_constant1.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516805639239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst7 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst7\"" {  } { { "hochpass.bdf" "inst7" { Schematic "E:/FPGA Praktikum/Filter/Hochpass/hochpass.bdf" { { 224 168 280 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516805639379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516805639379 ""}  } { { "lpm_constant0.vhd" "" { Text "E:/FPGA Praktikum/Filter/Hochpass/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1516805639379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1516805641274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1516805642441 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516805642441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1516805643015 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1516805643015 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1516805643015 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1516805643015 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516805643414 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 15:54:03 2018 " "Processing ended: Wed Jan 24 15:54:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516805643414 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516805643414 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516805643414 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516805643414 ""}
