module pc(
    input clk,
    input reset,
    input [31:0] next_addr,
    output reg [31:0] pc_out
);

    always @(posedge clk or posedge reset) begin
        if (reset)
            pc_out <= 32'h00400000; // default reset PC
        else
            pc_out <= next_addr;
    end

endmodule
