
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2831.594 ; gain = 2.016 ; free physical = 331316 ; free virtual = 414077
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper" "*.svh"]] 
# }
# synth_design -top wb_conmax_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top wb_conmax_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 65911
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 297223 ; free virtual = 379985
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax.v:60]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_master_if' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_master_if.v:60]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_master_if.v:441]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_master_if.v:585]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_master_if.v:609]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_master_if.v:633]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_master_if' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_master_if.v:60]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_slave_if.v:60]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_arb' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_arb.v:62]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_arb' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_arb.v:62]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_msel.v:60]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_pri_enc.v:60]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_pri_dec.v:60]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_pri_dec.v:60]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_pri_enc.v:60]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_msel.v:60]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_slave_if.v:295]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_slave_if.v:309]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_slave_if.v:323]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_slave_if.v:351]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_slave_if.v:391]
INFO: [Synth 8-226] default block is never used [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_slave_if.v:405]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_slave_if.v:60]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_rf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_rf.v:60]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_rf' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax_rf.v:60]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_top' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/wb_conmax.v:60]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 315410 ; free virtual = 398199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 316118 ; free virtual = 398965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 315986 ; free virtual = 398833
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_conmax_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grant0 |                              000 |                              000
                  grant7 |                              001 |                              111
                  grant6 |                              010 |                              110
                  grant5 |                              011 |                              101
                  grant4 |                              100 |                              100
                  grant3 |                              101 |                              011
                  grant2 |                              110 |                              010
                  grant1 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wb_conmax_arb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 314531 ; free virtual = 397319
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 17    
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 274   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 128   
	   8 Input    3 Bit        Muxes := 80    
	  57 Input    3 Bit        Muxes := 80    
	   4 Input    3 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 32    
	   2 Input    1 Bit        Muxes := 257   
	   7 Input    1 Bit        Muxes := 640   
	   8 Input    1 Bit        Muxes := 80    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:02:56 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 302952 ; free virtual = 386268
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:59 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 305761 ; free virtual = 389083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:51 ; elapsed = 00:03:04 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 303075 ; free virtual = 386397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:58 ; elapsed = 00:03:11 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 305335 ; free virtual = 388666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:58 ; elapsed = 00:03:11 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 305680 ; free virtual = 389011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:59 ; elapsed = 00:03:12 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 306832 ; free virtual = 390144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:59 ; elapsed = 00:03:12 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 308089 ; free virtual = 391400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:59 ; elapsed = 00:03:12 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 308088 ; free virtual = 391400
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:59 ; elapsed = 00:03:12 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 308081 ; free virtual = 391393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |   762|
|4     |LUT3  |   994|
|5     |LUT4  |   304|
|6     |LUT5  |   672|
|7     |LUT6  |  4312|
|8     |MUXF7 |  1904|
|9     |MUXF8 |   288|
|10    |FDCE  |   576|
|11    |FDRE  |   194|
|12    |IBUF  |  1130|
|13    |OBUF  |  1416|
+------+------+------+

Report Instance Areas: 
+------+-----------+----------------------+------+
|      |Instance   |Module                |Cells |
+------+-----------+----------------------+------+
|1     |top        |                      | 12555|
|2     |  m0       |wb_conmax_master_if   |    48|
|3     |  m1       |wb_conmax_master_if_0 |    49|
|4     |  m2       |wb_conmax_master_if_1 |    48|
|5     |  m3       |wb_conmax_master_if_2 |    49|
|6     |  m4       |wb_conmax_master_if_3 |    48|
|7     |  m5       |wb_conmax_master_if_4 |    49|
|8     |  m6       |wb_conmax_master_if_5 |    48|
|9     |  m7       |wb_conmax_master_if_6 |    49|
|10    |  rf       |wb_conmax_rf          |  3375|
|11    |  s0       |wb_conmax_slave_if    |   281|
|12    |    msel   |wb_conmax_msel_95     |   272|
|13    |      arb0 |wb_conmax_arb_96      |     5|
|14    |      arb1 |wb_conmax_arb_97      |   232|
|15    |      arb2 |wb_conmax_arb_98      |     7|
|16    |      arb3 |wb_conmax_arb_99      |    26|
|17    |  s1       |wb_conmax_slave_if_7  |   329|
|18    |    msel   |wb_conmax_msel_90     |   320|
|19    |      arb0 |wb_conmax_arb_91      |     5|
|20    |      arb1 |wb_conmax_arb_92      |   280|
|21    |      arb2 |wb_conmax_arb_93      |     7|
|22    |      arb3 |wb_conmax_arb_94      |    26|
|23    |  s10      |wb_conmax_slave_if_8  |   281|
|24    |    msel   |wb_conmax_msel_85     |   272|
|25    |      arb0 |wb_conmax_arb_86      |     5|
|26    |      arb1 |wb_conmax_arb_87      |   232|
|27    |      arb2 |wb_conmax_arb_88      |     7|
|28    |      arb3 |wb_conmax_arb_89      |    26|
|29    |  s11      |wb_conmax_slave_if_9  |   305|
|30    |    msel   |wb_conmax_msel_80     |   296|
|31    |      arb0 |wb_conmax_arb_81      |     5|
|32    |      arb1 |wb_conmax_arb_82      |   256|
|33    |      arb2 |wb_conmax_arb_83      |     7|
|34    |      arb3 |wb_conmax_arb_84      |    26|
|35    |  s12      |wb_conmax_slave_if_10 |   281|
|36    |    msel   |wb_conmax_msel_75     |   272|
|37    |      arb0 |wb_conmax_arb_76      |     5|
|38    |      arb1 |wb_conmax_arb_77      |   232|
|39    |      arb2 |wb_conmax_arb_78      |     7|
|40    |      arb3 |wb_conmax_arb_79      |    26|
|41    |  s13      |wb_conmax_slave_if_11 |   353|
|42    |    msel   |wb_conmax_msel_70     |   344|
|43    |      arb0 |wb_conmax_arb_71      |     5|
|44    |      arb1 |wb_conmax_arb_72      |   304|
|45    |      arb2 |wb_conmax_arb_73      |     7|
|46    |      arb3 |wb_conmax_arb_74      |    26|
|47    |  s14      |wb_conmax_slave_if_12 |   281|
|48    |    msel   |wb_conmax_msel_65     |   272|
|49    |      arb0 |wb_conmax_arb_66      |     5|
|50    |      arb1 |wb_conmax_arb_67      |   232|
|51    |      arb2 |wb_conmax_arb_68      |     7|
|52    |      arb3 |wb_conmax_arb_69      |    26|
|53    |  s15      |wb_conmax_slave_if_13 |   718|
|54    |    msel   |wb_conmax_msel_60     |   709|
|55    |      arb0 |wb_conmax_arb_61      |     5|
|56    |      arb1 |wb_conmax_arb_62      |   668|
|57    |      arb2 |wb_conmax_arb_63      |     7|
|58    |      arb3 |wb_conmax_arb_64      |    27|
|59    |  s2       |wb_conmax_slave_if_14 |   281|
|60    |    msel   |wb_conmax_msel_55     |   272|
|61    |      arb0 |wb_conmax_arb_56      |     5|
|62    |      arb1 |wb_conmax_arb_57      |   232|
|63    |      arb2 |wb_conmax_arb_58      |     7|
|64    |      arb3 |wb_conmax_arb_59      |    26|
|65    |  s3       |wb_conmax_slave_if_15 |   305|
|66    |    msel   |wb_conmax_msel_50     |   296|
|67    |      arb0 |wb_conmax_arb_51      |     5|
|68    |      arb1 |wb_conmax_arb_52      |   256|
|69    |      arb2 |wb_conmax_arb_53      |     7|
|70    |      arb3 |wb_conmax_arb_54      |    26|
|71    |  s4       |wb_conmax_slave_if_16 |   281|
|72    |    msel   |wb_conmax_msel_45     |   272|
|73    |      arb0 |wb_conmax_arb_46      |     5|
|74    |      arb1 |wb_conmax_arb_47      |   232|
|75    |      arb2 |wb_conmax_arb_48      |     7|
|76    |      arb3 |wb_conmax_arb_49      |    26|
|77    |  s5       |wb_conmax_slave_if_17 |   329|
|78    |    msel   |wb_conmax_msel_40     |   320|
|79    |      arb0 |wb_conmax_arb_41      |     5|
|80    |      arb1 |wb_conmax_arb_42      |   280|
|81    |      arb2 |wb_conmax_arb_43      |     7|
|82    |      arb3 |wb_conmax_arb_44      |    26|
|83    |  s6       |wb_conmax_slave_if_18 |   281|
|84    |    msel   |wb_conmax_msel_35     |   272|
|85    |      arb0 |wb_conmax_arb_36      |     5|
|86    |      arb1 |wb_conmax_arb_37      |   232|
|87    |      arb2 |wb_conmax_arb_38      |     7|
|88    |      arb3 |wb_conmax_arb_39      |    26|
|89    |  s7       |wb_conmax_slave_if_19 |   305|
|90    |    msel   |wb_conmax_msel_30     |   296|
|91    |      arb0 |wb_conmax_arb_31      |     5|
|92    |      arb1 |wb_conmax_arb_32      |   256|
|93    |      arb2 |wb_conmax_arb_33      |     7|
|94    |      arb3 |wb_conmax_arb_34      |    26|
|95    |  s8       |wb_conmax_slave_if_20 |   281|
|96    |    msel   |wb_conmax_msel_25     |   272|
|97    |      arb0 |wb_conmax_arb_26      |     5|
|98    |      arb1 |wb_conmax_arb_27      |   232|
|99    |      arb2 |wb_conmax_arb_28      |     7|
|100   |      arb3 |wb_conmax_arb_29      |    26|
|101   |  s9       |wb_conmax_slave_if_21 |   329|
|102   |    msel   |wb_conmax_msel        |   320|
|103   |      arb0 |wb_conmax_arb         |     5|
|104   |      arb1 |wb_conmax_arb_22      |   280|
|105   |      arb2 |wb_conmax_arb_23      |     7|
|106   |      arb3 |wb_conmax_arb_24      |    26|
+------+-----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:59 ; elapsed = 00:03:12 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 308084 ; free virtual = 391396
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:59 ; elapsed = 00:03:13 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 308079 ; free virtual = 391391
Synthesis Optimization Complete : Time (s): cpu = 00:02:59 ; elapsed = 00:03:13 . Memory (MB): peak = 2839.605 ; gain = 7.863 ; free physical = 308091 ; free virtual = 391402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2860.703 ; gain = 0.000 ; free physical = 310410 ; free virtual = 393730
INFO: [Netlist 29-17] Analyzing 2192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2860.703 ; gain = 0.000 ; free physical = 315810 ; free virtual = 399149
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5e5a368c
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:19 ; elapsed = 00:03:24 . Memory (MB): peak = 2860.703 ; gain = 29.109 ; free physical = 315698 ; free virtual = 399031
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/util_temp_wb_conmax_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/timing_temp_wb_conmax_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3016.371 ; gain = 155.668 ; free physical = 311940 ; free virtual = 395290
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/power_temp_wb_conmax_top_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/wb_conmax_wrapper/power_temp_wb_conmax_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3156.422 ; gain = 140.051 ; free physical = 305885 ; free virtual = 389297
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:52:40 2022...
real 263.48
user 260.58
sys 19.29
