-- VHDL for IBM SMS ALD page 13.71.04.1
-- Title: E CH TAPE CONTROLS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/14/2020 11:11:01 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_71_04_1_E_CH_TAPE_CONTROLS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_SECOND_SAMPLE_B:	 in STD_LOGIC;
		MS_1401_MODE:	 in STD_LOGIC;
		PS_E_CH_TAPE_INDICATOR:	 in STD_LOGIC;
		MC_SELECT_AT_LOAD_POINT_STAR_E_CH:	 in STD_LOGIC;
		MS_RESET_END_OF_REEL_IND:	 in STD_LOGIC;
		MS_B_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_R_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_1401_MODE:	 in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA:	 in STD_LOGIC;
		PS_I_RING_8_TIME:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		MS_PROGRAM_RESET_2:	 in STD_LOGIC;
		PS_E_CH_BUSY_BUS:	 in STD_LOGIC;
		PS_M_OR_L_OP_CODES:	 in STD_LOGIC;
		PS_I_RING_10_TIME:	 in STD_LOGIC;
		MS_E_CH_BUSY_BUS:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_PERCENT_OR_COML_AT:	 in STD_LOGIC;
		MS_E_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		MS_E_CH_BUSY:	 in STD_LOGIC;
		PS_LOGIC_GATE_C_1:	 in STD_LOGIC;
		MS_E_CH_NOT_READY:	 in STD_LOGIC;
		MS_Q_OR_V_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_LAST_LOGIC_GATE_1:	 in STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME:	 in STD_LOGIC;
		PS_I_RING_6_TIME:	 in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE:	 in STD_LOGIC;
		PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER:	 out STD_LOGIC;
		MC_TURN_OFF_TAPE_IND_STAR_E_CH:	 out STD_LOGIC;
		MS_1401_UNIT_CTRL_DELAY:	 out STD_LOGIC;
		PS_E_CH_TAPE_CALL:	 out STD_LOGIC;
		MS_E_CH_TAPE_CALL:	 out STD_LOGIC;
		MS_1401_M_OR_L_TAPE_DELAY:	 out STD_LOGIC;
		MC_RESET_TAPE_SEL_REG_STAR_E_CH:	 out STD_LOGIC;
		MC_SET_TAPE_SEL_REG_STAR_E_CH:	 out STD_LOGIC;
		MS_UNIT_CONTROL_INST_RO_DELAY:	 out STD_LOGIC);
end ALD_13_71_04_1_E_CH_TAPE_CONTROLS;

architecture behavioral of ALD_13_71_04_1_E_CH_TAPE_CONTROLS is 

	signal OUT_3A_D: STD_LOGIC;
	signal OUT_5B_A: STD_LOGIC;
	signal OUT_4B_E: STD_LOGIC;
	signal OUT_2B_G: STD_LOGIC;
	signal OUT_2B_G_Latch: STD_LOGIC;
	signal OUT_1B_E: STD_LOGIC;
	signal OUT_1B_E_Latch: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_1C_G: STD_LOGIC;
	signal OUT_4D_G: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_4E_E: STD_LOGIC;
	signal OUT_1E_D: STD_LOGIC;
	signal OUT_4F_C: STD_LOGIC;
	signal OUT_3F_E: STD_LOGIC;
	signal OUT_3F_E_Latch: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_2F_C_Latch: STD_LOGIC;
	signal OUT_1F_D: STD_LOGIC;
	signal OUT_5G_G: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_2G_G: STD_LOGIC;
	signal OUT_1G_A: STD_LOGIC;
	signal OUT_5H_E: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_2H_C: STD_LOGIC;
	signal OUT_1H_E: STD_LOGIC;
	signal OUT_3I_C: STD_LOGIC;
	signal OUT_2I_P: STD_LOGIC;
	signal OUT_DOT_4D: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;
	signal OUT_DOT_5H: STD_LOGIC;
	signal OUT_DOT_2H: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;

begin

	OUT_3A_D <= NOT(PS_E_CH_SELECT_TAPE_DATA AND PS_E_CH_SECOND_SAMPLE_B AND MS_1401_MODE );
	OUT_5B_A <= NOT(MC_SELECT_AT_LOAD_POINT_STAR_E_CH );
	OUT_4B_E <= NOT(OUT_5B_A AND OUT_5C_D AND PS_UNIT_CTRL_OP_CODE );
	OUT_2B_G_Latch <= NOT(PS_E_CH_TAPE_INDICATOR AND OUT_1B_E );
	OUT_1B_E_Latch <= NOT(OUT_3A_D AND OUT_2B_G AND MS_RESET_END_OF_REEL_IND );
	OUT_5C_D <= NOT(MS_B_SYMBOL_OP_MODIFIER AND MS_R_SYMBOL_OP_MODIFIER );
	OUT_1C_G <= OUT_2B_G;
	OUT_4D_G <= NOT(PS_UNIT_CTRL_OP_CODE AND PS_1401_MODE );
	OUT_5E_G <= NOT(OUT_4B_E AND PS_E_CH_SELECT_TAPE_DATA AND PS_LOGIC_GATE_F_1 );
	OUT_4E_E <= NOT(PS_I_RING_8_TIME AND PS_E_CH_BUSY_BUS );
	OUT_1E_D <= NOT OUT_3F_E;
	OUT_4F_C <= NOT(PS_M_OR_L_OP_CODES AND PS_I_RING_10_TIME );
	OUT_3F_E_Latch <= NOT(OUT_2F_C AND MS_PROGRAM_RESET_2 AND MS_E_CH_BUSY_BUS );
	OUT_2F_C_Latch <= NOT(OUT_3F_E AND OUT_DOT_5H );
	OUT_1F_D <= NOT(OUT_2F_C );
	OUT_5G_G <= NOT(PS_LAST_INSN_RO_CYCLE AND PS_PERCENT_OR_COML_AT AND MS_E_SYMBOL_OP_MODIFIER );
	OUT_4G_C <= NOT(OUT_4B_E AND PS_E_CH_BUSY_BUS AND PS_1401_MODE );
	OUT_3G_D <= NOT(PS_E_CH_SELECT_TAPE_DATA AND MS_E_CH_BUSY AND PS_PERCENT_OR_COML_AT );
	OUT_2G_G <= NOT(PS_I_RING_6_OR_1401_AND_8_TIME AND PS_LOGIC_GATE_C_1 );
	OUT_1G_A <= OUT_DOT_2G;
	OUT_5H_E <= NOT(MS_E_CH_NOT_READY AND MS_Q_OR_V_SYMBOL_OP_MODIFIER AND MS_E_CH_BUSY );
	OUT_3H_C <= NOT(PS_E_CH_SELECT_TAPE_DATA AND MS_E_CH_BUSY AND PS_PERCENT_OR_COML_AT );
	OUT_2H_C <= NOT(PS_I_RING_6_OR_1401_AND_8_TIME AND PS_LAST_LOGIC_GATE_1 );
	OUT_1H_E <= OUT_DOT_2H;
	OUT_3I_C <= NOT(PS_UNIT_CTRL_OP_CODE AND PS_I_RING_6_TIME );

	SingleShot_2I: entity SingleShot
	    generic map(PULSETIME => 25000, CLOCKPERIOD => 10)
	    port map (
		FPGA_CLK => FPGA_CLK,
		IN3 => OUT_3I_C,	-- Pin L
		OUT1 => OUT_2I_P,
		IN1 => OPEN,
		IN2 => OPEN );

	OUT_DOT_4D <= OUT_4D_G OR OUT_4E_E;
	OUT_DOT_4F <= OUT_4F_C OR OUT_4G_C;
	OUT_DOT_5H <= OUT_5E_G OR OUT_5G_G OR OUT_5H_E;
	OUT_DOT_2H <= OUT_3H_C OR OUT_2H_C;
	OUT_DOT_2G <= OUT_3G_D OR OUT_2G_G;

	PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER <= OUT_5C_D;
	MC_TURN_OFF_TAPE_IND_STAR_E_CH <= OUT_1C_G;
	PS_E_CH_TAPE_CALL <= OUT_1E_D;
	MS_E_CH_TAPE_CALL <= OUT_1F_D;
	MC_RESET_TAPE_SEL_REG_STAR_E_CH <= OUT_1G_A;
	MC_SET_TAPE_SEL_REG_STAR_E_CH <= OUT_1H_E;
	MS_UNIT_CONTROL_INST_RO_DELAY <= OUT_2I_P;
	MS_1401_UNIT_CTRL_DELAY <= OUT_DOT_4D;
	MS_1401_M_OR_L_TAPE_DELAY <= OUT_DOT_4F;

	Latch_2B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2B_G_Latch,
		Q => OUT_2B_G,
		QBar => OPEN );

	Latch_1B: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_1B_E_Latch,
		Q => OUT_1B_E,
		QBar => OPEN );

	Latch_3F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_3F_E_Latch,
		Q => OUT_3F_E,
		QBar => OPEN );

	Latch_2F: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_2F_C_Latch,
		Q => OUT_2F_C,
		QBar => OPEN );


end;
