#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x642e778612b0 .scope module, "checker" "checker" 2 1;
 .timescale 0 0;
v0x642e778aa200_0 .var "checker_state", 1 0;
v0x642e778aa300_0 .var "ir", 15 0;
v0x642e778aa410_0 .var "rst", 0 0;
v0x642e778aa500_0 .net "sol_alu_carry", 0 0, v0x642e778806c0_0;  1 drivers
v0x642e778aa5f0_0 .net "sol_alu_flags", 4 0, L_0x642e778c0d90;  1 drivers
v0x642e778aa730_0 .net "sol_alu_o_w_out", 15 0, L_0x642e778c0c60;  1 drivers
v0x642e778aa840_0 .net "sol_alu_oe", 0 0, v0x642e77880780_0;  1 drivers
v0x642e778aa930_0 .net "sol_alu_opcode", 3 0, v0x642e77880840_0;  1 drivers
v0x642e778aaa40_0 .net "sol_biu_bus_out", 15 0, L_0x642e77828480;  1 drivers
v0x642e778aac10_0 .var "sol_clk", 0 0;
v0x642e778aacb0_0 .net "sol_exec_done", 0 0, L_0x642e778af800;  1 drivers
v0x642e778aad50_0 .net "sol_flags", 4 0, v0x642e778969f0_0;  1 drivers
v0x642e778aadf0_0 .net "sol_flags_we", 0 0, v0x642e77880c40_0;  1 drivers
v0x642e778aaee0_0 .net "sol_load_done", 0 0, L_0x642e778bf8b0;  1 drivers
v0x642e778aaf80_0 .net "sol_ma_oe", 0 0, v0x642e77880f80_0;  1 drivers
v0x642e778ab070_0 .net "sol_ma_out", 15 0, L_0x642e778c0e30;  1 drivers
v0x642e778ab110_0 .net "sol_ma_we", 0 0, v0x642e77881040_0;  1 drivers
v0x642e778ab310_0 .net "sol_pc_o_w_out", 15 0, L_0x642e778c0b70;  1 drivers
v0x642e778ab400_0 .net "sol_pc_oe", 0 0, v0x642e778813a0_0;  1 drivers
v0x642e778ab4f0_0 .net "sol_pc_we", 0 0, v0x642e77881460_0;  1 drivers
v0x642e778ab5e0_0 .net "sol_ram_o_w_out", 15 0, L_0x642e778c1060;  1 drivers
v0x642e778ab6f0_0 .net "sol_ram_oe", 0 0, v0x642e77881520_0;  1 drivers
v0x642e778ab7e0_0 .net "sol_ram_we", 0 0, v0x642e778815e0_0;  1 drivers
v0x642e778ab880_0 .net "sol_regs_addr", 2 0, v0x642e778816a0_0;  1 drivers
v0x642e778ab990_0 .net "sol_regs_oe", 0 0, v0x642e77881780_0;  1 drivers
v0x642e778aba80_0 .net "sol_regs_we", 0 0, v0x642e77881840_0;  1 drivers
v0x642e778abb70_0 .net "sol_rg_o_w_out", 15 0, L_0x642e778c08a0;  1 drivers
v0x642e778abc80_0 .net "sol_store_done", 0 0, L_0x642e778bff20;  1 drivers
v0x642e778abd20_0 .net "sol_t1_o_w_out", 15 0, L_0x642e778c09e0;  1 drivers
v0x642e778abe10_0 .net "sol_t1_oe", 0 0, v0x642e77881f30_0;  1 drivers
v0x642e778abf00_0 .net "sol_t1_we", 0 0, v0x642e77881ff0_0;  1 drivers
v0x642e778abff0_0 .net "sol_t2_o_w_out", 15 0, L_0x642e778c0a80;  1 drivers
v0x642e778ac100_0 .net "sol_t2_oe", 0 0, v0x642e778820b0_0;  1 drivers
v0x642e778ac400_0 .net "sol_t2_we", 0 0, v0x642e77882170_0;  1 drivers
v0x642e778ac4f0_0 .net "uut_alu_carry", 0 0, v0x642e778a0240_0;  1 drivers
v0x642e778ac5e0_0 .net "uut_alu_flags", 4 0, L_0x642e778c4260;  1 drivers
v0x642e778ac6f0_0 .net "uut_alu_o_w_out", 15 0, L_0x642e778c4130;  1 drivers
v0x642e778ac800_0 .net "uut_alu_oe", 0 0, v0x642e778a0300_0;  1 drivers
v0x642e778ac8f0_0 .net "uut_alu_opcode", 3 0, v0x642e778a03c0_0;  1 drivers
v0x642e778aca00_0 .net "uut_biu_bus_out", 15 0, L_0x642e778c40c0;  1 drivers
v0x642e778acac0_0 .var "uut_clk", 0 0;
v0x642e778acb60_0 .net "uut_exec_done", 0 0, L_0x642e778c2a20;  1 drivers
v0x642e778acc00_0 .net "uut_flags", 4 0, v0x642e778a66a0_0;  1 drivers
v0x642e778accf0_0 .net "uut_flags_we", 0 0, v0x642e778a07c0_0;  1 drivers
v0x642e778acde0_0 .net "uut_load_done", 0 0, L_0x642e778c2b10;  1 drivers
v0x642e778ace80_0 .net "uut_ma_oe", 0 0, v0x642e778a0ac0_0;  1 drivers
v0x642e778acf70_0 .net "uut_ma_out", 15 0, L_0x642e778c4300;  1 drivers
v0x642e778ad010_0 .net "uut_ma_we", 0 0, v0x642e778a0b80_0;  1 drivers
v0x642e778ad100_0 .net "uut_pc_o_w_out", 15 0, L_0x642e778c3dd0;  1 drivers
v0x642e778ad1f0_0 .net "uut_pc_oe", 0 0, v0x642e778a0ee0_0;  1 drivers
v0x642e778ad2e0_0 .net "uut_pc_we", 0 0, v0x642e778a0fa0_0;  1 drivers
v0x642e778ad3d0_0 .net "uut_ram_o_w_out", 15 0, L_0x642e778c4710;  1 drivers
v0x642e778ad4e0_0 .net "uut_ram_oe", 0 0, v0x642e778a1060_0;  1 drivers
v0x642e778ad5d0_0 .net "uut_ram_we", 0 0, v0x642e778a1120_0;  1 drivers
v0x642e778ad670_0 .net "uut_regs_addr", 2 0, v0x642e778a11e0_0;  1 drivers
v0x642e778ad780_0 .net "uut_regs_oe", 0 0, v0x642e778a12c0_0;  1 drivers
v0x642e778ad870_0 .net "uut_regs_we", 0 0, v0x642e778a1380_0;  1 drivers
v0x642e778ad960_0 .net "uut_rg_o_w_out", 15 0, L_0x642e778c3ab0;  1 drivers
v0x642e778ada70_0 .net "uut_store_done", 0 0, L_0x642e778c3130;  1 drivers
v0x642e778adb10_0 .net "uut_t1_o_w_out", 15 0, L_0x642e778c3bf0;  1 drivers
v0x642e778adc00_0 .net "uut_t1_oe", 0 0, v0x642e778a1a60_0;  1 drivers
v0x642e778adcf0_0 .net "uut_t1_we", 0 0, v0x642e778a1b20_0;  1 drivers
v0x642e778adde0_0 .net "uut_t2_o_w_out", 15 0, L_0x642e778c3ce0;  1 drivers
v0x642e778adef0_0 .net "uut_t2_oe", 0 0, v0x642e778a1be0_0;  1 drivers
v0x642e778adfe0_0 .net "uut_t2_we", 0 0, v0x642e778a1ca0_0;  1 drivers
L_0x642e778c1230 .part L_0x642e778c0e30, 0, 10;
L_0x642e778c48e0 .part L_0x642e778c4300, 0, 10;
S_0x642e7785f090 .scope module, "cu" "control_unit_sol" 2 37, 3 1 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "ir";
    .port_info 3 /INPUT 5 "flags";
    .port_info 4 /OUTPUT 1 "t1_oe";
    .port_info 5 /OUTPUT 1 "t1_we";
    .port_info 6 /OUTPUT 1 "t2_oe";
    .port_info 7 /OUTPUT 1 "t2_we";
    .port_info 8 /OUTPUT 1 "regs_oe";
    .port_info 9 /OUTPUT 1 "regs_we";
    .port_info 10 /OUTPUT 3 "regs_addr";
    .port_info 11 /OUTPUT 1 "alu_carry";
    .port_info 12 /OUTPUT 4 "alu_opcode";
    .port_info 13 /OUTPUT 1 "alu_oe";
    .port_info 14 /OUTPUT 1 "ram_we";
    .port_info 15 /OUTPUT 1 "ram_oe";
    .port_info 16 /OUTPUT 1 "ma_oe";
    .port_info 17 /OUTPUT 1 "ma_we";
    .port_info 18 /OUTPUT 1 "pc_oe";
    .port_info 19 /OUTPUT 1 "pc_we";
    .port_info 20 /OUTPUT 1 "load_done";
    .port_info 21 /OUTPUT 1 "exec_done";
    .port_info 22 /OUTPUT 1 "store_done";
    .port_info 23 /OUTPUT 1 "flags_we";
P_0x642e7786a580 .param/l "ADC" 1 3 59, C4<0000>;
P_0x642e7786a5c0 .param/l "AND" 1 3 63, C4<0100>;
P_0x642e7786a600 .param/l "BA" 1 3 56, C4<110>;
P_0x642e7786a640 .param/l "BB" 1 3 57, C4<111>;
P_0x642e7786a680 .param/l "CALL" 1 3 35, +C4<00000000000000000000000000100001>;
P_0x642e7786a6c0 .param/l "EXEC" 1 3 33, +C4<00000000000000000000000000011110>;
P_0x642e7786a700 .param/l "EXEC_DONE" 1 3 30, +C4<00000000000000000000000000000010>;
P_0x642e7786a740 .param/l "FLAG_C" 1 3 71, +C4<00000000000000000000000000000000>;
P_0x642e7786a780 .param/l "INIT" 1 3 28, +C4<00000000000000000000000000000000>;
P_0x642e7786a7c0 .param/l "LOAD" 1 3 32, +C4<00000000000000000000000000000100>;
P_0x642e7786a800 .param/l "LOAD_DONE" 1 3 29, +C4<00000000000000000000000000000001>;
P_0x642e7786a840 .param/l "NOT" 1 3 62, C4<0011>;
P_0x642e7786a880 .param/l "OR" 1 3 64, C4<0101>;
P_0x642e7786a8c0 .param/l "POP" 1 3 36, +C4<00000000000000000000000000100011>;
P_0x642e7786a900 .param/l "PUSH" 1 3 34, +C4<00000000000000000000000000011111>;
P_0x642e7786a940 .param/l "SAR" 1 3 68, C4<1001>;
P_0x642e7786a980 .param/l "SBB1" 1 3 60, C4<0001>;
P_0x642e7786a9c0 .param/l "SBB2" 1 3 61, C4<0010>;
P_0x642e7786aa00 .param/l "SHL" 1 3 66, C4<0111>;
P_0x642e7786aa40 .param/l "SHR" 1 3 67, C4<1000>;
P_0x642e7786aa80 .param/l "SP" 1 3 53, C4<011>;
P_0x642e7786aac0 .param/l "STORE" 1 3 37, +C4<00000000000000000000000000110010>;
P_0x642e7786ab00 .param/l "STORE_DONE" 1 3 31, +C4<00000000000000000000000000000011>;
P_0x642e7786ab40 .param/l "XA" 1 3 54, C4<100>;
P_0x642e7786ab80 .param/l "XB" 1 3 55, C4<101>;
P_0x642e7786abc0 .param/l "XOR" 1 3 65, C4<0110>;
L_0x642e77826000 .functor BUFZ 16, L_0x642e778af130, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x642e7787fdb0_0 .net *"_ivl_49", 31 0, L_0x642e778af760;  1 drivers
L_0x72cf5e23b018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e7787feb0_0 .net *"_ivl_52", 23 0, L_0x72cf5e23b018;  1 drivers
L_0x72cf5e23b060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x642e7787ff90_0 .net/2u *"_ivl_53", 31 0, L_0x72cf5e23b060;  1 drivers
v0x642e77880050_0 .net *"_ivl_57", 31 0, L_0x642e778bfa40;  1 drivers
L_0x72cf5e23b0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e77880130_0 .net *"_ivl_60", 23 0, L_0x72cf5e23b0a8;  1 drivers
L_0x72cf5e23b0f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x642e77880260_0 .net/2u *"_ivl_61", 31 0, L_0x72cf5e23b0f0;  1 drivers
v0x642e77880340_0 .net *"_ivl_65", 31 0, L_0x642e778bfd20;  1 drivers
L_0x72cf5e23b138 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e77880420_0 .net *"_ivl_68", 23 0, L_0x72cf5e23b138;  1 drivers
L_0x72cf5e23b180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x642e77880500_0 .net/2u *"_ivl_69", 31 0, L_0x72cf5e23b180;  1 drivers
v0x642e778805e0_0 .net *"_ivl_80", 15 0, L_0x642e77826000;  1 drivers
v0x642e778806c0_0 .var "alu_carry", 0 0;
v0x642e77880780_0 .var "alu_oe", 0 0;
v0x642e77880840_0 .var "alu_opcode", 3 0;
v0x642e77880920_0 .net "clk", 0 0, v0x642e778aac10_0;  1 drivers
v0x642e778809e0_0 .net "d", 0 0, L_0x642e778c0220;  1 drivers
v0x642e77880aa0_0 .net "exec_done", 0 0, L_0x642e778af800;  alias, 1 drivers
v0x642e77880b60_0 .net "flags", 4 0, v0x642e778969f0_0;  alias, 1 drivers
v0x642e77880c40_0 .var "flags_we", 0 0;
v0x642e77880d00_0 .net "ir", 15 0, v0x642e778aa300_0;  1 drivers
v0x642e77880de0_0 .net "ir_rev", 15 0, L_0x642e778af130;  1 drivers
v0x642e77880ec0_0 .net "load_done", 0 0, L_0x642e778bf8b0;  alias, 1 drivers
v0x642e77880f80_0 .var "ma_oe", 0 0;
v0x642e77881040_0 .var "ma_we", 0 0;
v0x642e77881100_0 .net "mod", 0 1, L_0x642e778c0310;  1 drivers
v0x642e778811e0_0 .var "next_state", 7 0;
v0x642e778812c0_0 .net "opc", 0 6, L_0x642e778c00b0;  1 drivers
v0x642e778813a0_0 .var "pc_oe", 0 0;
v0x642e77881460_0 .var "pc_we", 0 0;
v0x642e77881520_0 .var "ram_oe", 0 0;
v0x642e778815e0_0 .var "ram_we", 0 0;
v0x642e778816a0_0 .var "regs_addr", 2 0;
v0x642e77881780_0 .var "regs_oe", 0 0;
v0x642e77881840_0 .var "regs_we", 0 0;
v0x642e77881b10_0 .net "rg", 0 2, L_0x642e778c0490;  1 drivers
v0x642e77881bf0_0 .net "rm", 0 2, L_0x642e778c0530;  1 drivers
v0x642e77881cd0_0 .net "rst", 0 0, v0x642e778aa410_0;  1 drivers
v0x642e77881d90_0 .var "state", 7 0;
v0x642e77881e70_0 .net "store_done", 0 0, L_0x642e778bff20;  alias, 1 drivers
v0x642e77881f30_0 .var "t1_oe", 0 0;
v0x642e77881ff0_0 .var "t1_we", 0 0;
v0x642e778820b0_0 .var "t2_oe", 0 0;
v0x642e77882170_0 .var "t2_we", 0 0;
E_0x642e777ad8c0/0 .event edge, v0x642e77881d90_0, v0x642e778812c0_0, v0x642e77881bf0_0, v0x642e778809e0_0;
E_0x642e777ad8c0/1 .event edge, v0x642e77881b10_0, v0x642e77880b60_0;
E_0x642e777ad8c0 .event/or E_0x642e777ad8c0/0, E_0x642e777ad8c0/1;
E_0x642e77829be0 .event posedge, v0x642e77880920_0;
L_0x642e778ae4e0 .part v0x642e778aa300_0, 15, 1;
L_0x642e778ae580 .part v0x642e778aa300_0, 14, 1;
L_0x642e778ae620 .part v0x642e778aa300_0, 13, 1;
L_0x642e778ae6c0 .part v0x642e778aa300_0, 12, 1;
L_0x642e778ae760 .part v0x642e778aa300_0, 11, 1;
L_0x642e778ae800 .part v0x642e778aa300_0, 10, 1;
L_0x642e778ae9f0 .part v0x642e778aa300_0, 9, 1;
L_0x642e778aea90 .part v0x642e778aa300_0, 8, 1;
L_0x642e778aeb80 .part v0x642e778aa300_0, 7, 1;
L_0x642e778aec20 .part v0x642e778aa300_0, 6, 1;
L_0x642e778aed20 .part v0x642e778aa300_0, 5, 1;
L_0x642e778aedc0 .part v0x642e778aa300_0, 4, 1;
L_0x642e778aeed0 .part v0x642e778aa300_0, 3, 1;
L_0x642e778aef70 .part v0x642e778aa300_0, 2, 1;
L_0x642e778af090 .part v0x642e778aa300_0, 1, 1;
LS_0x642e778af130_0_0 .concat8 [ 1 1 1 1], L_0x642e778ae4e0, L_0x642e778ae580, L_0x642e778ae620, L_0x642e778ae6c0;
LS_0x642e778af130_0_4 .concat8 [ 1 1 1 1], L_0x642e778ae760, L_0x642e778ae800, L_0x642e778ae9f0, L_0x642e778aea90;
LS_0x642e778af130_0_8 .concat8 [ 1 1 1 1], L_0x642e778aeb80, L_0x642e778aec20, L_0x642e778aed20, L_0x642e778aedc0;
LS_0x642e778af130_0_12 .concat8 [ 1 1 1 1], L_0x642e778aeed0, L_0x642e778aef70, L_0x642e778af090, L_0x642e778af670;
L_0x642e778af130 .concat8 [ 4 4 4 4], LS_0x642e778af130_0_0, LS_0x642e778af130_0_4, LS_0x642e778af130_0_8, LS_0x642e778af130_0_12;
L_0x642e778af670 .part v0x642e778aa300_0, 0, 1;
L_0x642e778af760 .concat [ 8 24 0 0], v0x642e77881d90_0, L_0x72cf5e23b018;
L_0x642e778bf8b0 .cmp/eq 32, L_0x642e778af760, L_0x72cf5e23b060;
L_0x642e778bfa40 .concat [ 8 24 0 0], v0x642e77881d90_0, L_0x72cf5e23b0a8;
L_0x642e778af800 .cmp/eq 32, L_0x642e778bfa40, L_0x72cf5e23b0f0;
L_0x642e778bfd20 .concat [ 8 24 0 0], v0x642e77881d90_0, L_0x72cf5e23b138;
L_0x642e778bff20 .cmp/eq 32, L_0x642e778bfd20, L_0x72cf5e23b180;
L_0x642e778c00b0 .part L_0x642e77826000, 9, 7;
L_0x642e778c0220 .part L_0x642e77826000, 8, 1;
L_0x642e778c0310 .part L_0x642e77826000, 6, 2;
L_0x642e778c0490 .part L_0x642e77826000, 3, 3;
L_0x642e778c0530 .part L_0x642e77826000, 0, 3;
S_0x642e777bd3d0 .scope generate, "genblk1[0]" "genblk1[0]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e777bd560 .param/l "i" 0 3 81, +C4<00>;
v0x642e778325e0_0 .net *"_ivl_0", 0 0, L_0x642e778ae4e0;  1 drivers
S_0x642e7787c950 .scope generate, "genblk1[1]" "genblk1[1]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787cb70 .param/l "i" 0 3 81, +C4<01>;
v0x642e77827190_0 .net *"_ivl_0", 0 0, L_0x642e778ae580;  1 drivers
S_0x642e7787cc70 .scope generate, "genblk1[2]" "genblk1[2]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787ce70 .param/l "i" 0 3 81, +C4<010>;
v0x642e77833780_0 .net *"_ivl_0", 0 0, L_0x642e778ae620;  1 drivers
S_0x642e7787cf70 .scope generate, "genblk1[3]" "genblk1[3]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787d170 .param/l "i" 0 3 81, +C4<011>;
v0x642e77850640_0 .net *"_ivl_0", 0 0, L_0x642e778ae6c0;  1 drivers
S_0x642e7787d290 .scope generate, "genblk1[4]" "genblk1[4]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787d4e0 .param/l "i" 0 3 81, +C4<0100>;
v0x642e77826770_0 .net *"_ivl_0", 0 0, L_0x642e778ae760;  1 drivers
S_0x642e7787d600 .scope generate, "genblk1[5]" "genblk1[5]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787d800 .param/l "i" 0 3 81, +C4<0101>;
v0x642e778508e0_0 .net *"_ivl_0", 0 0, L_0x642e778ae800;  1 drivers
S_0x642e7787d920 .scope generate, "genblk1[6]" "genblk1[6]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787db20 .param/l "i" 0 3 81, +C4<0110>;
v0x642e77826a10_0 .net *"_ivl_0", 0 0, L_0x642e778ae9f0;  1 drivers
S_0x642e7787dc40 .scope generate, "genblk1[7]" "genblk1[7]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787de40 .param/l "i" 0 3 81, +C4<0111>;
v0x642e7787df20_0 .net *"_ivl_0", 0 0, L_0x642e778aea90;  1 drivers
S_0x642e7787e000 .scope generate, "genblk1[8]" "genblk1[8]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787d490 .param/l "i" 0 3 81, +C4<01000>;
v0x642e7787e290_0 .net *"_ivl_0", 0 0, L_0x642e778aeb80;  1 drivers
S_0x642e7787e370 .scope generate, "genblk1[9]" "genblk1[9]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787e570 .param/l "i" 0 3 81, +C4<01001>;
v0x642e7787e650_0 .net *"_ivl_0", 0 0, L_0x642e778aec20;  1 drivers
S_0x642e7787e730 .scope generate, "genblk1[10]" "genblk1[10]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787e930 .param/l "i" 0 3 81, +C4<01010>;
v0x642e7787ea10_0 .net *"_ivl_0", 0 0, L_0x642e778aed20;  1 drivers
S_0x642e7787eaf0 .scope generate, "genblk1[11]" "genblk1[11]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787ecf0 .param/l "i" 0 3 81, +C4<01011>;
v0x642e7787edd0_0 .net *"_ivl_0", 0 0, L_0x642e778aedc0;  1 drivers
S_0x642e7787eeb0 .scope generate, "genblk1[12]" "genblk1[12]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787f0b0 .param/l "i" 0 3 81, +C4<01100>;
v0x642e7787f190_0 .net *"_ivl_0", 0 0, L_0x642e778aeed0;  1 drivers
S_0x642e7787f270 .scope generate, "genblk1[13]" "genblk1[13]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787f470 .param/l "i" 0 3 81, +C4<01101>;
v0x642e7787f550_0 .net *"_ivl_0", 0 0, L_0x642e778aef70;  1 drivers
S_0x642e7787f630 .scope generate, "genblk1[14]" "genblk1[14]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787f830 .param/l "i" 0 3 81, +C4<01110>;
v0x642e7787f910_0 .net *"_ivl_0", 0 0, L_0x642e778af090;  1 drivers
S_0x642e7787f9f0 .scope generate, "genblk1[15]" "genblk1[15]" 3 81, 3 81 0, S_0x642e7785f090;
 .timescale 0 0;
P_0x642e7787fbf0 .param/l "i" 0 3 81, +C4<01111>;
v0x642e7787fcd0_0 .net *"_ivl_0", 0 0, L_0x642e778af670;  1 drivers
S_0x642e77882530 .scope module, "sol_alu" "alu" 2 132, 4 1 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /OUTPUT 5 "o_w_flags";
    .port_info 2 /INPUT 16 "i_w_in1";
    .port_info 3 /INPUT 16 "i_w_in2";
    .port_info 4 /INPUT 4 "i_w_opcode";
    .port_info 5 /INPUT 1 "i_w_carry";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x642e778826e0 .param/l "p_data_width" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x642e77882720 .param/l "p_flags_width" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x642e77882760 .param/l "p_opcode_ADC" 0 4 5, C4<0000>;
P_0x642e778827a0 .param/l "p_opcode_AND" 0 4 9, C4<0100>;
P_0x642e778827e0 .param/l "p_opcode_NOT" 0 4 8, C4<0011>;
P_0x642e77882820 .param/l "p_opcode_OR" 0 4 10, C4<0101>;
P_0x642e77882860 .param/l "p_opcode_SAR" 0 4 14, C4<1001>;
P_0x642e778828a0 .param/l "p_opcode_SBB1" 0 4 6, C4<0001>;
P_0x642e778828e0 .param/l "p_opcode_SBB2" 0 4 7, C4<0010>;
P_0x642e77882920 .param/l "p_opcode_SHL" 0 4 12, C4<0111>;
P_0x642e77882960 .param/l "p_opcode_SHR" 0 4 13, C4<1000>;
P_0x642e778829a0 .param/l "p_opcode_XOR" 0 4 11, C4<0110>;
P_0x642e778829e0 .param/l "p_opcode_width" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x72cf5e23b378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778830a0_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b378;  1 drivers
v0x642e778831a0_0 .net "i_w_carry", 0 0, v0x642e778806c0_0;  alias, 1 drivers
v0x642e77883290_0 .net "i_w_in1", 15 0, L_0x642e778c09e0;  alias, 1 drivers
v0x642e77883360_0 .net "i_w_in2", 15 0, L_0x642e778c0a80;  alias, 1 drivers
v0x642e77883420_0 .net "i_w_oe", 0 0, v0x642e77880780_0;  alias, 1 drivers
v0x642e77883510_0 .net "i_w_opcode", 3 0, v0x642e77880840_0;  alias, 1 drivers
v0x642e778835e0_0 .var "l_r_carry", 0 0;
v0x642e77883680_0 .var "l_r_overflow", 0 0;
v0x642e77883740_0 .var "l_r_parity", 0 0;
v0x642e77883800_0 .var "l_r_result", 15 0;
v0x642e778838e0_0 .var "l_r_sign", 0 0;
v0x642e778839a0_0 .var "l_r_zero", 0 0;
v0x642e77883a60_0 .net "o_w_flags", 4 0, L_0x642e778c0d90;  alias, 1 drivers
v0x642e77883b40_0 .net "o_w_out", 15 0, L_0x642e778c0c60;  alias, 1 drivers
E_0x642e777aba50/0 .event edge, v0x642e77880840_0, v0x642e77883290_0, v0x642e77883360_0, v0x642e778806c0_0;
E_0x642e777aba50/1 .event edge, v0x642e77883800_0, v0x642e778835e0_0;
E_0x642e777aba50 .event/or E_0x642e777aba50/0, E_0x642e777aba50/1;
L_0x642e778c0c60 .functor MUXZ 16, L_0x72cf5e23b378, v0x642e77883800_0, v0x642e77880780_0, C4<>;
LS_0x642e778c0d90_0_0 .concat [ 1 1 1 1], v0x642e778835e0_0, v0x642e77883680_0, v0x642e778839a0_0, v0x642e778838e0_0;
LS_0x642e778c0d90_0_4 .concat [ 1 0 0 0], v0x642e77883740_0;
L_0x642e778c0d90 .concat [ 4 1 0 0], LS_0x642e778c0d90_0_0, LS_0x642e778c0d90_0_4;
S_0x642e77883d00 .scope module, "sol_biu" "bus_interface_unit" 2 123, 5 1 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "bus_out";
    .port_info 1 /INPUT 16 "regs_in";
    .port_info 2 /INPUT 16 "alu_in";
    .port_info 3 /INPUT 16 "pc_in";
    .port_info 4 /INPUT 16 "ram_in";
L_0x642e778250b0 .functor OR 16, L_0x642e778c08a0, L_0x642e778c0c60, C4<0000000000000000>, C4<0000000000000000>;
L_0x642e77824210 .functor OR 16, L_0x642e778250b0, L_0x642e778c0b70, C4<0000000000000000>, C4<0000000000000000>;
L_0x642e77828480 .functor OR 16, L_0x642e77824210, L_0x642e778c1060, C4<0000000000000000>, C4<0000000000000000>;
v0x642e77883f70_0 .net *"_ivl_0", 15 0, L_0x642e778250b0;  1 drivers
v0x642e77884050_0 .net *"_ivl_2", 15 0, L_0x642e77824210;  1 drivers
v0x642e77884130_0 .net "alu_in", 15 0, L_0x642e778c0c60;  alias, 1 drivers
v0x642e77884230_0 .net "bus_out", 15 0, L_0x642e77828480;  alias, 1 drivers
v0x642e778842f0_0 .net "pc_in", 15 0, L_0x642e778c0b70;  alias, 1 drivers
v0x642e77884420_0 .net "ram_in", 15 0, L_0x642e778c1060;  alias, 1 drivers
v0x642e77884500_0 .net "regs_in", 15 0, L_0x642e778c08a0;  alias, 1 drivers
S_0x642e77884680 .scope module, "sol_cram" "cram" 2 155, 6 1 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 10 "i_w_address";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
    .port_info 5 /INPUT 1 "i_w_clk";
P_0x642e77884860 .param/l "p_address_width" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x642e778848a0 .param/l "p_data_width" 0 6 2, +C4<00000000000000000000000000010000>;
L_0x72cf5e23b450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x642e778324c0 .functor XNOR 1, v0x642e77881520_0, L_0x72cf5e23b450, C4<0>, C4<0>;
L_0x72cf5e23b498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x642e77827070 .functor XNOR 1, v0x642e778815e0_0, L_0x72cf5e23b498, C4<0>, C4<0>;
L_0x642e778331e0 .functor AND 1, L_0x642e778324c0, L_0x642e77827070, C4<1>, C4<1>;
v0x642e77895670_0 .net *"_ivl_11", 0 0, L_0x642e778331e0;  1 drivers
L_0x72cf5e23b4e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e77895750_0 .net/2u *"_ivl_12", 15 0, L_0x72cf5e23b4e0;  1 drivers
v0x642e77895830_0 .net/2u *"_ivl_2", 0 0, L_0x72cf5e23b450;  1 drivers
v0x642e77895920_0 .net *"_ivl_4", 0 0, L_0x642e778324c0;  1 drivers
v0x642e778959e0_0 .net/2u *"_ivl_6", 0 0, L_0x72cf5e23b498;  1 drivers
v0x642e77895b10_0 .net *"_ivl_8", 0 0, L_0x642e77827070;  1 drivers
v0x642e77895bd0_0 .net "i_w_address", 9 0, L_0x642e778c1230;  1 drivers
v0x642e77895c90_0 .net "i_w_clk", 0 0, v0x642e778aac10_0;  alias, 1 drivers
v0x642e77895d80_0 .net "i_w_in", 15 0, L_0x642e77828480;  alias, 1 drivers
v0x642e77895e20_0 .net "i_w_oe", 0 0, v0x642e77881520_0;  alias, 1 drivers
v0x642e77895ec0_0 .net "i_w_we", 0 0, v0x642e778815e0_0;  alias, 1 drivers
v0x642e77895fb0_0 .net "l_w_out", 15 0, v0x642e778954f0_0;  1 drivers
v0x642e77896050_0 .net "o_w_out", 15 0, L_0x642e778c1060;  alias, 1 drivers
L_0x642e778c1060 .functor MUXZ 16, L_0x72cf5e23b4e0, v0x642e778954f0_0, L_0x642e778331e0, C4<>;
S_0x642e77884af0 .scope module, "block_ram_inst" "block_ram" 6 18, 7 2 0, S_0x642e77884680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_r_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 10 "i_w_address";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_cs";
    .port_info 5 /INPUT 1 "i_w_clk";
P_0x642e7771f620 .param/l "l_p_depth" 1 7 14, +C4<00000000000000000000010000000000>;
P_0x642e7771f660 .param/l "p_address_width" 0 7 4, +C4<00000000000000000000000000001010>;
P_0x642e7771f6a0 .param/l "p_data_width" 0 7 3, +C4<00000000000000000000000000010000>;
v0x642e77884f10_0 .net "i_w_address", 9 0, L_0x642e778c1230;  alias, 1 drivers
v0x642e77885010_0 .net "i_w_clk", 0 0, v0x642e778aac10_0;  alias, 1 drivers
L_0x72cf5e23b408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x642e77885100_0 .net "i_w_cs", 0 0, L_0x72cf5e23b408;  1 drivers
v0x642e778851d0_0 .net "i_w_in", 15 0, L_0x642e77828480;  alias, 1 drivers
v0x642e778852a0_0 .net "i_w_we", 0 0, v0x642e778815e0_0;  alias, 1 drivers
v0x642e77885390 .array "l_r_data", 1023 0, 15 0;
v0x642e778954f0_0 .var "o_r_out", 15 0;
S_0x642e77896190 .scope module, "sol_flags_reg" "register" 2 102, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "o_w_out";
    .port_info 1 /INPUT 5 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e778963c0 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000000101>;
P_0x642e77896400 .param/l "p_initial_value" 0 8 4, C4<xxxxxxxxxxxxxxxx>;
v0x642e778966a0_0 .net "i_w_clk", 0 0, v0x642e778aac10_0;  alias, 1 drivers
v0x642e77896760_0 .net "i_w_in", 4 0, L_0x642e778c0d90;  alias, 1 drivers
L_0x72cf5e23b2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x642e77896850_0 .net "i_w_oe", 0 0, L_0x72cf5e23b2e8;  1 drivers
v0x642e77896920_0 .net "i_w_we", 0 0, v0x642e77880c40_0;  alias, 1 drivers
v0x642e778969f0_0 .var "l_r_data", 4 0;
v0x642e77896a90_0 .net "o_w_out", 4 0, v0x642e778969f0_0;  alias, 1 drivers
S_0x642e77896c00 .scope module, "sol_ma" "register" 2 147, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e778964a0 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x642e778964e0 .param/l "p_initial_value" 0 8 4, C4<0000000000000000>;
L_0x72cf5e23b3c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e77897030_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b3c0;  1 drivers
v0x642e77897130_0 .net "i_w_clk", 0 0, v0x642e778aac10_0;  alias, 1 drivers
v0x642e778971f0_0 .net "i_w_in", 15 0, L_0x642e77828480;  alias, 1 drivers
v0x642e778972c0_0 .net "i_w_oe", 0 0, v0x642e77880f80_0;  alias, 1 drivers
v0x642e77897390_0 .net "i_w_we", 0 0, v0x642e77881040_0;  alias, 1 drivers
v0x642e77897430_0 .var "l_r_data", 15 0;
v0x642e778974d0_0 .net "o_w_out", 15 0, L_0x642e778c0e30;  alias, 1 drivers
L_0x642e778c0e30 .functor MUXZ 16, L_0x72cf5e23b3c0, v0x642e77897430_0, v0x642e77880f80_0, C4<>;
S_0x642e77897660 .scope module, "sol_pc" "register" 2 114, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e778977f0 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x642e77897830 .param/l "p_initial_value" 0 8 4, C4<0000000000000000>;
L_0x72cf5e23b330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e77897ad0_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b330;  1 drivers
v0x642e77897bd0_0 .net "i_w_clk", 0 0, v0x642e778aac10_0;  alias, 1 drivers
v0x642e77897c90_0 .net "i_w_in", 15 0, L_0x642e77828480;  alias, 1 drivers
v0x642e77897d60_0 .net "i_w_oe", 0 0, v0x642e778813a0_0;  alias, 1 drivers
v0x642e77897e30_0 .net "i_w_we", 0 0, v0x642e77881460_0;  alias, 1 drivers
v0x642e77897ed0_0 .var "l_r_data", 15 0;
v0x642e77897f70_0 .net "o_w_out", 15 0, L_0x642e778c0b70;  alias, 1 drivers
L_0x642e778c0b70 .functor MUXZ 16, L_0x72cf5e23b330, v0x642e77897ed0_0, v0x642e778813a0_0, C4<>;
S_0x642e778980f0 .scope module, "sol_regs" "regfile" 2 71, 9 3 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 3 "i_w_reg";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
    .port_info 5 /INPUT 1 "i_w_clk";
P_0x642e77898280 .param/l "l_p_depth" 1 9 18, +C4<00000000000000000000000000001000>;
P_0x642e778982c0 .param/l "p_address_width" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x642e77898300 .param/l "p_data_width" 0 9 4, +C4<00000000000000000000000000010000>;
v0x642e778985d0_0 .net *"_ivl_0", 15 0, L_0x642e778c06c0;  1 drivers
v0x642e778986d0_0 .net *"_ivl_2", 4 0, L_0x642e778c0760;  1 drivers
L_0x72cf5e23b1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x642e778987b0_0 .net *"_ivl_5", 1 0, L_0x72cf5e23b1c8;  1 drivers
L_0x72cf5e23b210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778988a0_0 .net/2u *"_ivl_6", 15 0, L_0x72cf5e23b210;  1 drivers
v0x642e77898980_0 .net "i_w_clk", 0 0, v0x642e778aac10_0;  alias, 1 drivers
v0x642e77898a70_0 .net "i_w_in", 15 0, L_0x642e77828480;  alias, 1 drivers
v0x642e77898b30_0 .net "i_w_oe", 0 0, v0x642e77881780_0;  alias, 1 drivers
v0x642e77898bd0_0 .net "i_w_reg", 2 0, v0x642e778816a0_0;  alias, 1 drivers
v0x642e77898ca0_0 .net "i_w_we", 0 0, v0x642e77881840_0;  alias, 1 drivers
v0x642e77898d70 .array "l_r_data", 7 0, 15 0;
v0x642e77898e10_0 .net "o_w_out", 15 0, L_0x642e778c08a0;  alias, 1 drivers
L_0x642e778c06c0 .array/port v0x642e77898d70, L_0x642e778c0760;
L_0x642e778c0760 .concat [ 3 2 0 0], v0x642e778816a0_0, L_0x72cf5e23b1c8;
L_0x642e778c08a0 .functor MUXZ 16, L_0x72cf5e23b210, L_0x642e778c06c0, v0x642e77881780_0, C4<>;
S_0x642e77898f80 .scope module, "sol_t1" "register" 2 82, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e778991a0 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x642e778991e0 .param/l "p_initial_value" 0 8 4, C4<xxxxxxxxxxxxxxxx>;
L_0x72cf5e23b258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e77899460_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b258;  1 drivers
v0x642e77899560_0 .net "i_w_clk", 0 0, v0x642e778aac10_0;  alias, 1 drivers
v0x642e77899620_0 .net "i_w_in", 15 0, L_0x642e77828480;  alias, 1 drivers
v0x642e778996f0_0 .net "i_w_oe", 0 0, v0x642e77881f30_0;  alias, 1 drivers
v0x642e778997c0_0 .net "i_w_we", 0 0, v0x642e77881ff0_0;  alias, 1 drivers
v0x642e77899860_0 .var "l_r_data", 15 0;
v0x642e77899900_0 .net "o_w_out", 15 0, L_0x642e778c09e0;  alias, 1 drivers
L_0x642e778c09e0 .functor MUXZ 16, L_0x72cf5e23b258, v0x642e77899860_0, v0x642e77881f30_0, C4<>;
S_0x642e77899a80 .scope module, "sol_t2" "register" 2 92, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e77899280 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x642e778992c0 .param/l "p_initial_value" 0 8 4, C4<xxxxxxxxxxxxxxxx>;
L_0x72cf5e23b2a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e77899eb0_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b2a0;  1 drivers
v0x642e77899fb0_0 .net "i_w_clk", 0 0, v0x642e778aac10_0;  alias, 1 drivers
v0x642e7789a070_0 .net "i_w_in", 15 0, L_0x642e77828480;  alias, 1 drivers
v0x642e7789a140_0 .net "i_w_oe", 0 0, v0x642e778820b0_0;  alias, 1 drivers
v0x642e7789a210_0 .net "i_w_we", 0 0, v0x642e77882170_0;  alias, 1 drivers
v0x642e7789a2b0_0 .var "l_r_data", 15 0;
v0x642e7789a350_0 .net "o_w_out", 15 0, L_0x642e778c0a80;  alias, 1 drivers
L_0x642e778c0a80 .functor MUXZ 16, L_0x72cf5e23b2a0, v0x642e7789a2b0_0, v0x642e778820b0_0, C4<>;
S_0x642e7789a4d0 .scope module, "uut" "control_unit" 2 199, 10 1 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "ir";
    .port_info 3 /INPUT 5 "flags";
    .port_info 4 /OUTPUT 1 "t1_oe";
    .port_info 5 /OUTPUT 1 "t1_we";
    .port_info 6 /OUTPUT 1 "t2_oe";
    .port_info 7 /OUTPUT 1 "t2_we";
    .port_info 8 /OUTPUT 1 "regs_oe";
    .port_info 9 /OUTPUT 1 "regs_we";
    .port_info 10 /OUTPUT 3 "regs_addr";
    .port_info 11 /OUTPUT 1 "alu_carry";
    .port_info 12 /OUTPUT 4 "alu_opcode";
    .port_info 13 /OUTPUT 1 "alu_oe";
    .port_info 14 /OUTPUT 1 "ram_we";
    .port_info 15 /OUTPUT 1 "ram_oe";
    .port_info 16 /OUTPUT 1 "ma_oe";
    .port_info 17 /OUTPUT 1 "ma_we";
    .port_info 18 /OUTPUT 1 "pc_oe";
    .port_info 19 /OUTPUT 1 "pc_we";
    .port_info 20 /OUTPUT 1 "load_done";
    .port_info 21 /OUTPUT 1 "exec_done";
    .port_info 22 /OUTPUT 1 "store_done";
    .port_info 23 /OUTPUT 1 "flags_we";
P_0x642e7789a6b0 .param/l "ADC" 1 10 59, C4<0000>;
P_0x642e7789a6f0 .param/l "AND" 1 10 63, C4<0100>;
P_0x642e7789a730 .param/l "BA" 1 10 56, C4<110>;
P_0x642e7789a770 .param/l "BB" 1 10 57, C4<111>;
P_0x642e7789a7b0 .param/l "CALL" 1 10 35, +C4<00000000000000000000000000100001>;
P_0x642e7789a7f0 .param/l "EXEC" 1 10 33, +C4<00000000000000000000000000011110>;
P_0x642e7789a830 .param/l "EXEC_DONE" 1 10 30, +C4<00000000000000000000000000000010>;
P_0x642e7789a870 .param/l "FLAG_C" 1 10 71, +C4<00000000000000000000000000000000>;
P_0x642e7789a8b0 .param/l "INIT" 1 10 28, +C4<00000000000000000000000000000000>;
P_0x642e7789a8f0 .param/l "LOAD" 1 10 32, +C4<00000000000000000000000000000100>;
P_0x642e7789a930 .param/l "LOAD_DONE" 1 10 29, +C4<00000000000000000000000000000001>;
P_0x642e7789a970 .param/l "NOT" 1 10 62, C4<0011>;
P_0x642e7789a9b0 .param/l "OR" 1 10 64, C4<0101>;
P_0x642e7789a9f0 .param/l "POP" 1 10 36, +C4<00000000000000000000000000100011>;
P_0x642e7789aa30 .param/l "PUSH" 1 10 34, +C4<00000000000000000000000000011111>;
P_0x642e7789aa70 .param/l "SAR" 1 10 68, C4<1001>;
P_0x642e7789aab0 .param/l "SBB1" 1 10 60, C4<0001>;
P_0x642e7789aaf0 .param/l "SBB2" 1 10 61, C4<0010>;
P_0x642e7789ab30 .param/l "SHL" 1 10 66, C4<0111>;
P_0x642e7789ab70 .param/l "SHR" 1 10 67, C4<1000>;
P_0x642e7789abb0 .param/l "SP" 1 10 53, C4<011>;
P_0x642e7789abf0 .param/l "STORE" 1 10 37, +C4<00000000000000000000000000110010>;
P_0x642e7789ac30 .param/l "STORE_DONE" 1 10 31, +C4<00000000000000000000000000000011>;
P_0x642e7789ac70 .param/l "XA" 1 10 54, C4<100>;
P_0x642e7789acb0 .param/l "XB" 1 10 55, C4<101>;
P_0x642e7789acf0 .param/l "XOR" 1 10 65, C4<0110>;
L_0x642e778c1b90 .functor BUFZ 16, L_0x642e778c2270, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x642e7789f930_0 .net *"_ivl_49", 31 0, L_0x642e778c2980;  1 drivers
L_0x72cf5e23b528 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e7789fa30_0 .net *"_ivl_52", 23 0, L_0x72cf5e23b528;  1 drivers
L_0x72cf5e23b570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x642e7789fb10_0 .net/2u *"_ivl_53", 31 0, L_0x72cf5e23b570;  1 drivers
v0x642e7789fbd0_0 .net *"_ivl_57", 31 0, L_0x642e778c2ca0;  1 drivers
L_0x72cf5e23b5b8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e7789fcb0_0 .net *"_ivl_60", 23 0, L_0x72cf5e23b5b8;  1 drivers
L_0x72cf5e23b600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x642e7789fde0_0 .net/2u *"_ivl_61", 31 0, L_0x72cf5e23b600;  1 drivers
v0x642e7789fec0_0 .net *"_ivl_65", 31 0, L_0x642e778c2f80;  1 drivers
L_0x72cf5e23b648 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e7789ffa0_0 .net *"_ivl_68", 23 0, L_0x72cf5e23b648;  1 drivers
L_0x72cf5e23b690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x642e778a0080_0 .net/2u *"_ivl_69", 31 0, L_0x72cf5e23b690;  1 drivers
v0x642e778a0160_0 .net *"_ivl_80", 15 0, L_0x642e778c1b90;  1 drivers
v0x642e778a0240_0 .var "alu_carry", 0 0;
v0x642e778a0300_0 .var "alu_oe", 0 0;
v0x642e778a03c0_0 .var "alu_opcode", 3 0;
v0x642e778a04a0_0 .net "clk", 0 0, v0x642e778acac0_0;  1 drivers
v0x642e778a0560_0 .net "d", 0 0, L_0x642e778c3430;  1 drivers
v0x642e778a0620_0 .net "exec_done", 0 0, L_0x642e778c2a20;  alias, 1 drivers
v0x642e778a06e0_0 .net "flags", 4 0, v0x642e778a66a0_0;  alias, 1 drivers
v0x642e778a07c0_0 .var "flags_we", 0 0;
v0x642e778a0880_0 .net "ir", 15 0, v0x642e778aa300_0;  alias, 1 drivers
v0x642e778a0940_0 .net "ir_rev", 15 0, L_0x642e778c2270;  1 drivers
v0x642e778a0a00_0 .net "load_done", 0 0, L_0x642e778c2b10;  alias, 1 drivers
v0x642e778a0ac0_0 .var "ma_oe", 0 0;
v0x642e778a0b80_0 .var "ma_we", 0 0;
v0x642e778a0c40_0 .net "mod", 0 1, L_0x642e778c3520;  1 drivers
v0x642e778a0d20_0 .var "next_state", 7 0;
v0x642e778a0e00_0 .net "opc", 0 6, L_0x642e778c32c0;  1 drivers
v0x642e778a0ee0_0 .var "pc_oe", 0 0;
v0x642e778a0fa0_0 .var "pc_we", 0 0;
v0x642e778a1060_0 .var "ram_oe", 0 0;
v0x642e778a1120_0 .var "ram_we", 0 0;
v0x642e778a11e0_0 .var "regs_addr", 2 0;
v0x642e778a12c0_0 .var "regs_oe", 0 0;
v0x642e778a1380_0 .var "regs_we", 0 0;
v0x642e778a1650_0 .net "rg", 0 2, L_0x642e778c36a0;  1 drivers
v0x642e778a1730_0 .net "rm", 0 2, L_0x642e778c3740;  1 drivers
v0x642e778a1810_0 .net "rst", 0 0, v0x642e778aa410_0;  alias, 1 drivers
v0x642e778a18e0_0 .var "state", 7 0;
v0x642e778a19a0_0 .net "store_done", 0 0, L_0x642e778c3130;  alias, 1 drivers
v0x642e778a1a60_0 .var "t1_oe", 0 0;
v0x642e778a1b20_0 .var "t1_we", 0 0;
v0x642e778a1be0_0 .var "t2_oe", 0 0;
v0x642e778a1ca0_0 .var "t2_we", 0 0;
E_0x642e7782a220/0 .event edge, v0x642e778a18e0_0, v0x642e778a0e00_0, v0x642e778a1730_0, v0x642e778a0560_0;
E_0x642e7782a220/1 .event edge, v0x642e778a1650_0, v0x642e778a06e0_0;
E_0x642e7782a220 .event/or E_0x642e7782a220/0, E_0x642e7782a220/1;
E_0x642e7789bca0 .event posedge, v0x642e778a04a0_0;
L_0x642e778c1320 .part v0x642e778aa300_0, 15, 1;
L_0x642e778c13c0 .part v0x642e778aa300_0, 14, 1;
L_0x642e778c1460 .part v0x642e778aa300_0, 13, 1;
L_0x642e778c1500 .part v0x642e778aa300_0, 12, 1;
L_0x642e778c15a0 .part v0x642e778aa300_0, 11, 1;
L_0x642e778c1640 .part v0x642e778aa300_0, 10, 1;
L_0x642e778c1720 .part v0x642e778aa300_0, 9, 1;
L_0x642e778c17c0 .part v0x642e778aa300_0, 8, 1;
L_0x642e778c18b0 .part v0x642e778aa300_0, 7, 1;
L_0x642e778c1950 .part v0x642e778aa300_0, 6, 1;
L_0x642e778c1a50 .part v0x642e778aa300_0, 5, 1;
L_0x642e778c1af0 .part v0x642e778aa300_0, 4, 1;
L_0x642e778c1c00 .part v0x642e778aa300_0, 3, 1;
L_0x642e778c1ca0 .part v0x642e778aa300_0, 2, 1;
L_0x642e778c21d0 .part v0x642e778aa300_0, 1, 1;
LS_0x642e778c2270_0_0 .concat8 [ 1 1 1 1], L_0x642e778c1320, L_0x642e778c13c0, L_0x642e778c1460, L_0x642e778c1500;
LS_0x642e778c2270_0_4 .concat8 [ 1 1 1 1], L_0x642e778c15a0, L_0x642e778c1640, L_0x642e778c1720, L_0x642e778c17c0;
LS_0x642e778c2270_0_8 .concat8 [ 1 1 1 1], L_0x642e778c18b0, L_0x642e778c1950, L_0x642e778c1a50, L_0x642e778c1af0;
LS_0x642e778c2270_0_12 .concat8 [ 1 1 1 1], L_0x642e778c1c00, L_0x642e778c1ca0, L_0x642e778c21d0, L_0x642e778c2890;
L_0x642e778c2270 .concat8 [ 4 4 4 4], LS_0x642e778c2270_0_0, LS_0x642e778c2270_0_4, LS_0x642e778c2270_0_8, LS_0x642e778c2270_0_12;
L_0x642e778c2890 .part v0x642e778aa300_0, 0, 1;
L_0x642e778c2980 .concat [ 8 24 0 0], v0x642e778a18e0_0, L_0x72cf5e23b528;
L_0x642e778c2b10 .cmp/eq 32, L_0x642e778c2980, L_0x72cf5e23b570;
L_0x642e778c2ca0 .concat [ 8 24 0 0], v0x642e778a18e0_0, L_0x72cf5e23b5b8;
L_0x642e778c2a20 .cmp/eq 32, L_0x642e778c2ca0, L_0x72cf5e23b600;
L_0x642e778c2f80 .concat [ 8 24 0 0], v0x642e778a18e0_0, L_0x72cf5e23b648;
L_0x642e778c3130 .cmp/eq 32, L_0x642e778c2f80, L_0x72cf5e23b690;
L_0x642e778c32c0 .part L_0x642e778c1b90, 9, 7;
L_0x642e778c3430 .part L_0x642e778c1b90, 8, 1;
L_0x642e778c3520 .part L_0x642e778c1b90, 6, 2;
L_0x642e778c36a0 .part L_0x642e778c1b90, 3, 3;
L_0x642e778c3740 .part L_0x642e778c1b90, 0, 3;
S_0x642e7789bd00 .scope generate, "genblk1[0]" "genblk1[0]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789bf20 .param/l "i" 0 10 81, +C4<00>;
v0x642e7789c000_0 .net *"_ivl_0", 0 0, L_0x642e778c1320;  1 drivers
S_0x642e7789c0e0 .scope generate, "genblk1[1]" "genblk1[1]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789c300 .param/l "i" 0 10 81, +C4<01>;
v0x642e7789c3c0_0 .net *"_ivl_0", 0 0, L_0x642e778c13c0;  1 drivers
S_0x642e7789c4a0 .scope generate, "genblk1[2]" "genblk1[2]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789c6d0 .param/l "i" 0 10 81, +C4<010>;
v0x642e7789c790_0 .net *"_ivl_0", 0 0, L_0x642e778c1460;  1 drivers
S_0x642e7789c870 .scope generate, "genblk1[3]" "genblk1[3]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789ca70 .param/l "i" 0 10 81, +C4<011>;
v0x642e7789cb50_0 .net *"_ivl_0", 0 0, L_0x642e778c1500;  1 drivers
S_0x642e7789cc30 .scope generate, "genblk1[4]" "genblk1[4]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789ce80 .param/l "i" 0 10 81, +C4<0100>;
v0x642e7789cf60_0 .net *"_ivl_0", 0 0, L_0x642e778c15a0;  1 drivers
S_0x642e7789d040 .scope generate, "genblk1[5]" "genblk1[5]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789d240 .param/l "i" 0 10 81, +C4<0101>;
v0x642e7789d320_0 .net *"_ivl_0", 0 0, L_0x642e778c1640;  1 drivers
S_0x642e7789d400 .scope generate, "genblk1[6]" "genblk1[6]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789d600 .param/l "i" 0 10 81, +C4<0110>;
v0x642e7789d6e0_0 .net *"_ivl_0", 0 0, L_0x642e778c1720;  1 drivers
S_0x642e7789d7c0 .scope generate, "genblk1[7]" "genblk1[7]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789d9c0 .param/l "i" 0 10 81, +C4<0111>;
v0x642e7789daa0_0 .net *"_ivl_0", 0 0, L_0x642e778c17c0;  1 drivers
S_0x642e7789db80 .scope generate, "genblk1[8]" "genblk1[8]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789ce30 .param/l "i" 0 10 81, +C4<01000>;
v0x642e7789de10_0 .net *"_ivl_0", 0 0, L_0x642e778c18b0;  1 drivers
S_0x642e7789def0 .scope generate, "genblk1[9]" "genblk1[9]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789e0f0 .param/l "i" 0 10 81, +C4<01001>;
v0x642e7789e1d0_0 .net *"_ivl_0", 0 0, L_0x642e778c1950;  1 drivers
S_0x642e7789e2b0 .scope generate, "genblk1[10]" "genblk1[10]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789e4b0 .param/l "i" 0 10 81, +C4<01010>;
v0x642e7789e590_0 .net *"_ivl_0", 0 0, L_0x642e778c1a50;  1 drivers
S_0x642e7789e670 .scope generate, "genblk1[11]" "genblk1[11]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789e870 .param/l "i" 0 10 81, +C4<01011>;
v0x642e7789e950_0 .net *"_ivl_0", 0 0, L_0x642e778c1af0;  1 drivers
S_0x642e7789ea30 .scope generate, "genblk1[12]" "genblk1[12]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789ec30 .param/l "i" 0 10 81, +C4<01100>;
v0x642e7789ed10_0 .net *"_ivl_0", 0 0, L_0x642e778c1c00;  1 drivers
S_0x642e7789edf0 .scope generate, "genblk1[13]" "genblk1[13]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789eff0 .param/l "i" 0 10 81, +C4<01101>;
v0x642e7789f0d0_0 .net *"_ivl_0", 0 0, L_0x642e778c1ca0;  1 drivers
S_0x642e7789f1b0 .scope generate, "genblk1[14]" "genblk1[14]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789f3b0 .param/l "i" 0 10 81, +C4<01110>;
v0x642e7789f490_0 .net *"_ivl_0", 0 0, L_0x642e778c21d0;  1 drivers
S_0x642e7789f570 .scope generate, "genblk1[15]" "genblk1[15]" 10 81, 10 81 0, S_0x642e7789a4d0;
 .timescale 0 0;
P_0x642e7789f770 .param/l "i" 0 10 81, +C4<01111>;
v0x642e7789f850_0 .net *"_ivl_0", 0 0, L_0x642e778c2890;  1 drivers
S_0x642e778a2130 .scope module, "uut_alu" "alu" 2 294, 4 1 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /OUTPUT 5 "o_w_flags";
    .port_info 2 /INPUT 16 "i_w_in1";
    .port_info 3 /INPUT 16 "i_w_in2";
    .port_info 4 /INPUT 4 "i_w_opcode";
    .port_info 5 /INPUT 1 "i_w_carry";
    .port_info 6 /INPUT 1 "i_w_oe";
P_0x642e778a22c0 .param/l "p_data_width" 0 4 2, +C4<00000000000000000000000000010000>;
P_0x642e778a2300 .param/l "p_flags_width" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x642e778a2340 .param/l "p_opcode_ADC" 0 4 5, C4<0000>;
P_0x642e778a2380 .param/l "p_opcode_AND" 0 4 9, C4<0100>;
P_0x642e778a23c0 .param/l "p_opcode_NOT" 0 4 8, C4<0011>;
P_0x642e778a2400 .param/l "p_opcode_OR" 0 4 10, C4<0101>;
P_0x642e778a2440 .param/l "p_opcode_SAR" 0 4 14, C4<1001>;
P_0x642e778a2480 .param/l "p_opcode_SBB1" 0 4 6, C4<0001>;
P_0x642e778a24c0 .param/l "p_opcode_SBB2" 0 4 7, C4<0010>;
P_0x642e778a2500 .param/l "p_opcode_SHL" 0 4 12, C4<0111>;
P_0x642e778a2540 .param/l "p_opcode_SHR" 0 4 13, C4<1000>;
P_0x642e778a2580 .param/l "p_opcode_XOR" 0 4 11, C4<0110>;
P_0x642e778a25c0 .param/l "p_opcode_width" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x72cf5e23b888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778a2cd0_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b888;  1 drivers
v0x642e778a2dd0_0 .net "i_w_carry", 0 0, v0x642e778a0240_0;  alias, 1 drivers
v0x642e778a2ec0_0 .net "i_w_in1", 15 0, L_0x642e778c3bf0;  alias, 1 drivers
v0x642e778a2f90_0 .net "i_w_in2", 15 0, L_0x642e778c3ce0;  alias, 1 drivers
v0x642e778a3050_0 .net "i_w_oe", 0 0, v0x642e778a0300_0;  alias, 1 drivers
v0x642e778a3140_0 .net "i_w_opcode", 3 0, v0x642e778a03c0_0;  alias, 1 drivers
v0x642e778a3210_0 .var "l_r_carry", 0 0;
v0x642e778a32b0_0 .var "l_r_overflow", 0 0;
v0x642e778a3370_0 .var "l_r_parity", 0 0;
v0x642e778a3430_0 .var "l_r_result", 15 0;
v0x642e778a3510_0 .var "l_r_sign", 0 0;
v0x642e778a35d0_0 .var "l_r_zero", 0 0;
v0x642e778a3690_0 .net "o_w_flags", 4 0, L_0x642e778c4260;  alias, 1 drivers
v0x642e778a3770_0 .net "o_w_out", 15 0, L_0x642e778c4130;  alias, 1 drivers
E_0x642e778a2c50/0 .event edge, v0x642e778a03c0_0, v0x642e778a2ec0_0, v0x642e778a2f90_0, v0x642e778a0240_0;
E_0x642e778a2c50/1 .event edge, v0x642e778a3430_0, v0x642e778a3210_0;
E_0x642e778a2c50 .event/or E_0x642e778a2c50/0, E_0x642e778a2c50/1;
L_0x642e778c4130 .functor MUXZ 16, L_0x72cf5e23b888, v0x642e778a3430_0, v0x642e778a0300_0, C4<>;
LS_0x642e778c4260_0_0 .concat [ 1 1 1 1], v0x642e778a3210_0, v0x642e778a32b0_0, v0x642e778a35d0_0, v0x642e778a3510_0;
LS_0x642e778c4260_0_4 .concat [ 1 0 0 0], v0x642e778a3370_0;
L_0x642e778c4260 .concat [ 4 1 0 0], LS_0x642e778c4260_0_0, LS_0x642e778c4260_0_4;
S_0x642e778a3970 .scope module, "uut_biu" "bus_interface_unit" 2 285, 5 1 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "bus_out";
    .port_info 1 /INPUT 16 "regs_in";
    .port_info 2 /INPUT 16 "alu_in";
    .port_info 3 /INPUT 16 "pc_in";
    .port_info 4 /INPUT 16 "ram_in";
L_0x642e778c3ec0 .functor OR 16, L_0x642e778c3ab0, L_0x642e778c4130, C4<0000000000000000>, C4<0000000000000000>;
L_0x642e778c3fc0 .functor OR 16, L_0x642e778c3ec0, L_0x642e778c3dd0, C4<0000000000000000>, C4<0000000000000000>;
L_0x642e778c40c0 .functor OR 16, L_0x642e778c3fc0, L_0x642e778c4710, C4<0000000000000000>, C4<0000000000000000>;
v0x642e778a3bb0_0 .net *"_ivl_0", 15 0, L_0x642e778c3ec0;  1 drivers
v0x642e778a3cb0_0 .net *"_ivl_2", 15 0, L_0x642e778c3fc0;  1 drivers
v0x642e778a3d90_0 .net "alu_in", 15 0, L_0x642e778c4130;  alias, 1 drivers
v0x642e778a3e90_0 .net "bus_out", 15 0, L_0x642e778c40c0;  alias, 1 drivers
v0x642e778a3f50_0 .net "pc_in", 15 0, L_0x642e778c3dd0;  alias, 1 drivers
v0x642e778a4080_0 .net "ram_in", 15 0, L_0x642e778c4710;  alias, 1 drivers
v0x642e778a4160_0 .net "regs_in", 15 0, L_0x642e778c3ab0;  alias, 1 drivers
S_0x642e778a42e0 .scope module, "uut_cram" "cram" 2 317, 6 1 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 10 "i_w_address";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
    .port_info 5 /INPUT 1 "i_w_clk";
P_0x642e778a44c0 .param/l "p_address_width" 0 6 3, +C4<00000000000000000000000000001010>;
P_0x642e778a4500 .param/l "p_data_width" 0 6 2, +C4<00000000000000000000000000010000>;
L_0x72cf5e23b960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x642e778c4440 .functor XNOR 1, v0x642e778a1060_0, L_0x72cf5e23b960, C4<0>, C4<0>;
L_0x72cf5e23b9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x642e778c4500 .functor XNOR 1, v0x642e778a1120_0, L_0x72cf5e23b9a8, C4<0>, C4<0>;
L_0x642e778c4600 .functor AND 1, L_0x642e778c4440, L_0x642e778c4500, C4<1>, C4<1>;
v0x642e778a5340_0 .net *"_ivl_11", 0 0, L_0x642e778c4600;  1 drivers
L_0x72cf5e23b9f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778a5420_0 .net/2u *"_ivl_12", 15 0, L_0x72cf5e23b9f0;  1 drivers
v0x642e778a5500_0 .net/2u *"_ivl_2", 0 0, L_0x72cf5e23b960;  1 drivers
v0x642e778a55f0_0 .net *"_ivl_4", 0 0, L_0x642e778c4440;  1 drivers
v0x642e778a56b0_0 .net/2u *"_ivl_6", 0 0, L_0x72cf5e23b9a8;  1 drivers
v0x642e778a57e0_0 .net *"_ivl_8", 0 0, L_0x642e778c4500;  1 drivers
v0x642e778a58a0_0 .net "i_w_address", 9 0, L_0x642e778c48e0;  1 drivers
v0x642e778a5960_0 .net "i_w_clk", 0 0, v0x642e778acac0_0;  alias, 1 drivers
v0x642e778a5a50_0 .net "i_w_in", 15 0, L_0x642e778c40c0;  alias, 1 drivers
v0x642e778a5af0_0 .net "i_w_oe", 0 0, v0x642e778a1060_0;  alias, 1 drivers
v0x642e778a5b90_0 .net "i_w_we", 0 0, v0x642e778a1120_0;  alias, 1 drivers
v0x642e778a5c80_0 .net "l_w_out", 15 0, v0x642e778a5180_0;  1 drivers
v0x642e778a5d20_0 .net "o_w_out", 15 0, L_0x642e778c4710;  alias, 1 drivers
L_0x642e778c4710 .functor MUXZ 16, L_0x72cf5e23b9f0, v0x642e778a5180_0, L_0x642e778c4600, C4<>;
S_0x642e778a4750 .scope module, "block_ram_inst" "block_ram" 6 18, 7 2 0, S_0x642e778a42e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_r_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 10 "i_w_address";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_cs";
    .port_info 5 /INPUT 1 "i_w_clk";
P_0x642e7789b940 .param/l "l_p_depth" 1 7 14, +C4<00000000000000000000010000000000>;
P_0x642e7789b980 .param/l "p_address_width" 0 7 4, +C4<00000000000000000000000000001010>;
P_0x642e7789b9c0 .param/l "p_data_width" 0 7 3, +C4<00000000000000000000000000010000>;
v0x642e778a4bb0_0 .net "i_w_address", 9 0, L_0x642e778c48e0;  alias, 1 drivers
v0x642e778a4cb0_0 .net "i_w_clk", 0 0, v0x642e778acac0_0;  alias, 1 drivers
L_0x72cf5e23b918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x642e778a4da0_0 .net "i_w_cs", 0 0, L_0x72cf5e23b918;  1 drivers
v0x642e778a4e70_0 .net "i_w_in", 15 0, L_0x642e778c40c0;  alias, 1 drivers
v0x642e778a4f40_0 .net "i_w_we", 0 0, v0x642e778a1120_0;  alias, 1 drivers
v0x642e778a5030 .array "l_r_data", 1023 0, 15 0;
v0x642e778a5180_0 .var "o_r_out", 15 0;
S_0x642e778a5e60 .scope module, "uut_flags_reg" "register" 2 264, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "o_w_out";
    .port_info 1 /INPUT 5 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e778a6040 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000000101>;
P_0x642e778a6080 .param/l "p_initial_value" 0 8 4, C4<xxxxxxxxxxxxxxxx>;
v0x642e778a6350_0 .net "i_w_clk", 0 0, v0x642e778acac0_0;  alias, 1 drivers
v0x642e778a6410_0 .net "i_w_in", 4 0, L_0x642e778c4260;  alias, 1 drivers
L_0x72cf5e23b7f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x642e778a6500_0 .net "i_w_oe", 0 0, L_0x72cf5e23b7f8;  1 drivers
v0x642e778a65d0_0 .net "i_w_we", 0 0, v0x642e778a07c0_0;  alias, 1 drivers
v0x642e778a66a0_0 .var "l_r_data", 4 0;
v0x642e778a6740_0 .net "o_w_out", 4 0, v0x642e778a66a0_0;  alias, 1 drivers
S_0x642e778a68b0 .scope module, "uut_ma" "register" 2 309, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e778a6120 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x642e778a6160 .param/l "p_initial_value" 0 8 4, C4<0000000000000000>;
L_0x72cf5e23b8d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778a6ce0_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b8d0;  1 drivers
v0x642e778a6de0_0 .net "i_w_clk", 0 0, v0x642e778acac0_0;  alias, 1 drivers
v0x642e778a6ea0_0 .net "i_w_in", 15 0, L_0x642e778c40c0;  alias, 1 drivers
v0x642e778a6f70_0 .net "i_w_oe", 0 0, v0x642e778a0ac0_0;  alias, 1 drivers
v0x642e778a7040_0 .net "i_w_we", 0 0, v0x642e778a0b80_0;  alias, 1 drivers
v0x642e778a70e0_0 .var "l_r_data", 15 0;
v0x642e778a7180_0 .net "o_w_out", 15 0, L_0x642e778c4300;  alias, 1 drivers
L_0x642e778c4300 .functor MUXZ 16, L_0x72cf5e23b8d0, v0x642e778a70e0_0, v0x642e778a0ac0_0, C4<>;
S_0x642e778a7310 .scope module, "uut_pc" "register" 2 276, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e77899110 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x642e77899150 .param/l "p_initial_value" 0 8 4, C4<0000000000000000>;
L_0x72cf5e23b840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778a76f0_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b840;  1 drivers
v0x642e778a77f0_0 .net "i_w_clk", 0 0, v0x642e778acac0_0;  alias, 1 drivers
v0x642e778a78b0_0 .net "i_w_in", 15 0, L_0x642e778c40c0;  alias, 1 drivers
v0x642e778a7980_0 .net "i_w_oe", 0 0, v0x642e778a0ee0_0;  alias, 1 drivers
v0x642e778a7a50_0 .net "i_w_we", 0 0, v0x642e778a0fa0_0;  alias, 1 drivers
v0x642e778a7af0_0 .var "l_r_data", 15 0;
v0x642e778a7b90_0 .net "o_w_out", 15 0, L_0x642e778c3dd0;  alias, 1 drivers
L_0x642e778c3dd0 .functor MUXZ 16, L_0x72cf5e23b840, v0x642e778a7af0_0, v0x642e778a0ee0_0, C4<>;
S_0x642e778a7d10 .scope module, "uut_regs" "regfile" 2 233, 9 3 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 3 "i_w_reg";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
    .port_info 5 /INPUT 1 "i_w_clk";
P_0x642e778a7ea0 .param/l "l_p_depth" 1 9 18, +C4<00000000000000000000000000001000>;
P_0x642e778a7ee0 .param/l "p_address_width" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x642e778a7f20 .param/l "p_data_width" 0 9 4, +C4<00000000000000000000000000010000>;
v0x642e778a81f0_0 .net *"_ivl_0", 15 0, L_0x642e778c38d0;  1 drivers
v0x642e778a82f0_0 .net *"_ivl_2", 4 0, L_0x642e778c3970;  1 drivers
L_0x72cf5e23b6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x642e778a83d0_0 .net *"_ivl_5", 1 0, L_0x72cf5e23b6d8;  1 drivers
L_0x72cf5e23b720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778a84c0_0 .net/2u *"_ivl_6", 15 0, L_0x72cf5e23b720;  1 drivers
v0x642e778a85a0_0 .net "i_w_clk", 0 0, v0x642e778acac0_0;  alias, 1 drivers
v0x642e778a8690_0 .net "i_w_in", 15 0, L_0x642e778c40c0;  alias, 1 drivers
v0x642e778a8750_0 .net "i_w_oe", 0 0, v0x642e778a12c0_0;  alias, 1 drivers
v0x642e778a87f0_0 .net "i_w_reg", 2 0, v0x642e778a11e0_0;  alias, 1 drivers
v0x642e778a88c0_0 .net "i_w_we", 0 0, v0x642e778a1380_0;  alias, 1 drivers
v0x642e778a8990 .array "l_r_data", 7 0, 15 0;
v0x642e778a8a30_0 .net "o_w_out", 15 0, L_0x642e778c3ab0;  alias, 1 drivers
L_0x642e778c38d0 .array/port v0x642e778a8990, L_0x642e778c3970;
L_0x642e778c3970 .concat [ 3 2 0 0], v0x642e778a11e0_0, L_0x72cf5e23b6d8;
L_0x642e778c3ab0 .functor MUXZ 16, L_0x72cf5e23b720, L_0x642e778c38d0, v0x642e778a12c0_0, C4<>;
S_0x642e778a8be0 .scope module, "uut_t1" "register" 2 244, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e778a8d70 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x642e778a8db0 .param/l "p_initial_value" 0 8 4, C4<xxxxxxxxxxxxxxxx>;
L_0x72cf5e23b768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778a9080_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b768;  1 drivers
v0x642e778a9180_0 .net "i_w_clk", 0 0, v0x642e778acac0_0;  alias, 1 drivers
v0x642e778a9240_0 .net "i_w_in", 15 0, L_0x642e778c40c0;  alias, 1 drivers
v0x642e778a9310_0 .net "i_w_oe", 0 0, v0x642e778a1a60_0;  alias, 1 drivers
v0x642e778a93e0_0 .net "i_w_we", 0 0, v0x642e778a1b20_0;  alias, 1 drivers
v0x642e778a9480_0 .var "l_r_data", 15 0;
v0x642e778a9520_0 .net "o_w_out", 15 0, L_0x642e778c3bf0;  alias, 1 drivers
L_0x642e778c3bf0 .functor MUXZ 16, L_0x72cf5e23b768, v0x642e778a9480_0, v0x642e778a1a60_0, C4<>;
S_0x642e778a96a0 .scope module, "uut_t2" "register" 2 254, 8 2 0, S_0x642e778612b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "o_w_out";
    .port_info 1 /INPUT 16 "i_w_in";
    .port_info 2 /INPUT 1 "i_w_clk";
    .port_info 3 /INPUT 1 "i_w_we";
    .port_info 4 /INPUT 1 "i_w_oe";
P_0x642e778a8e50 .param/l "p_data_width" 0 8 3, +C4<00000000000000000000000000010000>;
P_0x642e778a8e90 .param/l "p_initial_value" 0 8 4, C4<xxxxxxxxxxxxxxxx>;
L_0x72cf5e23b7b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x642e778a9ad0_0 .net/2u *"_ivl_0", 15 0, L_0x72cf5e23b7b0;  1 drivers
v0x642e778a9bd0_0 .net "i_w_clk", 0 0, v0x642e778acac0_0;  alias, 1 drivers
v0x642e778a9da0_0 .net "i_w_in", 15 0, L_0x642e778c40c0;  alias, 1 drivers
v0x642e778a9e70_0 .net "i_w_oe", 0 0, v0x642e778a1be0_0;  alias, 1 drivers
v0x642e778a9f40_0 .net "i_w_we", 0 0, v0x642e778a1ca0_0;  alias, 1 drivers
v0x642e778a9fe0_0 .var "l_r_data", 15 0;
v0x642e778aa080_0 .net "o_w_out", 15 0, L_0x642e778c3ce0;  alias, 1 drivers
L_0x642e778c3ce0 .functor MUXZ 16, L_0x72cf5e23b7b0, v0x642e778a9fe0_0, v0x642e778a1be0_0, C4<>;
    .scope S_0x642e7785f090;
T_0 ;
    %wait E_0x642e77829be0;
    %load/vec4 v0x642e77881cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x642e77881d90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x642e778811e0_0;
    %assign/vec4 v0x642e77881d90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x642e7785f090;
T_1 ;
    %wait E_0x642e777ad8c0;
    %load/vec4 v0x642e77881d90_0;
    %addi 1, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77881ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778820b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77881780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77881840_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642e778816a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778806c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778815e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77881520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77880f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77881040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778813a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77881460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77880c40_0, 0, 1;
    %load/vec4 v0x642e77881d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.22;
T_1.0 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.22;
T_1.1 ;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.22;
T_1.2 ;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 4, 3, 3;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 4, 3, 3;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_1.23, 9;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
T_1.24 ;
    %jmp T_1.22;
T_1.3 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.22;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881ff0_0, 0, 1;
    %load/vec4 v0x642e77881bf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_1.25, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_1.26, 8;
T_1.25 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_1.26, 8;
 ; End of false expr.
    %blend;
T_1.26;
    %store/vec4 v0x642e778816a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881780_0, 0, 1;
    %jmp T_1.22;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %load/vec4 v0x642e77881bf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_1.27, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_1.28, 8;
T_1.27 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_1.28, 8;
 ; End of false expr.
    %blend;
T_1.28;
    %store/vec4 v0x642e778816a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881780_0, 0, 1;
    %jmp T_1.22;
T_1.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778820b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881ff0_0, 0, 1;
    %jmp T_1.22;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778813a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %jmp T_1.22;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778820b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778806c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881040_0, 0, 1;
    %jmp T_1.22;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880f80_0, 0, 1;
    %jmp T_1.22;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %jmp T_1.22;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778820b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881040_0, 0, 1;
    %jmp T_1.22;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880f80_0, 0, 1;
    %jmp T_1.22;
T_1.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881520_0, 0, 1;
    %load/vec4 v0x642e778809e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %jmp T_1.30;
T_1.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881ff0_0, 0, 1;
T_1.30 ;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
T_1.31 ;
    %jmp T_1.22;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881780_0, 0, 1;
    %load/vec4 v0x642e77881b10_0;
    %store/vec4 v0x642e778816a0_0, 0, 3;
    %load/vec4 v0x642e778809e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.33, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %jmp T_1.34;
T_1.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881ff0_0, 0, 1;
T_1.34 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.22;
T_1.15 ;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.35, 8;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 1, 3;
    %cmp/x;
    %jmp/1 T_1.37, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_1.38, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_1.39, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_1.40, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_1.41, 4;
    %pushi/vec4 1, 1, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.43;
T_1.37 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.43;
T_1.38 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.43;
T_1.39 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.43;
T_1.40 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.43;
T_1.41 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.43;
T_1.43 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778820b0_0, 0, 1;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_1.44, 8;
    %load/vec4 v0x642e77880b60_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_1.45, 8;
T_1.44 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.45, 8;
 ; End of false expr.
    %blend;
T_1.45;
    %store/vec4 v0x642e778806c0_0, 0, 1;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x642e77881ff0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.36;
T_1.35 ;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.46, 8;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_1.48, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_1.49, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_1.50, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_1.51, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_1.52, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_1.53, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_1.54, 4;
    %pushi/vec4 1, 1, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.56;
T_1.48 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.56;
T_1.49 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.56;
T_1.50 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.56;
T_1.51 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.56;
T_1.52 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.56;
T_1.53 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.56;
T_1.54 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %jmp T_1.56;
T_1.56 ;
    %pop/vec4 1;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x642e778806c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881ff0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.47;
T_1.46 ;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %jmp T_1.61;
T_1.57 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.61;
T_1.58 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x642e778816a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.61;
T_1.59 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x642e778816a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.61;
T_1.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.61;
T_1.61 ;
    %pop/vec4 1;
T_1.47 ;
T_1.36 ;
    %jmp T_1.22;
T_1.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778820b0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778806c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881840_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x642e778816a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881040_0, 0, 1;
    %jmp T_1.22;
T_1.17 ;
    %load/vec4 v0x642e778812c0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_1.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778813a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77882170_0, 0, 1;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.63;
T_1.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778815e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
T_1.63 ;
    %jmp T_1.22;
T_1.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778815e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880f80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778806c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778820b0_0, 0, 1;
    %jmp T_1.22;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881460_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e77880840_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880780_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881f30_0, 0, 1;
    %load/vec4 v0x642e778809e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.64, 8;
    %load/vec4 v0x642e77881b10_0;
    %store/vec4 v0x642e778816a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77881840_0, 0, 1;
    %jmp T_1.65;
T_1.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e77880f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778815e0_0, 0, 1;
T_1.65 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x642e778811e0_0, 0, 8;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x642e778980f0;
T_2 ;
    %vpi_call 9 15 "$readmemh", "regfile.mem", v0x642e77898d70 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x642e778980f0;
T_3 ;
    %wait E_0x642e77829be0;
    %load/vec4 v0x642e77898ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x642e77898a70_0;
    %load/vec4 v0x642e77898bd0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642e77898d70, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x642e77898f80;
T_4 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x642e77899860_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_0x642e77898f80;
T_5 ;
    %wait E_0x642e77829be0;
    %load/vec4 v0x642e778997c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x642e77899620_0;
    %assign/vec4 v0x642e77899860_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x642e77899a80;
T_6 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x642e7789a2b0_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x642e77899a80;
T_7 ;
    %wait E_0x642e77829be0;
    %load/vec4 v0x642e7789a210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x642e7789a070_0;
    %assign/vec4 v0x642e7789a2b0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x642e77896190;
T_8 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x642e778969f0_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_0x642e77896190;
T_9 ;
    %wait E_0x642e77829be0;
    %load/vec4 v0x642e77896920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x642e77896760_0;
    %assign/vec4 v0x642e778969f0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x642e77897660;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x642e77897ed0_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x642e77897660;
T_11 ;
    %wait E_0x642e77829be0;
    %load/vec4 v0x642e77897e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x642e77897c90_0;
    %assign/vec4 v0x642e77897ed0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x642e77882530;
T_12 ;
    %wait E_0x642e777aba50;
    %load/vec4 v0x642e77883510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.0 ;
    %load/vec4 v0x642e77883290_0;
    %pad/u 17;
    %load/vec4 v0x642e77883360_0;
    %pad/u 17;
    %add;
    %load/vec4 v0x642e778831a0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883800_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.1 ;
    %load/vec4 v0x642e77883290_0;
    %pad/u 17;
    %load/vec4 v0x642e77883360_0;
    %pad/u 17;
    %sub;
    %load/vec4 v0x642e778831a0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883800_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.2 ;
    %load/vec4 v0x642e77883360_0;
    %pad/u 17;
    %load/vec4 v0x642e77883290_0;
    %pad/u 17;
    %sub;
    %load/vec4 v0x642e778831a0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883800_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.3 ;
    %load/vec4 v0x642e77883290_0;
    %load/vec4 v0x642e77883360_0;
    %or;
    %inv;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.4 ;
    %load/vec4 v0x642e77883290_0;
    %load/vec4 v0x642e77883360_0;
    %and;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.5 ;
    %load/vec4 v0x642e77883290_0;
    %load/vec4 v0x642e77883360_0;
    %or;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.6 ;
    %load/vec4 v0x642e77883290_0;
    %load/vec4 v0x642e77883360_0;
    %xor;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.7 ;
    %load/vec4 v0x642e77883290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x642e77883360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 15, 5;
    %or;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %load/vec4 v0x642e77883800_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778835e0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.8 ;
    %load/vec4 v0x642e77883290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x642e77883360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 15, 5;
    %or;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.9 ;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883290_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e77883360_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x642e77883800_0, 0, 16;
    %load/vec4 v0x642e77883290_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x642e77883360_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v0x642e778835e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e77883680_0, 0, 1;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %load/vec4 v0x642e77883800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x642e778839a0_0, 0, 1;
    %load/vec4 v0x642e77883800_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x642e778838e0_0, 0, 1;
    %load/vec4 v0x642e77883800_0;
    %xnor/r;
    %store/vec4 v0x642e77883740_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x642e77896c00;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x642e77897430_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x642e77896c00;
T_14 ;
    %wait E_0x642e77829be0;
    %load/vec4 v0x642e77897390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x642e778971f0_0;
    %assign/vec4 v0x642e77897430_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x642e77884af0;
T_15 ;
    %vpi_call 7 19 "$readmemh", "cram.mem", v0x642e77885390, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x642e77884af0;
T_16 ;
    %wait E_0x642e77829be0;
    %load/vec4 v0x642e77885100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x642e778852a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x642e778851d0_0;
    %load/vec4 v0x642e77884f10_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642e77885390, 0, 4;
    %load/vec4 v0x642e778851d0_0;
    %assign/vec4 v0x642e778954f0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x642e77884f10_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x642e77885390, 4;
    %assign/vec4 v0x642e778954f0_0, 0;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x642e7789a4d0;
T_17 ;
    %wait E_0x642e7789bca0;
    %load/vec4 v0x642e778a1810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x642e778a18e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x642e778a0d20_0;
    %assign/vec4 v0x642e778a18e0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x642e7789a4d0;
T_18 ;
    %wait E_0x642e7782a220;
    %load/vec4 v0x642e778a18e0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a1b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a1be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a12c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a1380_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x642e778a11e0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a0240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a1120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a1060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a0ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a0b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a0ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a0fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a07c0_0, 0, 1;
    %load/vec4 v0x642e778a18e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_18.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_18.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_18.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_18.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_18.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_18.15, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_18.16, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_18.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_18.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_18.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_18.20, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_18.21, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.23;
T_18.0 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.23;
T_18.1 ;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.23;
T_18.2 ;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 4, 3, 3;
    %cmpi/e 4, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 4, 3, 3;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_18.24, 9;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.25;
T_18.24 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
T_18.25 ;
    %jmp T_18.23;
T_18.3 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.23;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1b20_0, 0, 1;
    %load/vec4 v0x642e778a1730_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_18.26, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_18.27, 8;
T_18.26 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_18.27, 8;
 ; End of false expr.
    %blend;
T_18.27;
    %store/vec4 v0x642e778a11e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a12c0_0, 0, 1;
    %jmp T_18.23;
T_18.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %load/vec4 v0x642e778a1730_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_18.28, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_18.29, 8;
T_18.28 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_18.29, 8;
 ; End of false expr.
    %blend;
T_18.29;
    %store/vec4 v0x642e778a11e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a12c0_0, 0, 1;
    %jmp T_18.23;
T_18.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1b20_0, 0, 1;
    %jmp T_18.23;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %jmp T_18.23;
T_18.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0b80_0, 0, 1;
    %jmp T_18.23;
T_18.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0ac0_0, 0, 1;
    %jmp T_18.23;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %jmp T_18.23;
T_18.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1be0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0b80_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.23;
T_18.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0ac0_0, 0, 1;
    %jmp T_18.23;
T_18.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1060_0, 0, 1;
    %load/vec4 v0x642e778a0560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.30, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %jmp T_18.31;
T_18.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1b20_0, 0, 1;
T_18.31 ;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.32, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
T_18.32 ;
    %jmp T_18.23;
T_18.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a12c0_0, 0, 1;
    %load/vec4 v0x642e778a1650_0;
    %store/vec4 v0x642e778a11e0_0, 0, 3;
    %load/vec4 v0x642e778a0560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.34, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %jmp T_18.35;
T_18.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1b20_0, 0, 1;
T_18.35 ;
    %jmp T_18.23;
T_18.15 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.23;
T_18.16 ;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.36, 8;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 1, 3;
    %cmp/x;
    %jmp/1 T_18.38, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_18.39, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_18.40, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_18.41, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_18.42, 4;
    %pushi/vec4 1, 1, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.44;
T_18.38 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.44;
T_18.39 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.44;
T_18.40 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.44;
T_18.41 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.44;
T_18.42 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.44;
T_18.44 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a07c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1be0_0, 0, 1;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %cmpi/e 3, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_18.45, 8;
    %load/vec4 v0x642e778a06e0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_18.46, 8;
T_18.45 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_18.46, 8;
 ; End of false expr.
    %blend;
T_18.46;
    %store/vec4 v0x642e778a0240_0, 0, 1;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x642e778a1b20_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.37;
T_18.36 ;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.47, 8;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_18.49, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_18.50, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_18.51, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_18.52, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_18.53, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_18.54, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_18.55, 4;
    %pushi/vec4 1, 1, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.57;
T_18.49 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.57;
T_18.50 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.57;
T_18.51 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.57;
T_18.52 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.57;
T_18.53 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.57;
T_18.54 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.57;
T_18.55 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %jmp T_18.57;
T_18.57 ;
    %pop/vec4 1;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x642e778a0240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a07c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1b20_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.48;
T_18.47 ;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.58, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.59, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.60, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.61, 6;
    %jmp T_18.62;
T_18.58 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.62;
T_18.59 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x642e778a11e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a12c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.62;
T_18.60 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x642e778a11e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a12c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %pushi/vec4 31, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.62;
T_18.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.62;
T_18.62 ;
    %pop/vec4 1;
T_18.48 ;
T_18.37 ;
    %jmp T_18.23;
T_18.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1be0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1380_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x642e778a11e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0b80_0, 0, 1;
    %jmp T_18.23;
T_18.18 ;
    %load/vec4 v0x642e778a0e00_0;
    %parti/s 3, 0, 2;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_18.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1ca0_0, 0, 1;
    %pushi/vec4 33, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.64;
T_18.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
T_18.64 ;
    %jmp T_18.23;
T_18.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0ac0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1be0_0, 0, 1;
    %jmp T_18.23;
T_18.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0fa0_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.23;
T_18.21 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x642e778a03c0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1a60_0, 0, 1;
    %load/vec4 v0x642e778a0560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.65, 8;
    %load/vec4 v0x642e778a1650_0;
    %store/vec4 v0x642e778a11e0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1380_0, 0, 1;
    %jmp T_18.66;
T_18.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a0ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778a1120_0, 0, 1;
T_18.66 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x642e778a0d20_0, 0, 8;
    %jmp T_18.23;
T_18.23 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x642e778a7d10;
T_19 ;
    %vpi_call 9 15 "$readmemh", "regfile.mem", v0x642e778a8990 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x642e778a7d10;
T_20 ;
    %wait E_0x642e7789bca0;
    %load/vec4 v0x642e778a88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x642e778a8690_0;
    %load/vec4 v0x642e778a87f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642e778a8990, 0, 4;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x642e778a8be0;
T_21 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x642e778a9480_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x642e778a8be0;
T_22 ;
    %wait E_0x642e7789bca0;
    %load/vec4 v0x642e778a93e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x642e778a9240_0;
    %assign/vec4 v0x642e778a9480_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x642e778a96a0;
T_23 ;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x642e778a9fe0_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x642e778a96a0;
T_24 ;
    %wait E_0x642e7789bca0;
    %load/vec4 v0x642e778a9f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x642e778a9da0_0;
    %assign/vec4 v0x642e778a9fe0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x642e778a5e60;
T_25 ;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x642e778a66a0_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x642e778a5e60;
T_26 ;
    %wait E_0x642e7789bca0;
    %load/vec4 v0x642e778a65d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x642e778a6410_0;
    %assign/vec4 v0x642e778a66a0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x642e778a7310;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x642e778a7af0_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x642e778a7310;
T_28 ;
    %wait E_0x642e7789bca0;
    %load/vec4 v0x642e778a7a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x642e778a78b0_0;
    %assign/vec4 v0x642e778a7af0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x642e778a2130;
T_29 ;
    %wait E_0x642e778a2c50;
    %load/vec4 v0x642e778a3140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.0 ;
    %load/vec4 v0x642e778a2ec0_0;
    %pad/u 17;
    %load/vec4 v0x642e778a2f90_0;
    %pad/u 17;
    %add;
    %load/vec4 v0x642e778a2dd0_0;
    %pad/u 17;
    %add;
    %split/vec4 16;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 15, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a3430_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.1 ;
    %load/vec4 v0x642e778a2ec0_0;
    %pad/u 17;
    %load/vec4 v0x642e778a2f90_0;
    %pad/u 17;
    %sub;
    %load/vec4 v0x642e778a2dd0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a3430_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.2 ;
    %load/vec4 v0x642e778a2f90_0;
    %pad/u 17;
    %load/vec4 v0x642e778a2ec0_0;
    %pad/u 17;
    %sub;
    %load/vec4 v0x642e778a2dd0_0;
    %pad/u 17;
    %sub;
    %split/vec4 16;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a3430_0;
    %parti/s 1, 15, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.3 ;
    %load/vec4 v0x642e778a2ec0_0;
    %load/vec4 v0x642e778a2f90_0;
    %or;
    %inv;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.4 ;
    %load/vec4 v0x642e778a2ec0_0;
    %load/vec4 v0x642e778a2f90_0;
    %and;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.5 ;
    %load/vec4 v0x642e778a2ec0_0;
    %load/vec4 v0x642e778a2f90_0;
    %or;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.6 ;
    %load/vec4 v0x642e778a2ec0_0;
    %load/vec4 v0x642e778a2f90_0;
    %xor;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.7 ;
    %load/vec4 v0x642e778a2ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x642e778a2f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 15, 5;
    %or;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %load/vec4 v0x642e778a3430_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a3210_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.8 ;
    %load/vec4 v0x642e778a2ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x642e778a2f90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 15, 5;
    %or;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.9 ;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x642e778a3430_0, 0, 16;
    %load/vec4 v0x642e778a2ec0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x642e778a2f90_0;
    %parti/s 1, 0, 2;
    %or;
    %store/vec4 v0x642e778a3210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778a32b0_0, 0, 1;
    %jmp T_29.11;
T_29.11 ;
    %pop/vec4 1;
    %load/vec4 v0x642e778a3430_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x642e778a35d0_0, 0, 1;
    %load/vec4 v0x642e778a3430_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x642e778a3510_0, 0, 1;
    %load/vec4 v0x642e778a3430_0;
    %xnor/r;
    %store/vec4 v0x642e778a3370_0, 0, 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x642e778a68b0;
T_30 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x642e778a70e0_0, 0, 16;
    %end;
    .thread T_30;
    .scope S_0x642e778a68b0;
T_31 ;
    %wait E_0x642e7789bca0;
    %load/vec4 v0x642e778a7040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x642e778a6ea0_0;
    %assign/vec4 v0x642e778a70e0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x642e778a4750;
T_32 ;
    %vpi_call 7 19 "$readmemh", "cram.mem", v0x642e778a5030, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x642e778a4750;
T_33 ;
    %wait E_0x642e7789bca0;
    %load/vec4 v0x642e778a4da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x642e778a4f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x642e778a4e70_0;
    %load/vec4 v0x642e778a4bb0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x642e778a5030, 0, 4;
    %load/vec4 v0x642e778a4e70_0;
    %assign/vec4 v0x642e778a5180_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x642e778a4bb0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x642e778a5030, 4;
    %assign/vec4 v0x642e778a5180_0, 0;
T_33.3 ;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x642e778612b0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778aa410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778aac10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x642e778acac0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x642e778612b0;
T_35 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x642e778aa200_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x642e77885390, 4;
    %store/vec4 v0x642e778aa300_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x642e778aa410_0, 0, 1;
T_35.0 ;
    %pushi/vec4 1, 0, 32;
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_35.1, 8;
    %vpi_func 2 342 "$time" 64 {0 0 0};
    %cmpi/u 1000, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_35.2, 5;
    %vpi_call 2 343 "$display", "Timeout" {0 0 0};
    %vpi_call 2 344 "$finish" {0 0 0};
T_35.2 ;
    %load/vec4 v0x642e778aa200_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v0x642e778aaee0_0;
    %load/vec4 v0x642e778acde0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x642e77899860_0;
    %load/vec4 v0x642e778a9480_0;
    %cmp/e;
    %jmp/0xz  T_35.8, 4;
    %vpi_call 2 349 "$display", "(LOAD) T1 OK" {0 0 0};
    %jmp T_35.9;
T_35.8 ;
    %vpi_call 2 351 "$display", "(LOAD) T1 ERR: ref=%h, you=%h", v0x642e77899860_0, v0x642e778a9480_0 {0 0 0};
T_35.9 ;
    %load/vec4 v0x642e7789a2b0_0;
    %load/vec4 v0x642e778a9fe0_0;
    %cmp/e;
    %jmp/0xz  T_35.10, 4;
    %vpi_call 2 354 "$display", "(LOAD) T2 OK" {0 0 0};
    %jmp T_35.11;
T_35.10 ;
    %vpi_call 2 356 "$display", "(LOAD) T2 ERR: ref=%h, you=%h", v0x642e7789a2b0_0, v0x642e778a9fe0_0 {0 0 0};
T_35.11 ;
    %load/vec4 v0x642e77897ed0_0;
    %load/vec4 v0x642e778a7af0_0;
    %cmp/e;
    %jmp/0xz  T_35.12, 4;
    %vpi_call 2 359 "$display", "(LOAD) PC OK" {0 0 0};
    %jmp T_35.13;
T_35.12 ;
    %vpi_call 2 361 "$display", "(LOAD) PC ERR: ref=%h, you=%h", v0x642e77897ed0_0, v0x642e778a7af0_0 {0 0 0};
T_35.13 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x642e778aa200_0, 0, 2;
T_35.6 ;
    %load/vec4 v0x642e778aaee0_0;
    %load/vec4 v0x642e778acde0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.14, 8;
    %load/vec4 v0x642e778acac0_0;
    %inv;
    %store/vec4 v0x642e778acac0_0, 0, 1;
    %jmp T_35.15;
T_35.14 ;
    %load/vec4 v0x642e778aaee0_0;
    %nor/r;
    %load/vec4 v0x642e778acde0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.16, 8;
    %load/vec4 v0x642e778aac10_0;
    %inv;
    %store/vec4 v0x642e778aac10_0, 0, 1;
    %jmp T_35.17;
T_35.16 ;
    %load/vec4 v0x642e778acac0_0;
    %inv;
    %store/vec4 v0x642e778acac0_0, 0, 1;
    %load/vec4 v0x642e778aac10_0;
    %inv;
    %store/vec4 v0x642e778aac10_0, 0, 1;
T_35.17 ;
T_35.15 ;
T_35.4 ;
    %load/vec4 v0x642e778aa200_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_35.18, 4;
    %load/vec4 v0x642e778aacb0_0;
    %load/vec4 v0x642e778acb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.20, 8;
    %load/vec4 v0x642e77899860_0;
    %load/vec4 v0x642e778a9480_0;
    %cmp/e;
    %jmp/0xz  T_35.22, 4;
    %vpi_call 2 378 "$display", "(EXEC) T1 OK" {0 0 0};
    %jmp T_35.23;
T_35.22 ;
    %vpi_call 2 380 "$display", "(EXEC) T1 ERR: ref=%h, you=%h", v0x642e77899860_0, v0x642e778a9480_0 {0 0 0};
T_35.23 ;
    %load/vec4 v0x642e7789a2b0_0;
    %load/vec4 v0x642e778a9fe0_0;
    %cmp/e;
    %jmp/0xz  T_35.24, 4;
    %vpi_call 2 383 "$display", "(EXEC) T2 OK" {0 0 0};
    %jmp T_35.25;
T_35.24 ;
    %vpi_call 2 385 "$display", "(EXEC) T2 ERR: ref=%h, you=%h", v0x642e7789a2b0_0, v0x642e778a9fe0_0 {0 0 0};
T_35.25 ;
    %load/vec4 v0x642e77897ed0_0;
    %load/vec4 v0x642e778a7af0_0;
    %cmp/e;
    %jmp/0xz  T_35.26, 4;
    %vpi_call 2 388 "$display", "(EXEC) PC OK" {0 0 0};
    %jmp T_35.27;
T_35.26 ;
    %vpi_call 2 390 "$display", "(EXEC) PC ERR: ref=%h, you=%h", v0x642e77897ed0_0, v0x642e778a7af0_0 {0 0 0};
T_35.27 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x642e778aa200_0, 0, 2;
T_35.20 ;
    %load/vec4 v0x642e778aacb0_0;
    %load/vec4 v0x642e778acb60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.28, 8;
    %load/vec4 v0x642e778acac0_0;
    %inv;
    %store/vec4 v0x642e778acac0_0, 0, 1;
    %jmp T_35.29;
T_35.28 ;
    %load/vec4 v0x642e778aacb0_0;
    %nor/r;
    %load/vec4 v0x642e778acb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.30, 8;
    %load/vec4 v0x642e778aac10_0;
    %inv;
    %store/vec4 v0x642e778aac10_0, 0, 1;
    %jmp T_35.31;
T_35.30 ;
    %load/vec4 v0x642e778acac0_0;
    %inv;
    %store/vec4 v0x642e778acac0_0, 0, 1;
    %load/vec4 v0x642e778aac10_0;
    %inv;
    %store/vec4 v0x642e778aac10_0, 0, 1;
T_35.31 ;
T_35.29 ;
T_35.18 ;
    %load/vec4 v0x642e778aa200_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_35.32, 4;
    %load/vec4 v0x642e778abc80_0;
    %load/vec4 v0x642e778ada70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.34, 8;
    %load/vec4 v0x642e77899860_0;
    %load/vec4 v0x642e778a9480_0;
    %cmp/e;
    %jmp/0xz  T_35.36, 4;
    %vpi_call 2 407 "$display", "(STORE) T1 OK" {0 0 0};
    %jmp T_35.37;
T_35.36 ;
    %vpi_call 2 409 "$display", "(STORE) T1 ERR: ref=%h, you=%h", v0x642e77899860_0, v0x642e778a9480_0 {0 0 0};
T_35.37 ;
    %load/vec4 v0x642e7789a2b0_0;
    %load/vec4 v0x642e778a9fe0_0;
    %cmp/e;
    %jmp/0xz  T_35.38, 4;
    %vpi_call 2 412 "$display", "(STORE) T2 OK" {0 0 0};
    %jmp T_35.39;
T_35.38 ;
    %vpi_call 2 414 "$display", "(STORE) T2 ERR: ref=%h, you=%h", v0x642e7789a2b0_0, v0x642e778a9fe0_0 {0 0 0};
T_35.39 ;
    %load/vec4 v0x642e77897ed0_0;
    %load/vec4 v0x642e778a7af0_0;
    %cmp/e;
    %jmp/0xz  T_35.40, 4;
    %vpi_call 2 417 "$display", "(STORE) PC OK" {0 0 0};
    %jmp T_35.41;
T_35.40 ;
    %vpi_call 2 419 "$display", "(STORE) PC ERR: ref=%h, you=%h", v0x642e77897ed0_0, v0x642e778a7af0_0 {0 0 0};
T_35.41 ;
    %vpi_call 2 421 "$writememh", "sol.hex", v0x642e77885390 {0 0 0};
    %vpi_call 2 422 "$writememh", "uut.hex", v0x642e778a5030 {0 0 0};
    %vpi_call 2 423 "$writememh", "sol_regs.hex", v0x642e77898d70 {0 0 0};
    %vpi_call 2 424 "$writememh", "uut_regs.hex", v0x642e778a8990 {0 0 0};
    %vpi_call 2 426 "$finish" {0 0 0};
T_35.34 ;
    %load/vec4 v0x642e778abc80_0;
    %load/vec4 v0x642e778ada70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.42, 8;
    %load/vec4 v0x642e778acac0_0;
    %inv;
    %store/vec4 v0x642e778acac0_0, 0, 1;
    %jmp T_35.43;
T_35.42 ;
    %load/vec4 v0x642e778abc80_0;
    %nor/r;
    %load/vec4 v0x642e778ada70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.44, 8;
    %load/vec4 v0x642e778aac10_0;
    %inv;
    %store/vec4 v0x642e778aac10_0, 0, 1;
    %jmp T_35.45;
T_35.44 ;
    %load/vec4 v0x642e778acac0_0;
    %inv;
    %store/vec4 v0x642e778acac0_0, 0, 1;
    %load/vec4 v0x642e778aac10_0;
    %inv;
    %store/vec4 v0x642e778aac10_0, 0, 1;
T_35.45 ;
T_35.43 ;
T_35.32 ;
    %delay 5, 0;
    %jmp T_35.0;
T_35.1 ;
    %end;
    .thread T_35;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "checker.v";
    "control_unit_sol.v";
    "alu.v";
    "bus_interface_unit.v";
    "cram.v";
    "block_ram.v";
    "register.v";
    "regfile.v";
    "control_unit.v";
