{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527590311961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527590311962 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_TV 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_TV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527590311985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527590312021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527590312021 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1527590312105 ""}  } { { "altera_pll.v" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1527590312105 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1527590312118 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1527590312135 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1527590312135 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312469 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312470 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312470 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312470 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312470 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312470 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312471 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312471 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312471 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312471 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312471 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312472 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312472 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312472 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312472 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/altsyncram_d3f1.tdf" 38 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/db/dcfifo_bg02.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "/work/staff/pablo/altera/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/Sdram_Control_4Port/Sdram_Control_4Port.v" 269 0 0 } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 375 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1527590312472 "|DE1_SoC_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1527590312496 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527590312516 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527590312715 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1527590312803 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527590323855 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y56_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y56_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1527590324102 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1527590324102 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 499 global CLKCTRL_G14 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 499 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527590324313 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G1 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527590324313 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 15 global CLKCTRL_G13 " "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|Sdram_PLL_0002:sdram_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527590324313 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527590324313 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_CLK27~inputCLKENA0 794 global CLKCTRL_G15 " "TD_CLK27~inputCLKENA0 with 794 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527590324314 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 41 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 41 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527590324314 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "TD_HS~inputCLKENA0 11 global CLKCTRL_G12 " "TD_HS~inputCLKENA0 with 11 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1527590324314 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1527590324314 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1527590324314 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver TD_HS~inputCLKENA0 CLKCTRL_G12 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver TD_HS~inputCLKENA0, placed at CLKCTRL_G12" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad TD_HS PIN_A5 " "Refclk input I/O pad TD_HS is placed onto PIN_A5" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1527590324315 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1527590324315 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1527590324315 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527590324316 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1527590325825 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527590325829 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1527590325829 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1527590325829 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1527590325829 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_TV.sdc " "Reading SDC File: 'DE1_SoC_TV.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1527590325844 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 3 -multiply_by 100 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527590325846 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527590325846 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 9 -phase -109.98 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527590325846 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 49 -duty_cycle 50.00 -name \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1527590325846 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1527590325846 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1527590325847 ""}
{ "Warning" "WSTA_SCC_LOOP" "154 " "Found combinational loop of 154 nodes" { { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|combout " "Node \"u9\|oVGA_G_temp~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~46\|dataa " "Node \"u9\|oVGA_B_temp~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~46\|combout " "Node \"u9\|oVGA_B_temp~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~47\|dataf " "Node \"u9\|oVGA_B_temp~47\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~47\|combout " "Node \"u9\|oVGA_B_temp~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~2\|dataf " "Node \"u9\|oVGA_G_temp~2\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~2\|combout " "Node \"u9\|oVGA_G_temp~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~9\|datad " "Node \"u9\|oVGA_G_temp~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~9\|combout " "Node \"u9\|oVGA_G_temp~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~10\|dataf " "Node \"u9\|oVGA_G_temp~10\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~10\|combout " "Node \"u9\|oVGA_G_temp~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|datae " "Node \"u9\|oVGA_G_temp~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|combout " "Node \"u9\|oVGA_G_temp~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|datac " "Node \"u9\|oVGA_G_temp~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|datad " "Node \"u9\|oVGA_G_temp~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|combout " "Node \"u9\|oVGA_G_temp~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|datab " "Node \"u9\|oVGA_G_temp~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|combout " "Node \"u9\|oVGA_G_temp~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~5\|datad " "Node \"u9\|oVGA_R_temp\[1\]~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~5\|combout " "Node \"u9\|oVGA_R_temp\[1\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|datac " "Node \"u9\|oVGA_R_temp~40\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|combout " "Node \"u9\|oVGA_R_temp~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|datab " "Node \"u9\|oVGA_G_temp~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|combout " "Node \"u9\|oVGA_G_temp~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~19\|datab " "Node \"u9\|oVGA_G_temp~19\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~19\|combout " "Node \"u9\|oVGA_G_temp~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~10\|datab " "Node \"u9\|oVGA_R_temp\[1\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~10\|combout " "Node \"u9\|oVGA_R_temp\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~16\|datad " "Node \"u9\|oVGA_R_temp\[3\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~16\|combout " "Node \"u9\|oVGA_R_temp\[3\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|datae " "Node \"u9\|oVGA_R_temp~40\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~18\|datac " "Node \"u9\|oVGA_R_temp\[3\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~18\|combout " "Node \"u9\|oVGA_R_temp\[3\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|dataf " "Node \"u9\|oVGA_R_temp~40\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~14\|dataf " "Node \"u9\|oVGA_R_temp\[3\]~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[3\]~14\|combout " "Node \"u9\|oVGA_R_temp\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp~40\|datad " "Node \"u9\|oVGA_R_temp~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~1\|datad " "Node \"u9\|LessThan9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~1\|combout " "Node \"u9\|LessThan9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|datad " "Node \"u9\|oVGA_G_temp~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|datae " "Node \"u9\|LessThan9~14\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|combout " "Node \"u9\|LessThan9~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|datae " "Node \"u9\|oVGA_G_temp~45\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~15\|datad " "Node \"u9\|LessThan9~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~15\|combout " "Node \"u9\|LessThan9~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|dataf " "Node \"u9\|oVGA_G_temp~45\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|datae " "Node \"u9\|oVGA_G_temp~44\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~46\|datab " "Node \"u9\|oVGA_B_temp~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|datab " "Node \"u9\|LessThan9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|combout " "Node \"u9\|LessThan9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~45\|datac " "Node \"u9\|oVGA_G_temp~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~43\|datac " "Node \"u9\|oVGA_R_temp\[8\]~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~43\|combout " "Node \"u9\|oVGA_R_temp\[8\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|datad " "Node \"u9\|LessThan9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~45\|datac " "Node \"u9\|oVGA_R_temp\[9\]~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~45\|combout " "Node \"u9\|oVGA_R_temp\[9\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|dataf " "Node \"u9\|LessThan9~0\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[6\]~46\|datab " "Node \"u9\|oVGA_R_temp\[6\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[6\]~46\|combout " "Node \"u9\|oVGA_R_temp\[6\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~1\|datae " "Node \"u9\|LessThan9~1\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[7\]~47\|datab " "Node \"u9\|oVGA_R_temp\[7\]~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[7\]~47\|combout " "Node \"u9\|oVGA_R_temp\[7\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~1\|dataf " "Node \"u9\|LessThan9~1\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|datac " "Node \"u9\|LessThan9~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~13\|datab " "Node \"u9\|LessThan9~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~13\|combout " "Node \"u9\|LessThan9~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|dataf " "Node \"u9\|LessThan9~14\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[4\]~49\|datab " "Node \"u9\|oVGA_R_temp\[4\]~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[4\]~49\|combout " "Node \"u9\|oVGA_R_temp\[4\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~15\|datae " "Node \"u9\|LessThan9~15\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[5\]~50\|datab " "Node \"u9\|oVGA_R_temp\[5\]~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[5\]~50\|combout " "Node \"u9\|oVGA_R_temp\[5\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~15\|dataf " "Node \"u9\|LessThan9~15\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~9\|datad " "Node \"u9\|oVGA_R_temp\[1\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~9\|combout " "Node \"u9\|oVGA_R_temp\[1\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~42\|datac " "Node \"u9\|oVGA_R_temp\[8\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~42\|combout " "Node \"u9\|oVGA_R_temp\[8\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|datac " "Node \"u9\|LessThan9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~43\|datad " "Node \"u9\|oVGA_R_temp\[8\]~43\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~44\|datac " "Node \"u9\|oVGA_R_temp\[9\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~44\|combout " "Node \"u9\|oVGA_R_temp\[9\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~0\|datae " "Node \"u9\|LessThan9~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~45\|datad " "Node \"u9\|oVGA_R_temp\[9\]~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[6\]~46\|datad " "Node \"u9\|oVGA_R_temp\[6\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[7\]~47\|datad " "Node \"u9\|oVGA_R_temp\[7\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[2\]~48\|datac " "Node \"u9\|oVGA_R_temp\[2\]~48\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[2\]~48\|combout " "Node \"u9\|oVGA_R_temp\[2\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~14\|datad " "Node \"u9\|LessThan9~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[4\]~49\|datad " "Node \"u9\|oVGA_R_temp\[4\]~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[5\]~50\|datad " "Node \"u9\|oVGA_R_temp\[5\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~41\|datac " "Node \"u9\|oVGA_R_temp\[1\]~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~41\|combout " "Node \"u9\|oVGA_R_temp\[1\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~42\|datad " "Node \"u9\|oVGA_R_temp\[8\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[8\]~43\|datae " "Node \"u9\|oVGA_R_temp\[8\]~43\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~44\|datad " "Node \"u9\|oVGA_R_temp\[9\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[9\]~45\|datae " "Node \"u9\|oVGA_R_temp\[9\]~45\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[6\]~46\|datae " "Node \"u9\|oVGA_R_temp\[6\]~46\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[7\]~47\|datae " "Node \"u9\|oVGA_R_temp\[7\]~47\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[2\]~48\|datae " "Node \"u9\|oVGA_R_temp\[2\]~48\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|LessThan9~13\|datac " "Node \"u9\|LessThan9~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[4\]~49\|datae " "Node \"u9\|oVGA_R_temp\[4\]~49\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[5\]~50\|datae " "Node \"u9\|oVGA_R_temp\[5\]~50\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~3\|datae " "Node \"u9\|oVGA_G_temp~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~3\|combout " "Node \"u9\|oVGA_G_temp~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~8\|dataa " "Node \"u9\|oVGA_G_temp~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~8\|combout " "Node \"u9\|oVGA_G_temp~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~9\|datae " "Node \"u9\|oVGA_G_temp~9\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~3\|datac " "Node \"u9\|oVGA_R_temp\[1\]~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~3\|combout " "Node \"u9\|oVGA_R_temp\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~4\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~4\|combout " "Node \"u9\|oVGA_R_temp\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~10\|datae " "Node \"u9\|oVGA_R_temp\[1\]~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~5\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~5\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~9\|dataf " "Node \"u9\|oVGA_R_temp\[1\]~9\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~41\|datae " "Node \"u9\|oVGA_R_temp\[1\]~41\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp\[2\]~17\|datac " "Node \"u9\|oVGA_B_temp\[2\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp\[2\]~17\|combout " "Node \"u9\|oVGA_B_temp\[2\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~35\|datab " "Node \"u9\|oVGA_B_temp~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~35\|combout " "Node \"u9\|oVGA_B_temp~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|datab " "Node \"u9\|oVGA_G_temp~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|dataa " "Node \"u9\|oVGA_G_temp~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~36\|datab " "Node \"u9\|oVGA_B_temp~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~36\|combout " "Node \"u9\|oVGA_B_temp~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|datac " "Node \"u9\|oVGA_G_temp~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|datab " "Node \"u9\|oVGA_G_temp~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~34\|datab " "Node \"u9\|oVGA_B_temp~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~34\|combout " "Node \"u9\|oVGA_B_temp~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|dataa " "Node \"u9\|oVGA_G_temp~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~42\|dataa " "Node \"u9\|oVGA_G_temp~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~42\|combout " "Node \"u9\|oVGA_G_temp~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|datae " "Node \"u9\|oVGA_G_temp~43\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~37\|datab " "Node \"u9\|oVGA_B_temp~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp~37\|combout " "Node \"u9\|oVGA_B_temp~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~14\|datad " "Node \"u9\|oVGA_G_temp~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~42\|datab " "Node \"u9\|oVGA_G_temp~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp\[3\]~31\|dataa " "Node \"u9\|oVGA_B_temp\[3\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_B_temp\[3\]~31\|combout " "Node \"u9\|oVGA_B_temp\[3\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~1\|datac " "Node \"u9\|oVGA_G_temp~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~1\|combout " "Node \"u9\|oVGA_G_temp~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|datab " "Node \"u9\|oVGA_G_temp~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|datac " "Node \"u9\|oVGA_G_temp~43\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~15\|datac " "Node \"u9\|oVGA_G_temp~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~15\|combout " "Node \"u9\|oVGA_G_temp~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|datad " "Node \"u9\|oVGA_G_temp~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~43\|dataf " "Node \"u9\|oVGA_G_temp~43\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~16\|datac " "Node \"u9\|oVGA_G_temp~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~16\|combout " "Node \"u9\|oVGA_G_temp~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|datae " "Node \"u9\|oVGA_G_temp~18\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|datac " "Node \"u9\|oVGA_G_temp~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~17\|datad " "Node \"u9\|oVGA_G_temp~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~17\|combout " "Node \"u9\|oVGA_G_temp~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~44\|datad " "Node \"u9\|oVGA_G_temp~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_G_temp~18\|dataf " "Node \"u9\|oVGA_G_temp~18\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""} { "Warning" "WSTA_SCC_NODE" "u9\|oVGA_R_temp\[1\]~10\|dataa " "Node \"u9\|oVGA_R_temp\[1\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1527590325851 ""}  } { { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 87 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 88 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 203 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 86 -1 0 } } { "v/VGA_Ctrl.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/v/VGA_Ctrl.v" 225 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1527590325851 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "154 " "Design contains combinational loop of 154 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1527590325853 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TD_HS " "Node: TD_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TD_Detect:u2\|NTSC TD_HS " "Register TD_Detect:u2\|NTSC is being clocked by TD_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527590325860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527590325860 "|DE1_SoC_TV|TD_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Ctrl:u9\|oVGA_HS " "Node: VGA_Ctrl:u9\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Ctrl:u9\|V_Cont\[0\] VGA_Ctrl:u9\|oVGA_HS " "Register VGA_Ctrl:u9\|V_Cont\[0\] is being clocked by VGA_Ctrl:u9\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527590325860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527590325860 "|DE1_SoC_TV|VGA_Ctrl:u9|oVGA_HS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Reset_Delay:u3\|oRST_0 " "Node: Reset_Delay:u3\|oRST_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 Reset_Delay:u3\|oRST_0 " "Latch Sdram_Control_4Port:u6\|rRD2_ADDR\[11\]~3 is being clocked by Reset_Delay:u3\|oRST_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527590325860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527590325860 "|DE1_SoC_TV|Reset_Delay:u3|oRST_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CHOSE_FILTR:ch\|iBlue_temp\[0\] SW\[1\] " "Latch CHOSE_FILTR:ch\|iBlue_temp\[0\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527590325860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527590325860 "|DE1_SoC_TV|SW[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Node: I2C_AV_Config:u1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] I2C_AV_Config:u1\|mI2C_CTRL_CLK " "Register I2C_AV_Config:u1\|mI2C_DATA\[14\] is being clocked by I2C_AV_Config:u1\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1527590325860 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1527590325860 "|DE1_SoC_TV|I2C_AV_Config:u1|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527590325863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527590325863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527590325863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527590325863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1527590325863 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1527590325863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1527590325883 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037 " "Clock: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] with master clock period: 30.000 found on PLL node: u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] does not match the master clock period requirement: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1527590325884 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1527590325884 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1527590325885 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000   clock_27_1 " "  30.000   clock_27_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_0 " "  20.000   clock_50_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.900 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   8.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  44.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  44.100 u6\|sdram_pll1\|sdram_pll_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1527590325885 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1527590325885 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527590325987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527590325991 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527590326002 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527590326009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527590326039 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527590326043 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527590326464 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "194 DSP block " "Packed 194 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1527590326469 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "35 " "Created 35 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1527590326469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527590326469 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527590326756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527590331726 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527590332773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527590336282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527590340376 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527590343696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527590343696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527590346007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527590352485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527590352485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527590357000 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.77 " "Total time spent on timing analysis during the Fitter is 4.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527590361114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527590361196 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527590362657 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527590362659 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527590364047 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527590369833 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1527590370126 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "79 " "Following 79 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[23] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 174 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/work/staff/pablo/altera/17.0/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/work/staff/pablo/altera/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_TV.v" "" { Text "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1527590370155 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1527590370155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.fit.smsg " "Generated suppressed messages file /dmj/2015/fk370394/FPGA/projekt/DE1_SoC_TV/DE1_SoC_TV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527590370396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 191 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 191 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2668 " "Peak virtual memory: 2668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527590371653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 29 12:39:31 2018 " "Processing ended: Tue May 29 12:39:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527590371653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527590371653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527590371653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527590371653 ""}
