<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1105" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1105{left:96px;bottom:47px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2_1105{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1105{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1105{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1105{left:96px;bottom:1031px;letter-spacing:0.2px;}
#t6_1105{left:192px;bottom:1031px;letter-spacing:0.18px;}
#t7_1105{left:96px;bottom:996px;letter-spacing:0.12px;word-spacing:-0.71px;}
#t8_1105{left:96px;bottom:974px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t9_1105{left:96px;bottom:953px;letter-spacing:0.13px;}
#ta_1105{left:96px;bottom:918px;letter-spacing:0.13px;word-spacing:-0.67px;}
#tb_1105{left:96px;bottom:896px;letter-spacing:0.12px;word-spacing:-0.57px;}
#tc_1105{left:96px;bottom:875px;letter-spacing:0.15px;word-spacing:-0.45px;}
#td_1105{left:96px;bottom:816px;letter-spacing:-0.13px;}
#te_1105{left:192px;bottom:816px;letter-spacing:0.22px;}
#tf_1105{left:96px;bottom:780px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tg_1105{left:96px;bottom:759px;letter-spacing:-0.12px;word-spacing:0.57px;}
#th_1105{left:160px;bottom:759px;}
#ti_1105{left:166px;bottom:759px;letter-spacing:0.12px;word-spacing:-0.71px;}
#tj_1105{left:96px;bottom:737px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tk_1105{left:96px;bottom:716px;letter-spacing:0.12px;}
#tl_1105{left:96px;bottom:681px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tm_1105{left:96px;bottom:659px;letter-spacing:0.13px;word-spacing:-0.51px;}
#tn_1105{left:96px;bottom:638px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_1105{left:96px;bottom:617px;letter-spacing:0.12px;word-spacing:-0.57px;}
#tp_1105{left:96px;bottom:595px;letter-spacing:0.12px;word-spacing:-0.88px;}
#tq_1105{left:96px;bottom:574px;letter-spacing:0.14px;word-spacing:-0.55px;}
#tr_1105{left:96px;bottom:552px;letter-spacing:0.15px;word-spacing:-0.5px;}
#ts_1105{left:96px;bottom:517px;letter-spacing:0.13px;word-spacing:-0.56px;}
#tt_1105{left:96px;bottom:496px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tu_1105{left:96px;bottom:474px;letter-spacing:0.04px;word-spacing:-0.36px;}
#tv_1105{left:96px;bottom:435px;letter-spacing:-0.03px;}
#tw_1105{left:167px;bottom:435px;letter-spacing:0.17px;word-spacing:-0.23px;}
#tx_1105{left:96px;bottom:400px;letter-spacing:0.13px;word-spacing:-0.76px;}
#ty_1105{left:96px;bottom:378px;letter-spacing:0.13px;word-spacing:-0.53px;}
#tz_1105{left:96px;bottom:343px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t10_1105{left:96px;bottom:308px;letter-spacing:0.14px;word-spacing:-0.44px;}
#t11_1105{left:96px;bottom:273px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_1105{left:96px;bottom:242px;}
#t13_1105{left:124px;bottom:242px;letter-spacing:0.14px;word-spacing:0.76px;}
#t14_1105{left:124px;bottom:221px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t15_1105{left:96px;bottom:193px;}
#t16_1105{left:124px;bottom:193px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t17_1105{left:96px;bottom:166px;}
#t18_1105{left:124px;bottom:166px;letter-spacing:0.15px;word-spacing:3.07px;}
#t19_1105{left:124px;bottom:144px;letter-spacing:0.12px;word-spacing:2.19px;}
#t1a_1105{left:124px;bottom:123px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_1105{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1105{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1105{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1105{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1105{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_1105{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1105{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_1105{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_1105{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s9_1105{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1105" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1105Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1105" style="-webkit-user-select: none;"><object width="935" height="1210" data="1105/1105.svg" type="image/svg+xml" id="pdf1105" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1105" class="t s1_1105">Advanced Programmable Interrupt Controller (APIC) </span><span id="t2_1105" class="t s2_1105">650 </span>
<span id="t3_1105" class="t s3_1105">24593—Rev. 3.41—June 2023 </span><span id="t4_1105" class="t s3_1105">AMD64 Technology </span>
<span id="t5_1105" class="t s4_1105">16.10 </span><span id="t6_1105" class="t s4_1105">x2APIC Initialization </span>
<span id="t7_1105" class="t s5_1105">A RESET clears the APIC Base Address Register AE bit and EXTD bit, disabling the local APIC. All </span>
<span id="t8_1105" class="t s5_1105">local APIC registers are initialized to their reset values as described in section 16.3.2 “APIC </span>
<span id="t9_1105" class="t s5_1105">Registers”. </span>
<span id="ta_1105" class="t s5_1105">An INIT does not modify the APIC Base Address Register AE and EXTD bits, thus the local APIC </span>
<span id="tb_1105" class="t s5_1105">mode is not changed. All other APIC registers are initialized to their values as described in “Reset in </span>
<span id="tc_1105" class="t s5_1105">x2APIC mode” above. </span>
<span id="td_1105" class="t s4_1105">16.11 </span><span id="te_1105" class="t s4_1105">Accessing x2APIC Register </span>
<span id="tf_1105" class="t s5_1105">The x2APIC system programming interface consists of the Model Specific Registers listed in </span>
<span id="tg_1105" class="t s5_1105">Table 16</span><span id="th_1105" class="t s6_1105">-</span><span id="ti_1105" class="t s5_1105">6 below. All APIC registers except the APIC Base Address Register are mapped into the </span>
<span id="tj_1105" class="t s5_1105">architecturally dedicated MSR range 800h to 8FFh, and accessed using WRMSR and RDMSR </span>
<span id="tk_1105" class="t s5_1105">instructions. </span>
<span id="tl_1105" class="t s5_1105">The RDMSR/WRMSR instructions read and write the MSR specified in the ECX register using the </span>
<span id="tm_1105" class="t s5_1105">EDX:EAX register pair as the destination and source operand. Bits 31:0 of the APIC register are </span>
<span id="tn_1105" class="t s5_1105">mapped into EAX[31:0]. For 64-bit x2APIC registers, the high-order bits (bits 63:32) are mapped to </span>
<span id="to_1105" class="t s5_1105">EDX[31:0]. A #GP(0) exception is generated if an unimplemented APIC register is specified in ECX. </span>
<span id="tp_1105" class="t s5_1105">When not in x2APIC mode, attempts to access the APIC register set using the MSR interface results in </span>
<span id="tq_1105" class="t s5_1105">the WRMSR or RDMSR instruction generating a #GP(0) exception. See APM volume 3 for more </span>
<span id="tr_1105" class="t s5_1105">information on the WRMSR and RDMSR instructions. </span>
<span id="ts_1105" class="t s5_1105">In x2APIC mode, the legacy MMIO access to the APIC register set is disabled. Attempts to use the </span>
<span id="tt_1105" class="t s5_1105">legacy MMIO access mechanism may result in an unintended memory access or a memory-related </span>
<span id="tu_1105" class="t s5_1105">exception such as #GP or #PF. </span>
<span id="tv_1105" class="t s7_1105">16.11.1 </span><span id="tw_1105" class="t s7_1105">x2APIC Register Address Space </span>
<span id="tx_1105" class="t s5_1105">The x2APIC registers are mapped into the MSR address range 800h through 8FFh. This address range </span>
<span id="ty_1105" class="t s5_1105">is reserved for accessing the APIC register set in x2APIC mode. </span>
<span id="tz_1105" class="t s5_1105">The legacy APIC registers are mapped to this MSR address space using on the following formula: </span>
<span id="t10_1105" class="t s5_1105">x2APIC MSR address = 800h + ((APIC MMIO offset) &gt;&gt; 4) </span>
<span id="t11_1105" class="t s5_1105">The following registers are exceptions to the above formula: </span>
<span id="t12_1105" class="t s8_1105">• </span><span id="t13_1105" class="t s5_1105">The two 32-bit Interrupt Command Registers in APIC mode (MMIO offsets 300h and 310h) are </span>
<span id="t14_1105" class="t s5_1105">merged into a single 64-bit x2APIC register at MSR address 830h. </span>
<span id="t15_1105" class="t s8_1105">• </span><span id="t16_1105" class="t s5_1105">The x2APIC Self_IPI register is added at MSR address 83Fh </span>
<span id="t17_1105" class="t s8_1105">• </span><span id="t18_1105" class="t s5_1105">The Destination Format Register (DFR) at MMIO offset E0h and the Remote Read Register </span>
<span id="t19_1105" class="t s5_1105">(RRR) at MMIO offset C0h are not supported in x2APIC mode. Accordingly, MSR addresses </span>
<span id="t1a_1105" class="t s5_1105">80Eh and 80Ch are not used and are reserved. </span>
<span id="t1b_1105" class="t s9_1105">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
