/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [22:0] celloutsig_0_22z;
  reg [10:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [16:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [28:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(celloutsig_0_15z[2] | celloutsig_0_6z);
  assign celloutsig_1_15z = ~celloutsig_1_4z;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_16z = ~((celloutsig_0_10z | celloutsig_0_1z) & celloutsig_0_5z);
  assign celloutsig_1_3z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[19]) & (celloutsig_1_2z[8] | in_data[187]));
  assign celloutsig_1_19z = ~((celloutsig_1_0z | in_data[123]) & (celloutsig_1_16z[3] | celloutsig_1_12z[1]));
  assign celloutsig_0_34z = celloutsig_0_0z | celloutsig_0_10z;
  assign celloutsig_0_11z = celloutsig_0_2z[0] | celloutsig_0_8z;
  assign celloutsig_0_4z = { celloutsig_0_3z[7:6], celloutsig_0_0z } / { 1'h1, in_data[65], celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[62:61], celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_2z[10:1], in_data[0] };
  assign celloutsig_1_16z = { celloutsig_1_5z[4:1], celloutsig_1_3z } / { 1'h1, celloutsig_1_10z[2:0], celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[126:117] === in_data[191:182];
  assign celloutsig_0_17z = { celloutsig_0_2z[3:1], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_15z } === { celloutsig_0_12z[6:0], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[26:21] >= in_data[8:3];
  assign celloutsig_1_4z = celloutsig_1_2z[16:3] >= celloutsig_1_1z[22:9];
  assign celloutsig_1_9z = { in_data[107:98], celloutsig_1_3z } >= { in_data[181:177], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_5z[3:0], celloutsig_1_9z } >= { in_data[104:101], celloutsig_1_4z };
  assign celloutsig_0_5z = celloutsig_0_3z[12:3] >= { celloutsig_0_3z[5:0], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_18z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_5z } >= { in_data[85:83], celloutsig_0_16z };
  assign celloutsig_0_33z = { celloutsig_0_22z[17:16], celloutsig_0_0z, celloutsig_0_17z } >= { celloutsig_0_2z[9:7], celloutsig_0_6z };
  assign celloutsig_0_38z = { in_data[44:43], celloutsig_0_8z } <= { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_33z };
  assign celloutsig_1_8z = { in_data[163:120], celloutsig_1_4z } <= { in_data[169:162], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[59:41] <= { celloutsig_0_4z[1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_2z[7], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z } <= celloutsig_0_3z[6:1];
  assign celloutsig_0_14z = { celloutsig_0_3z[7:0], celloutsig_0_6z, celloutsig_0_10z } || { celloutsig_0_2z[5], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_6z = { celloutsig_1_2z[12:7], celloutsig_1_0z } * { celloutsig_1_2z[5:0], celloutsig_1_4z };
  assign celloutsig_1_10z = celloutsig_1_2z[7:4] * in_data[135:132];
  assign celloutsig_0_22z = in_data[79:57] * { celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_8z = { celloutsig_0_2z[8:1], celloutsig_0_7z, celloutsig_0_5z } !== in_data[87:78];
  assign celloutsig_1_5z = ~ in_data[122:118];
  assign celloutsig_0_12z = { celloutsig_0_3z, celloutsig_0_5z } | { celloutsig_0_2z[9:0], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_6z = & { in_data[82:4], celloutsig_0_0z };
  assign celloutsig_0_20z = & { celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_19z = | celloutsig_0_13z[5:0];
  assign celloutsig_1_7z = ~^ celloutsig_1_1z[7:5];
  assign celloutsig_0_37z = { celloutsig_0_22z[16:11], celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_34z } >> { celloutsig_0_22z[19], celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_39z = celloutsig_0_37z[15:5] >> { celloutsig_0_22z[21:12], celloutsig_0_6z };
  assign celloutsig_1_18z = celloutsig_1_16z[2:0] >> { celloutsig_1_5z[4], celloutsig_1_14z, celloutsig_1_15z };
  assign celloutsig_0_13z = celloutsig_0_2z[8:2] >> { celloutsig_0_3z[5:0], celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[170:142] ~^ in_data[140:112];
  assign celloutsig_1_2z = in_data[151:133] ~^ { celloutsig_1_1z[22:5], celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_6z ~^ { celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_14z } ^ { celloutsig_0_4z[1:0], celloutsig_0_10z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_2z = 11'h000;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[10:0];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
