# compile verilog/system verilog design source files
verilog xil_defaultlib  "gslcd_v1_0_tb_time_synth.v"
verilog xil_defaultlib  "../../../../../../../ip_repo/gslcd_1.0/hdl/gslcd_v1_0_tb.v"

# Do not sort compile order
nosort
