{'q': {'CDeps': [[[], ['reset']], [[], ['reset'], ['slowena']]],
       'CLines': [[None, '14:C'], [None, '14:C', '16:C']],
       'Clocked': True,
       'DDeps': [[], ['q']],
       'DLines': ['15:D', '17:D'],
       'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f36ab8b7390>,
                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f36ab8a3210>]}}
