$date
	Sun Oct 23 04:40:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#781807
b1 !
1"
#781810
b1 &
b1 %
1$
#781811
0"
#781814
1#
#781818
b0 &
b0 %
0#
0$
#1705500
b1001 !
1"
#1705502
b1001 &
b1001 %
1$
#1705503
0"
#1705506
b11100 &
b11100 %
#1705510
b1110 &
b1110 %
#1705514
b111 &
b111 %
#1705518
b10110 &
b10110 %
#1705522
b1011 &
b1011 %
#1705526
b100010 &
b100010 %
#1705530
b10001 &
b10001 %
#1705534
b110100 &
b110100 %
#1705538
b11010 &
b11010 %
#1705542
b1101 &
b1101 %
#1705546
b101000 &
b101000 %
#1705550
b10100 &
b10100 %
#1705554
b1010 &
b1010 %
#1705558
b101 &
b101 %
#1705562
b10000 &
b10000 %
#1705566
b1000 &
b1000 %
#1705570
b100 &
b100 %
#1705574
b10 &
b10 %
#1705578
b1 &
b1 %
1#
#1705582
b0 &
0#
b0 %
0$
#2744172
b11 !
1"
#2744174
b11 &
b11 %
1$
#2744175
0"
#2744178
b1010 &
b1010 %
#2744182
b101 &
b101 %
#2744186
b10000 &
b10000 %
#2744190
b1000 &
b1000 %
#2744194
b100 &
b100 %
#2744198
b10 &
b10 %
#2744202
b1 &
b1 %
1#
#2744206
b0 &
0#
b0 %
0$
#4500012
