#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun  8 20:12:01 2021
# Process ID: 12940
# Current directory: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1
# Command line: vivado.exe -log vend.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vend.tcl
# Log file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/vend.vds
# Journal file: C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vend.tcl -notrace
Command: synth_design -top vend -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.746 ; gain = 97.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vend' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clken' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'clken' (1#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/clken.sv:4]
INFO: [Synth 8-6157] synthesizing module 'edge_det' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'edge_det' (2#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/edge_det.sv:4]
INFO: [Synth 8-6157] synthesizing module 'sec_clk' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'sec_clk' (3#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/sec_clk.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vend_fsm' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'vend_fsm' (4#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend_fsm.sv:5]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd_0' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/.Xil/Vivado-12940-LAPTOP-6M4VV673/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd_0' (5#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/.Xil/Vivado-12940-LAPTOP-6M4VV673/realtime/bin2bcd_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'an_ctrl' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'an_ctrl' (6#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/an_ctrl.sv:4]
INFO: [Synth 8-6157] synthesizing module 'FourLights' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv:4]
INFO: [Synth 8-6157] synthesizing module 'x7seg_d' [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'x7seg_d' (7#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/x7seg_d.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'FourLights' (8#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/FourLights.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'vend' (9#1) [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/new/vend.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 416.996 ; gain = 151.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 416.996 ; gain = 151.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 416.996 ; gain = 151.789
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'transfer_change'
Finished Parsing XDC File [c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'transfer_change'
Parsing XDC File [c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'transfer_paid'
Finished Parsing XDC File [c:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/sources_1/ip/bin2bcd_0/bin2bcd_0/bin2bcd_0_in_context.xdc] for cell 'transfer_paid'
Parsing XDC File [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vend_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vend_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 744.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 744.094 ; gain = 478.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 744.094 ; gain = 478.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for transfer_change. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for transfer_paid. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 744.094 ; gain = 478.887
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 744.094 ; gain = 478.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clken 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module edge_det 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module sec_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module vend_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module an_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "CLKEN/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKEN/clk_flag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'VEND/paid_reg[1]' (FDRE) to 'VEND/paid_reg[3]'
INFO: [Synth 8-3886] merging instance 'VEND/paid_reg[5]' (FDRE) to 'VEND/paid_reg[6]'
INFO: [Synth 8-3886] merging instance 'VEND/paid_reg[6]' (FDRE) to 'VEND/paid_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VEND/paid_reg[7] )
INFO: [Synth 8-3886] merging instance 'VEND/change_reg[0]' (FDR) to 'VEND/change_reg[2]'
INFO: [Synth 8-3886] merging instance 'VEND/change_reg[1]' (FDR) to 'VEND/change_reg[3]'
INFO: [Synth 8-3886] merging instance 'VEND/change_reg[3]' (FDR) to 'VEND/change_reg[4]'
INFO: [Synth 8-3886] merging instance 'VEND/change_reg[4]' (FDR) to 'VEND/change_reg[5]'
INFO: [Synth 8-3886] merging instance 'VEND/change_reg[5]' (FDR) to 'VEND/change_reg[6]'
INFO: [Synth 8-3886] merging instance 'VEND/change_reg[6]' (FDR) to 'VEND/change_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VEND/change_reg[7] )
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[2]' (FDC) to 'An/cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[3]' (FDC) to 'An/cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[4]' (FDC) to 'An/cnt_reg[5]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[5]' (FDC) to 'An/cnt_reg[6]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[6]' (FDC) to 'An/cnt_reg[7]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[7]' (FDC) to 'An/cnt_reg[8]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[8]' (FDC) to 'An/cnt_reg[9]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[9]' (FDC) to 'An/cnt_reg[10]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[10]' (FDC) to 'An/cnt_reg[11]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[11]' (FDC) to 'An/cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[12]' (FDC) to 'An/cnt_reg[13]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[13]' (FDC) to 'An/cnt_reg[14]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[14]' (FDC) to 'An/cnt_reg[15]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[15]' (FDC) to 'An/cnt_reg[16]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[16]' (FDC) to 'An/cnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[17]' (FDC) to 'An/cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[18]' (FDC) to 'An/cnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[19]' (FDC) to 'An/cnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[20]' (FDC) to 'An/cnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[21]' (FDC) to 'An/cnt_reg[22]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[22]' (FDC) to 'An/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[23]' (FDC) to 'An/cnt_reg[24]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[24]' (FDC) to 'An/cnt_reg[25]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[25]' (FDC) to 'An/cnt_reg[26]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[26]' (FDC) to 'An/cnt_reg[27]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[27]' (FDC) to 'An/cnt_reg[28]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[28]' (FDC) to 'An/cnt_reg[29]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[29]' (FDC) to 'An/cnt_reg[30]'
INFO: [Synth 8-3886] merging instance 'An/cnt_reg[30]' (FDC) to 'An/cnt_reg[31]'
WARNING: [Synth 8-3332] Sequential element (VEND/paid_reg[7]) is unused and will be removed from module vend.
WARNING: [Synth 8-3332] Sequential element (VEND/change_reg[7]) is unused and will be removed from module vend.
WARNING: [Synth 8-3332] Sequential element (An/cnt_reg[31]) is unused and will be removed from module vend.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 744.094 ; gain = 478.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 744.094 ; gain = 478.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 744.094 ; gain = 478.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 753.031 ; gain = 487.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.031 ; gain = 487.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.031 ; gain = 487.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.031 ; gain = 487.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.031 ; gain = 487.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.031 ; gain = 487.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.031 ; gain = 487.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bin2bcd_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |bin2bcd_0    |     1|
|2     |bin2bcd_0__1 |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    19|
|5     |LUT1         |     4|
|6     |LUT2         |     8|
|7     |LUT3         |    13|
|8     |LUT4         |     8|
|9     |LUT5         |    73|
|10    |LUT6         |     5|
|11    |FDCE         |     2|
|12    |FDPE         |     4|
|13    |FDRE         |    82|
|14    |IBUF         |     4|
|15    |OBUF         |    13|
+------+-------------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   252|
|2     |  An     |an_ctrl    |    49|
|3     |  CLKEN  |clken      |    83|
|4     |  COIN10 |edge_det   |     3|
|5     |  COIN5  |edge_det_0 |     3|
|6     |  Sec    |sec_clk    |    57|
|7     |  VEND   |vend_fsm   |    23|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.031 ; gain = 487.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 753.031 ; gain = 160.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 753.031 ; gain = 487.824
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 763.836 ; gain = 510.145
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Documents/Sophomore2/Digital_logic_and_digital_system/DLDS/docs/Experiments/Lab4/vend_machine/vend_machine.runs/synth_1/vend.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vend_utilization_synth.rpt -pb vend_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 763.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 20:12:39 2021...
