

================================================================
== Vitis HLS Report for 'convert_ac_fixed_ac_float_25_2_8_0_s'
================================================================
* Date:           Fri Mar 31 13:38:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fixed_to_float_xilinx
* Solution:       fixed_to_float_xilinx_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  21.347 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        7|  50.000 ns|  0.350 us|    1|    7|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                       |                                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                Instance                               |                           Module                           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154  |convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213  |        3|        4|  0.150 us|  0.200 us|    3|    4|       no|
        +-----------------------------------------------------------------------+------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    840|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       5|    120|    -|
|Memory           |        0|    -|       3|      1|    -|
|Multiplexer      |        -|    -|       -|     88|    -|
|Register         |        -|    -|     224|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     232|   1049|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+---+-----+-----+
    |                                Instance                               |                           Module                           | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+---+-----+-----+
    |grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154  |convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213  |        0|   0|  5|  120|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+---+-----+-----+
    |Total                                                                  |                                                            |        0|   0|  5|  120|    0|
    +-----------------------------------------------------------------------+------------------------------------------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                        Module                        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |tab_U  |convert_ac_fixed_ac_float_25_2_8_0_s_tab_ROM_AUTO_1R  |        0|  3|   1|    0|    16|    3|     1|           48|
    +-------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                      |        0|  3|   1|    0|    16|    3|     1|           48|
    +-------+------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln2142_fu_361_p2           |         +|   0|  0|   14|           6|           6|
    |add_ln609_1_fu_381_p2          |         +|   0|  0|   14|           6|           6|
    |add_ln609_fu_395_p2            |         +|   0|  0|   39|          32|          28|
    |sub10_i_i_i_i_i_i_i_fu_468_p2  |         -|   0|  0|   14|           7|           6|
    |sub15_i_i_i_i_i_op_fu_519_p2   |         -|   0|  0|   14|           5|           7|
    |icmp_ln1796_fu_433_p2          |      icmp|   0|  0|    9|           5|           1|
    |icmp_ln2118_fu_234_p2          |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln2122_fu_262_p2          |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln2126_fu_286_p2          |      icmp|   0|  0|   16|          28|           1|
    |retval_1_fu_540_p2             |      icmp|   0|  0|   15|          25|           1|
    |retval_fu_194_p2               |      icmp|   0|  0|   18|          32|           1|
    |lshr_ln1799_fu_490_p2          |      lshr|   0|  0|  100|          32|          32|
    |or_ln1034_fu_188_p2            |        or|   0|  0|   32|          32|          32|
    |or_ln2126_fu_340_p2            |        or|   0|  0|    5|           5|           3|
    |value_5_fu_496_p2              |        or|   0|  0|   32|          32|          32|
    |r_v_v_4_fu_510_p3              |    select|   0|  0|   64|           1|          64|
    |select_ln2118_1_fu_319_p3      |    select|   0|  0|    6|           1|           1|
    |select_ln2122_1_fu_333_p3      |    select|   0|  0|    5|           1|           5|
    |select_ln2125_fu_326_p3        |    select|   0|  0|    5|           1|           4|
    |select_ln2126_1_fu_346_p3      |    select|   0|  0|    5|           1|           5|
    |select_ln346_fu_546_p3         |    select|   0|  0|    7|           1|           1|
    |t_2_fu_240_p3                  |    select|   0|  0|   32|           1|          32|
    |t_4_fu_268_p3                  |    select|   0|  0|   32|           1|          32|
    |t_5_fu_306_p3                  |    select|   0|  0|    4|           1|           4|
    |t_fu_212_p3                    |    select|   0|  0|   32|           1|          32|
    |value_7_fu_447_p3              |    select|   0|  0|   32|           1|           1|
    |value_8_fu_454_p3              |    select|   0|  0|   32|           1|          32|
    |shl_ln1799_fu_484_p2           |       shl|   0|  0|  100|          32|          32|
    |value_4_fu_478_p2              |       shl|   0|  0|  100|          32|          32|
    |xor_ln2116_fu_206_p2           |       xor|   0|  0|   32|          32|           2|
    |xor_ln2142_fu_368_p2           |       xor|   0|  0|    2|           1|           2|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0|  840|         396|         439|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  25|          5|    1|          5|
    |ap_phi_mux_f_m_v_v_phi_fu_137_p4     |   9|          2|   64|        128|
    |ap_phi_mux_phi_ln2142_phi_fu_127_p4  |   9|          2|    6|         12|
    |ap_phi_mux_value_6_phi_fu_147_p4     |   9|          2|    7|         14|
    |ap_return                            |   9|          2|   39|         78|
    |f_m_v_v_reg_134                      |   9|          2|   64|        128|
    |phi_ln2142_reg_123                   |   9|          2|    6|         12|
    |value_6_reg_143                      |   9|          2|    7|         14|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  88|         19|  194|        391|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                        Name                                        | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                           |   4|   0|    4|          0|
    |ap_return_preg                                                                      |  39|   0|   71|         32|
    |ext_sign_reg_599                                                                    |   1|   0|    1|          0|
    |f_m_v_v_reg_134                                                                     |  64|   0|   64|          0|
    |grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln2118_reg_611                                                                 |   1|   0|    1|          0|
    |icmp_ln2122_reg_617                                                                 |   1|   0|    1|          0|
    |icmp_ln2126_reg_622                                                                 |   1|   0|    1|          0|
    |k_2_loc_fu_100                                                                      |   1|   0|    1|          0|
    |phi_ln2142_reg_123                                                                  |   6|   0|    6|          0|
    |retval_reg_595                                                                      |   1|   0|    1|          0|
    |select_ln678_loc_fu_96                                                              |  32|   0|   32|          0|
    |targetBlock_reg_604                                                                 |   1|   0|    1|          0|
    |value_1_reg_589                                                                     |  32|   0|   32|          0|
    |value_6_reg_143                                                                     |   7|   0|    7|          0|
    |value_reg_582                                                                       |  32|   0|   32|          0|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                               | 224|   0|  256|         32|
    +------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>|  return value|
|ap_return      |  out|   71|  ap_ctrl_hs|  convert<ac_fixed,ac_float<25,2,8,0>>|  return value|
|from_v_v_read  |   in|   64|     ap_none|                         from_v_v_read|        scalar|
+---------------+-----+-----+------------+--------------------------------------+--------------+

