0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/1120_bram/1120_bram.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/harman_Verilog/1120_bram/1120_bram.srcs/sim_1/new/tb_bram.sv,1732083226,systemVerilog,,,,$unit_tb_bram_sv;ram_interface;tb_bram,,uvm,,,,,,
D:/GitHub/harman_Verilog/1120_bram/1120_bram.srcs/sources_1/new/bram.v,1732082993,verilog,,,,bram,,uvm,,,,,,
