--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Programs\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871602 paths analyzed, 244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.700ns.
--------------------------------------------------------------------------------
Slack:                  7.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_0 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.599ns (0.291 - 0.890)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_0 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y2.Q4       Tickq                 1.778   led<0>1
                                                       M_state_q_0
    SLICE_X3Y47.D2       net (fanout=198)      5.230   M_state_q[0]
    SLICE_X3Y47.D        Tilo                  0.259   M_innerState_q[2]
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X16Y12.A3      net (fanout=1)        3.783   adderTester/N19
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.066ns (2.376ns logic, 9.690ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  7.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_0 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.597ns (0.293 - 0.890)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_0 to adderTester/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y2.Q4       Tickq                 1.778   led<0>1
                                                       M_state_q_0
    SLICE_X3Y47.D2       net (fanout=198)      5.230   M_state_q[0]
    SLICE_X3Y47.D        Tilo                  0.259   M_innerState_q[2]
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW0
    SLICE_X16Y12.A3      net (fanout=1)        3.783   adderTester/N19
    SLICE_X16Y12.CLK     Tas                   0.339   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
                                                       adderTester/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     11.389ns (2.376ns logic, 9.013ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  8.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.409ns (Levels of Logic = 7)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.CMUX     Taxc                  0.340   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X16Y9.B2       net (fanout=4)        1.275   adderTester/M_adder_sum1[2]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y13.D3      net (fanout=5)        0.784   adderTester/n0022
    SLICE_X16Y13.CMUX    Topdc                 0.456   M_state_q[1]
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1
    SLICE_X16Y12.A1      net (fanout=1)        0.774   adderTester/N20
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.409ns (2.902ns logic, 8.507ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  8.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.388ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.CMUX     Taxc                  0.340   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X16Y9.B2       net (fanout=4)        1.275   adderTester/M_adder_sum1[2]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y13.D3      net (fanout=5)        0.784   adderTester/n0022
    SLICE_X16Y13.CMUX    Topdc                 0.456   M_state_q[1]
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1
    SLICE_X16Y12.A1      net (fanout=1)        0.774   adderTester/N20
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.388ns (2.952ns logic, 8.436ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  8.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.370ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.BMUX     Tcinb                 0.277   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y10.A1      net (fanout=2)        1.049   adderTester/M_adder_sum1[5]
    SLICE_X16Y10.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/n0004<15>11
    SLICE_X17Y8.B2       net (fanout=3)        0.896   adderTester/n0004<15>11
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.370ns (3.037ns logic, 8.333ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  8.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.349ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.BMUX     Tcinb                 0.277   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y10.A1      net (fanout=2)        1.049   adderTester/M_adder_sum1[5]
    SLICE_X16Y10.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/n0004<15>11
    SLICE_X17Y8.B2       net (fanout=3)        0.896   adderTester/n0004<15>11
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.349ns (3.087ns logic, 8.262ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  8.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.347ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.CMUX     Tcinc                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y9.B1       net (fanout=2)        0.985   adderTester/M_adder_sum1[6]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y13.D3      net (fanout=5)        0.784   adderTester/n0022
    SLICE_X16Y13.CMUX    Topdc                 0.456   M_state_q[1]
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1
    SLICE_X16Y12.A1      net (fanout=1)        0.774   adderTester/N20
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.347ns (3.048ns logic, 8.299ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  8.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.326ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.CMUX     Tcinc                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y9.B1       net (fanout=2)        0.985   adderTester/M_adder_sum1[6]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y13.D3      net (fanout=5)        0.784   adderTester/n0022
    SLICE_X16Y13.CMUX    Topdc                 0.456   M_state_q[1]
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1
    SLICE_X16Y12.A1      net (fanout=1)        0.774   adderTester/N20
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.326ns (3.098ns logic, 8.228ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  8.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.296ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.DMUX     Tcind                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y10.A2      net (fanout=2)        0.963   adderTester/M_adder_sum1[7]
    SLICE_X16Y10.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/n0004<15>11
    SLICE_X17Y8.B2       net (fanout=3)        0.896   adderTester/n0004<15>11
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.296ns (3.049ns logic, 8.247ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  8.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.275ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.DMUX     Tcind                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y10.A2      net (fanout=2)        0.963   adderTester/M_adder_sum1[7]
    SLICE_X16Y10.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/n0004<15>11
    SLICE_X17Y8.B2       net (fanout=3)        0.896   adderTester/n0004<15>11
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.275ns (3.099ns logic, 8.176ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  8.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.193ns (Levels of Logic = 7)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.CMUX     Taxc                  0.340   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X16Y9.B2       net (fanout=4)        1.275   adderTester/M_adder_sum1[2]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y12.D3      net (fanout=5)        0.601   adderTester/n0022
    SLICE_X16Y12.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW2_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW2
    SLICE_X16Y12.A2      net (fanout=1)        0.741   adderTester/N21
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.193ns (2.902ns logic, 8.291ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  8.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.171ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.CMUX     Tcinc                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y10.A3      net (fanout=2)        0.838   adderTester/M_adder_sum1[6]
    SLICE_X16Y10.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/n0004<15>11
    SLICE_X17Y8.B2       net (fanout=3)        0.896   adderTester/n0004<15>11
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.171ns (3.049ns logic, 8.122ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  8.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.172ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.CMUX     Taxc                  0.340   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X16Y9.B2       net (fanout=4)        1.275   adderTester/M_adder_sum1[2]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y12.D3      net (fanout=5)        0.601   adderTester/n0022
    SLICE_X16Y12.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW2_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW2
    SLICE_X16Y12.A2      net (fanout=1)        0.741   adderTester/N21
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.172ns (2.952ns logic, 8.220ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  8.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.150ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.CMUX     Tcinc                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y10.A3      net (fanout=2)        0.838   adderTester/M_adder_sum1[6]
    SLICE_X16Y10.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/n0004<15>11
    SLICE_X17Y8.B2       net (fanout=3)        0.896   adderTester/n0004<15>11
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.150ns (3.099ns logic, 8.051ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  8.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.131ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.CMUX     Tcinc                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y9.B1       net (fanout=2)        0.985   adderTester/M_adder_sum1[6]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y12.D3      net (fanout=5)        0.601   adderTester/n0022
    SLICE_X16Y12.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW2_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW2
    SLICE_X16Y12.A2      net (fanout=1)        0.741   adderTester/N21
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.131ns (3.048ns logic, 8.083ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  8.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.110ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.CMUX     Tcinc                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y9.B1       net (fanout=2)        0.985   adderTester/M_adder_sum1[6]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y12.D3      net (fanout=5)        0.601   adderTester/n0022
    SLICE_X16Y12.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW2_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW2
    SLICE_X16Y12.A2      net (fanout=1)        0.741   adderTester/N21
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.110ns (3.098ns logic, 8.012ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  8.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.063ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.CMUX     Taxc                  0.340   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X16Y9.B2       net (fanout=4)        1.275   adderTester/M_adder_sum1[2]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y10.C3      net (fanout=5)        0.399   adderTester/n0022
    SLICE_X16Y10.CMUX    Tilo                  0.430   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_G
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.063ns (2.877ns logic, 8.186ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  8.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.042ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.CMUX     Taxc                  0.340   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X16Y9.B2       net (fanout=4)        1.275   adderTester/M_adder_sum1[2]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y10.C3      net (fanout=5)        0.399   adderTester/n0022
    SLICE_X16Y10.CMUX    Tilo                  0.430   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_G
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.042ns (2.927ns logic, 8.115ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  8.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.033ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[7]
    SLICE_X18Y9.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[11]
                                                       adderTester/adder/Mmux_sum3_rs_cy<11>
    SLICE_X18Y10.CIN     net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[11]
    SLICE_X18Y10.BMUX    Tcinb                 0.277   adderTester/M_adder_sum1[15]
                                                       adderTester/adder/Mmux_sum3_rs_xor<15>
    SLICE_X17Y9.B3       net (fanout=3)        0.611   adderTester/M_adder_sum1[13]
    SLICE_X17Y9.B        Tilo                  0.259   adderTester/N37
                                                       adderTester/n0004<15>12
    SLICE_X17Y8.B4       net (fanout=3)        0.804   adderTester/n0004<15>12
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (3.224ns logic, 7.809ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  8.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.035ns (Levels of Logic = 8)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.BMUX     Tcinb                 0.277   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y9.B3       net (fanout=2)        0.685   adderTester/M_adder_sum1[5]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y13.D3      net (fanout=5)        0.784   adderTester/n0022
    SLICE_X16Y13.CMUX    Topdc                 0.456   M_state_q[1]
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1
    SLICE_X16Y12.A1      net (fanout=1)        0.774   adderTester/N20
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.035ns (3.036ns logic, 7.999ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  8.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.012ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[7]
    SLICE_X18Y9.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[11]
                                                       adderTester/adder/Mmux_sum3_rs_cy<11>
    SLICE_X18Y10.CIN     net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[11]
    SLICE_X18Y10.BMUX    Tcinb                 0.277   adderTester/M_adder_sum1[15]
                                                       adderTester/adder/Mmux_sum3_rs_xor<15>
    SLICE_X17Y9.B3       net (fanout=3)        0.611   adderTester/M_adder_sum1[13]
    SLICE_X17Y9.B        Tilo                  0.259   adderTester/N37
                                                       adderTester/n0004<15>12
    SLICE_X17Y8.B4       net (fanout=3)        0.804   adderTester/n0004<15>12
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.012ns (3.274ns logic, 7.738ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  8.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.014ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.658 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.BMUX     Tcinb                 0.277   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y9.B3       net (fanout=2)        0.685   adderTester/M_adder_sum1[5]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y13.D3      net (fanout=5)        0.784   adderTester/n0022
    SLICE_X16Y13.CMUX    Topdc                 0.456   M_state_q[1]
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1_F
                                                       adderTester/M_state_q_FSM_FFd2-In215_SW1
    SLICE_X16Y12.A1      net (fanout=1)        0.774   adderTester/N20
    SLICE_X16Y12.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd1_1
                                                       adderTester/M_state_q_FSM_FFd1-In2
    SLICE_X16Y11.BX      net (fanout=1)        0.677   adderTester/M_state_q_FSM_FFd1-In
    SLICE_X16Y11.CLK     Tdick                 0.085   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     11.014ns (3.086ns logic, 7.928ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  8.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.001ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[7]
    SLICE_X18Y9.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[11]
                                                       adderTester/adder/Mmux_sum3_rs_cy<11>
    SLICE_X18Y10.CIN     net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[11]
    SLICE_X18Y10.DMUX    Tcind                 0.289   adderTester/M_adder_sum1[15]
                                                       adderTester/adder/Mmux_sum3_rs_xor<15>
    SLICE_X17Y8.C6       net (fanout=5)        0.599   adderTester/M_adder_sum1[15]
    SLICE_X17Y8.C        Tilo                  0.259   adderTester/N16
                                                       adderTester/n0004<15>13_SW0
    SLICE_X17Y8.B1       net (fanout=1)        0.772   adderTester/N16
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.001ns (3.236ns logic, 7.765ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  8.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.001ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.CMUX     Tcinc                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y9.B1       net (fanout=2)        0.985   adderTester/M_adder_sum1[6]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y10.C3      net (fanout=5)        0.399   adderTester/n0022
    SLICE_X16Y10.CMUX    Tilo                  0.430   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_G
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     11.001ns (3.023ns logic, 7.978ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  8.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.997ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[7]
    SLICE_X18Y9.BMUX     Tcinb                 0.277   adderTester/adder/Mmux_sum3_rs_cy[11]
                                                       adderTester/adder/Mmux_sum3_rs_cy<11>
    SLICE_X16Y10.A4      net (fanout=3)        0.582   adderTester/M_adder_sum1[9]
    SLICE_X16Y10.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/n0004<15>11
    SLICE_X17Y8.B2       net (fanout=3)        0.896   adderTester/n0004<15>11
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     10.997ns (3.128ns logic, 7.869ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  8.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.980ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X14Y7.A2       net (fanout=11)       2.438   M_ctr_q_2_1
    SLICE_X14Y7.BMUX     Topab                 0.519   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_lut<0>
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[7]
    SLICE_X18Y9.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[11]
                                                       adderTester/adder/Mmux_sum3_rs_cy<11>
    SLICE_X18Y10.CIN     net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[11]
    SLICE_X18Y10.AMUX    Tcina                 0.210   adderTester/M_adder_sum1[15]
                                                       adderTester/adder/Mmux_sum3_rs_xor<15>
    SLICE_X17Y9.B4       net (fanout=3)        0.625   adderTester/M_adder_sum1[12]
    SLICE_X17Y9.B        Tilo                  0.259   adderTester/N37
                                                       adderTester/n0004<15>12
    SLICE_X17Y8.B4       net (fanout=3)        0.804   adderTester/n0004<15>12
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     10.980ns (3.157ns logic, 7.823ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  8.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.980ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.CMUX     Tcinc                 0.289   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X16Y9.B1       net (fanout=2)        0.985   adderTester/M_adder_sum1[6]
    SLICE_X16Y9.B        Tilo                  0.254   adderTester/N38
                                                       adderTester/n0007<15>11
    SLICE_X17Y10.A1      net (fanout=2)        0.943   adderTester/n0007<15>11
    SLICE_X17Y10.A       Tilo                  0.259   adderTester/n0007<15>2
                                                       adderTester/n0022<15>1
    SLICE_X16Y10.C3      net (fanout=5)        0.399   adderTester/n0022
    SLICE_X16Y10.CMUX    Tilo                  0.430   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_G
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     10.980ns (3.073ns logic, 7.907ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  8.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.980ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[7]
    SLICE_X18Y9.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[11]
                                                       adderTester/adder/Mmux_sum3_rs_cy<11>
    SLICE_X18Y10.CIN     net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[11]
    SLICE_X18Y10.DMUX    Tcind                 0.289   adderTester/M_adder_sum1[15]
                                                       adderTester/adder/Mmux_sum3_rs_xor<15>
    SLICE_X17Y8.C6       net (fanout=5)        0.599   adderTester/M_adder_sum1[15]
    SLICE_X17Y8.C        Tilo                  0.259   adderTester/N16
                                                       adderTester/n0004<15>13_SW0
    SLICE_X17Y8.B1       net (fanout=1)        0.772   adderTester/N16
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     10.980ns (3.286ns logic, 7.694ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  8.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.976ns (Levels of Logic = 10)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[7]
    SLICE_X18Y9.BMUX     Tcinb                 0.277   adderTester/adder/Mmux_sum3_rs_cy[11]
                                                       adderTester/adder/Mmux_sum3_rs_cy<11>
    SLICE_X16Y10.A4      net (fanout=3)        0.582   adderTester/M_adder_sum1[9]
    SLICE_X16Y10.A       Tilo                  0.254   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/n0004<15>11
    SLICE_X17Y8.B2       net (fanout=3)        0.896   adderTester/n0004<15>11
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     10.976ns (3.178ns logic, 7.798ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  9.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_2_1 (FF)
  Destination:          adderTester/M_state_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.959ns (Levels of Logic = 11)
  Clock Path Skew:      -0.003ns (0.651 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_2_1 to adderTester/M_state_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y16.AQ      Tcko                  0.476   M_ctr_q_2_1
                                                       seg/ctr/M_ctr_q_2_1
    SLICE_X15Y7.A6       net (fanout=11)       2.085   M_ctr_q_2_1
    SLICE_X15Y7.A        Tilo                  0.259   adderTester/M_adder_alufn[0]
                                                       adderTester/Mmux_M_adder_a11
    SLICE_X14Y7.AX       net (fanout=2)        0.282   adderTester/M_adder_a[0]
    SLICE_X14Y7.BMUX     Taxb                  0.310   adderTester/adder/Msub_subsum_cy[3]
                                                       adderTester/adder/Msub_subsum_cy<3>
    SLICE_X19Y7.C2       net (fanout=2)        0.969   adderTester/adder/subsum[1]
    SLICE_X19Y7.C        Tilo                  0.259   adderTester/_n0068
                                                       adderTester/adder/Mmux_sum3_A91
    SLICE_X18Y7.BX       net (fanout=1)        0.647   adderTester/adder/Mmux_sum3_rs_A[1]
    SLICE_X18Y7.COUT     Tbxcy                 0.197   adderTester/adder/Mmux_sum3_rs_cy[3]
                                                       adderTester/adder/Mmux_sum3_rs_cy<3>
    SLICE_X18Y8.CIN      net (fanout=1)        0.082   adderTester/adder/Mmux_sum3_rs_cy[3]
    SLICE_X18Y8.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[7]
                                                       adderTester/adder/Mmux_sum3_rs_cy<7>
    SLICE_X18Y9.CIN      net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[7]
    SLICE_X18Y9.COUT     Tbyp                  0.091   adderTester/adder/Mmux_sum3_rs_cy[11]
                                                       adderTester/adder/Mmux_sum3_rs_cy<11>
    SLICE_X18Y10.CIN     net (fanout=1)        0.003   adderTester/adder/Mmux_sum3_rs_cy[11]
    SLICE_X18Y10.AMUX    Tcina                 0.210   adderTester/M_adder_sum1[15]
                                                       adderTester/adder/Mmux_sum3_rs_xor<15>
    SLICE_X17Y9.B4       net (fanout=3)        0.625   adderTester/M_adder_sum1[12]
    SLICE_X17Y9.B        Tilo                  0.259   adderTester/N37
                                                       adderTester/n0004<15>12
    SLICE_X17Y8.B4       net (fanout=3)        0.804   adderTester/n0004<15>12
    SLICE_X17Y8.B        Tilo                  0.259   adderTester/N16
                                                       adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.D3      net (fanout=2)        0.737   adderTester/M_state_q_FSM_FFd2-In212
    SLICE_X16Y10.CMUX    Topdc                 0.456   adderTester/M_state_q_FSM_FFd2-In211
                                                       adderTester/M_state_q_FSM_FFd2-In215_F
                                                       adderTester/M_state_q_FSM_FFd2-In215
    SLICE_X16Y11.C3      net (fanout=1)        0.586   adderTester/M_state_q_FSM_FFd2-In21
    SLICE_X16Y11.C       Tilo                  0.255   M_state_q_FSM_FFd2
                                                       adderTester/M_state_q_FSM_FFd2-In3
    SLICE_X16Y7.DX       net (fanout=1)        0.929   adderTester/M_state_q_FSM_FFd2-In
    SLICE_X16Y7.CLK      Tdick                 0.085   adderTester/M_state_q_FSM_FFd2_1
                                                       adderTester/M_state_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                     10.959ns (3.207ns logic, 7.752ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_bMemory_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_0_IBUF/SR
  Logical resource: M_bMemory_q_0/SR
  Location pin: ILOGIC_X9Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_bMemory_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_1_IBUF/SR
  Logical resource: M_bMemory_q_1/SR
  Location pin: ILOGIC_X9Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_bMemory_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_2_IBUF/SR
  Logical resource: M_bMemory_q_2/SR
  Location pin: ILOGIC_X10Y62.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_bMemory_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_3_IBUF/SR
  Logical resource: M_bMemory_q_3/SR
  Location pin: ILOGIC_X10Y63.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_bMemory_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_4_IBUF/SR
  Logical resource: M_bMemory_q_4/SR
  Location pin: ILOGIC_X10Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_bMemory_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_5_IBUF/SR
  Logical resource: M_bMemory_q_5/SR
  Location pin: ILOGIC_X10Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_bMemory_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_6_IBUF/SR
  Logical resource: M_bMemory_q_6/SR
  Location pin: ILOGIC_X11Y62.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_bMemory_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_7_IBUF/SR
  Logical resource: M_bMemory_q_7/SR
  Location pin: ILOGIC_X11Y63.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_bMemory_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_8_IBUF/SR
  Logical resource: M_bMemory_q_8/SR
  Location pin: ILOGIC_X11Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_bMemory_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_9_IBUF/SR
  Logical resource: M_bMemory_q_9/SR
  Location pin: ILOGIC_X11Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_aMemory_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_10_IBUF/SR
  Logical resource: M_aMemory_q_10/SR
  Location pin: ILOGIC_X12Y59.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_aMemory_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_11_IBUF/SR
  Logical resource: M_aMemory_q_11/SR
  Location pin: ILOGIC_X12Y58.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_aMemory_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_12_IBUF/SR
  Logical resource: M_aMemory_q_12/SR
  Location pin: ILOGIC_X12Y51.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_aMemory_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_13_IBUF/SR
  Logical resource: M_aMemory_q_13/SR
  Location pin: ILOGIC_X12Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_aMemory_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.700|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 871602 paths, 0 nets, and 1068 connections

Design statistics:
   Minimum period:  12.700ns{1}   (Maximum frequency:  78.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 21:53:24 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 226 MB



