|game
rst => rst~0.IN4
clk => clk~0.IN4
keyin[0] => Decoder0.IN3
keyin[0] => Mux63.IN3
keyin[0] => Mux62.IN3
keyin[0] => Mux61.IN3
keyin[0] => Mux60.IN3
keyin[0] => Mux59.IN3
keyin[0] => Mux58.IN3
keyin[0] => Mux57.IN3
keyin[0] => Mux56.IN3
keyin[0] => Mux55.IN3
keyin[0] => Mux54.IN3
keyin[0] => Mux53.IN3
keyin[0] => Mux52.IN3
keyin[0] => Mux51.IN3
keyin[0] => Mux50.IN3
keyin[0] => Mux49.IN3
keyin[0] => Mux48.IN3
keyin[0] => Mux47.IN3
keyin[0] => Mux46.IN3
keyin[0] => Mux45.IN3
keyin[0] => Mux44.IN3
keyin[0] => Mux43.IN3
keyin[0] => Mux42.IN3
keyin[0] => Mux41.IN3
keyin[0] => Mux40.IN3
keyin[0] => Mux39.IN3
keyin[0] => Mux38.IN3
keyin[0] => Mux37.IN3
keyin[0] => Mux36.IN3
keyin[0] => Mux35.IN3
keyin[0] => Mux34.IN3
keyin[0] => Mux33.IN3
keyin[0] => Mux32.IN3
keyin[0] => Mux31.IN3
keyin[0] => Mux30.IN3
keyin[0] => Mux29.IN3
keyin[0] => Mux28.IN3
keyin[0] => Mux27.IN3
keyin[0] => Mux26.IN3
keyin[0] => Mux25.IN3
keyin[0] => Mux24.IN3
keyin[0] => Mux23.IN3
keyin[0] => Mux22.IN3
keyin[0] => Mux21.IN3
keyin[0] => Mux20.IN3
keyin[0] => Mux19.IN3
keyin[0] => Mux18.IN3
keyin[0] => Mux17.IN3
keyin[0] => Mux16.IN3
keyin[0] => Mux15.IN3
keyin[0] => Mux14.IN3
keyin[0] => Mux13.IN3
keyin[0] => Mux12.IN3
keyin[0] => Mux11.IN3
keyin[0] => Mux10.IN3
keyin[0] => Mux9.IN3
keyin[0] => Mux8.IN3
keyin[0] => Mux7.IN3
keyin[0] => Mux6.IN3
keyin[0] => Mux5.IN3
keyin[0] => Mux4.IN3
keyin[0] => Mux3.IN3
keyin[0] => Mux2.IN3
keyin[0] => Mux1.IN3
keyin[0] => Mux0.IN3
keyin[0] => Equal16.IN0
keyin[1] => Decoder0.IN2
keyin[1] => Mux63.IN2
keyin[1] => Mux62.IN2
keyin[1] => Mux61.IN2
keyin[1] => Mux60.IN2
keyin[1] => Mux59.IN2
keyin[1] => Mux58.IN2
keyin[1] => Mux57.IN2
keyin[1] => Mux56.IN2
keyin[1] => Mux55.IN2
keyin[1] => Mux54.IN2
keyin[1] => Mux53.IN2
keyin[1] => Mux52.IN2
keyin[1] => Mux51.IN2
keyin[1] => Mux50.IN2
keyin[1] => Mux49.IN2
keyin[1] => Mux48.IN2
keyin[1] => Mux47.IN2
keyin[1] => Mux46.IN2
keyin[1] => Mux45.IN2
keyin[1] => Mux44.IN2
keyin[1] => Mux43.IN2
keyin[1] => Mux42.IN2
keyin[1] => Mux41.IN2
keyin[1] => Mux40.IN2
keyin[1] => Mux39.IN2
keyin[1] => Mux38.IN2
keyin[1] => Mux37.IN2
keyin[1] => Mux36.IN2
keyin[1] => Mux35.IN2
keyin[1] => Mux34.IN2
keyin[1] => Mux33.IN2
keyin[1] => Mux32.IN2
keyin[1] => Mux31.IN2
keyin[1] => Mux30.IN2
keyin[1] => Mux29.IN2
keyin[1] => Mux28.IN2
keyin[1] => Mux27.IN2
keyin[1] => Mux26.IN2
keyin[1] => Mux25.IN2
keyin[1] => Mux24.IN2
keyin[1] => Mux23.IN2
keyin[1] => Mux22.IN2
keyin[1] => Mux21.IN2
keyin[1] => Mux20.IN2
keyin[1] => Mux19.IN2
keyin[1] => Mux18.IN2
keyin[1] => Mux17.IN2
keyin[1] => Mux16.IN2
keyin[1] => Mux15.IN2
keyin[1] => Mux14.IN2
keyin[1] => Mux13.IN2
keyin[1] => Mux12.IN2
keyin[1] => Mux11.IN2
keyin[1] => Mux10.IN2
keyin[1] => Mux9.IN2
keyin[1] => Mux8.IN2
keyin[1] => Mux7.IN2
keyin[1] => Mux6.IN2
keyin[1] => Mux5.IN2
keyin[1] => Mux4.IN2
keyin[1] => Mux3.IN2
keyin[1] => Mux2.IN2
keyin[1] => Mux1.IN2
keyin[1] => Mux0.IN2
keyin[1] => Equal16.IN1
keyin[2] => Decoder0.IN1
keyin[2] => Mux63.IN1
keyin[2] => Mux62.IN1
keyin[2] => Mux61.IN1
keyin[2] => Mux60.IN1
keyin[2] => Mux59.IN1
keyin[2] => Mux58.IN1
keyin[2] => Mux57.IN1
keyin[2] => Mux56.IN1
keyin[2] => Mux55.IN1
keyin[2] => Mux54.IN1
keyin[2] => Mux53.IN1
keyin[2] => Mux52.IN1
keyin[2] => Mux51.IN1
keyin[2] => Mux50.IN1
keyin[2] => Mux49.IN1
keyin[2] => Mux48.IN1
keyin[2] => Mux47.IN1
keyin[2] => Mux46.IN1
keyin[2] => Mux45.IN1
keyin[2] => Mux44.IN1
keyin[2] => Mux43.IN1
keyin[2] => Mux42.IN1
keyin[2] => Mux41.IN1
keyin[2] => Mux40.IN1
keyin[2] => Mux39.IN1
keyin[2] => Mux38.IN1
keyin[2] => Mux37.IN1
keyin[2] => Mux36.IN1
keyin[2] => Mux35.IN1
keyin[2] => Mux34.IN1
keyin[2] => Mux33.IN1
keyin[2] => Mux32.IN1
keyin[2] => Mux31.IN1
keyin[2] => Mux30.IN1
keyin[2] => Mux29.IN1
keyin[2] => Mux28.IN1
keyin[2] => Mux27.IN1
keyin[2] => Mux26.IN1
keyin[2] => Mux25.IN1
keyin[2] => Mux24.IN1
keyin[2] => Mux23.IN1
keyin[2] => Mux22.IN1
keyin[2] => Mux21.IN1
keyin[2] => Mux20.IN1
keyin[2] => Mux19.IN1
keyin[2] => Mux18.IN1
keyin[2] => Mux17.IN1
keyin[2] => Mux16.IN1
keyin[2] => Mux15.IN1
keyin[2] => Mux14.IN1
keyin[2] => Mux13.IN1
keyin[2] => Mux12.IN1
keyin[2] => Mux11.IN1
keyin[2] => Mux10.IN1
keyin[2] => Mux9.IN1
keyin[2] => Mux8.IN1
keyin[2] => Mux7.IN1
keyin[2] => Mux6.IN1
keyin[2] => Mux5.IN1
keyin[2] => Mux4.IN1
keyin[2] => Mux3.IN1
keyin[2] => Mux2.IN1
keyin[2] => Mux1.IN1
keyin[2] => Mux0.IN1
keyin[2] => Equal16.IN2
keyin[3] => Decoder0.IN0
keyin[3] => Mux63.IN0
keyin[3] => Mux62.IN0
keyin[3] => Mux61.IN0
keyin[3] => Mux60.IN0
keyin[3] => Mux59.IN0
keyin[3] => Mux58.IN0
keyin[3] => Mux57.IN0
keyin[3] => Mux56.IN0
keyin[3] => Mux55.IN0
keyin[3] => Mux54.IN0
keyin[3] => Mux53.IN0
keyin[3] => Mux52.IN0
keyin[3] => Mux51.IN0
keyin[3] => Mux50.IN0
keyin[3] => Mux49.IN0
keyin[3] => Mux48.IN0
keyin[3] => Mux47.IN0
keyin[3] => Mux46.IN0
keyin[3] => Mux45.IN0
keyin[3] => Mux44.IN0
keyin[3] => Mux43.IN0
keyin[3] => Mux42.IN0
keyin[3] => Mux41.IN0
keyin[3] => Mux40.IN0
keyin[3] => Mux39.IN0
keyin[3] => Mux38.IN0
keyin[3] => Mux37.IN0
keyin[3] => Mux36.IN0
keyin[3] => Mux35.IN0
keyin[3] => Mux34.IN0
keyin[3] => Mux33.IN0
keyin[3] => Mux32.IN0
keyin[3] => Mux31.IN0
keyin[3] => Mux30.IN0
keyin[3] => Mux29.IN0
keyin[3] => Mux28.IN0
keyin[3] => Mux27.IN0
keyin[3] => Mux26.IN0
keyin[3] => Mux25.IN0
keyin[3] => Mux24.IN0
keyin[3] => Mux23.IN0
keyin[3] => Mux22.IN0
keyin[3] => Mux21.IN0
keyin[3] => Mux20.IN0
keyin[3] => Mux19.IN0
keyin[3] => Mux18.IN0
keyin[3] => Mux17.IN0
keyin[3] => Mux16.IN0
keyin[3] => Mux15.IN0
keyin[3] => Mux14.IN0
keyin[3] => Mux13.IN0
keyin[3] => Mux12.IN0
keyin[3] => Mux11.IN0
keyin[3] => Mux10.IN0
keyin[3] => Mux9.IN0
keyin[3] => Mux8.IN0
keyin[3] => Mux7.IN0
keyin[3] => Mux6.IN0
keyin[3] => Mux5.IN0
keyin[3] => Mux4.IN0
keyin[3] => Mux3.IN0
keyin[3] => Mux2.IN0
keyin[3] => Mux1.IN0
keyin[3] => Mux0.IN0
keyin[3] => Equal16.IN3
step[0] <= step[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[1] <= step[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[2] <= step[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[3] <= step[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[4] <= step[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[5] <= step[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[6] <= step[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
step[7] <= step[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[0] <= score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[7] <= score[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s15[0] <= s15[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s15[1] <= s15[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s15[2] <= s15[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s15[3] <= s15[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s14[0] <= s14[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s14[1] <= s14[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s14[2] <= s14[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s14[3] <= s14[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s13[0] <= s13[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s13[1] <= s13[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s13[2] <= s13[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s13[3] <= s13[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s12[0] <= s12[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s12[1] <= s12[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s12[2] <= s12[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s12[3] <= s12[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s11[0] <= s11[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s11[1] <= s11[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s11[2] <= s11[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s11[3] <= s11[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s10[0] <= s10[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s10[1] <= s10[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s10[2] <= s10[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s10[3] <= s10[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s9[0] <= s9[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s9[1] <= s9[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s9[2] <= s9[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s9[3] <= s9[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s8[0] <= s8[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s8[1] <= s8[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s8[2] <= s8[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s8[3] <= s8[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s7[0] <= s7[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s7[1] <= s7[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s7[2] <= s7[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s7[3] <= s7[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s6[0] <= s6[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s6[1] <= s6[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s6[2] <= s6[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s6[3] <= s6[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s5[0] <= s5[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s5[1] <= s5[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s5[2] <= s5[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s5[3] <= s5[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s4[0] <= s4[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s4[1] <= s4[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s4[2] <= s4[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s4[3] <= s4[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s3[0] <= s3[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s3[1] <= s3[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s3[2] <= s3[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s3[3] <= s3[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s2[0] <= s2[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s2[1] <= s2[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s2[2] <= s2[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s2[3] <= s2[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s1[0] <= s1[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s1[1] <= s1[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s1[2] <= s1[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s1[3] <= s1[3]~0.DB_MAX_OUTPUT_PORT_TYPE
s0[0] <= s0[0]~3.DB_MAX_OUTPUT_PORT_TYPE
s0[1] <= s0[1]~2.DB_MAX_OUTPUT_PORT_TYPE
s0[2] <= s0[2]~1.DB_MAX_OUTPUT_PORT_TYPE
s0[3] <= s0[3]~0.DB_MAX_OUTPUT_PORT_TYPE


|game|move:mu3
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:mu2
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:mu1
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:mu0
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:md3
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:md2
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:md1
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:md0
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:ml3
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:ml2
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:ml1
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:ml0
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:mr3
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:mr2
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:mr1
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|move:mr0
i3[0] => o3~6.DATAB
i3[0] => Equal7.IN3
i3[0] => o2~17.DATAB
i3[0] => o2~13.DATAB
i3[0] => o1~35.DATAB
i3[0] => o2~8.DATAB
i3[0] => Equal5.IN3
i3[0] => o1~23.DATAB
i3[0] => o1~19.DATAB
i3[0] => Equal4.IN3
i3[0] => Equal0.IN28
i3[0] => Mux11.IN4
i3[1] => o3~5.DATAB
i3[1] => Equal7.IN2
i3[1] => o2~16.DATAB
i3[1] => o2~12.DATAB
i3[1] => o1~34.DATAB
i3[1] => o2~7.DATAB
i3[1] => Equal5.IN2
i3[1] => o1~22.DATAB
i3[1] => o1~18.DATAB
i3[1] => Equal4.IN2
i3[1] => Equal0.IN29
i3[1] => Mux10.IN4
i3[2] => o3~4.DATAB
i3[2] => Equal7.IN1
i3[2] => o2~15.DATAB
i3[2] => o2~11.DATAB
i3[2] => o1~33.DATAB
i3[2] => o2~6.DATAB
i3[2] => Equal5.IN1
i3[2] => o1~21.DATAB
i3[2] => o1~17.DATAB
i3[2] => Equal4.IN1
i3[2] => Equal0.IN30
i3[2] => Mux9.IN4
i3[3] => o3~3.DATAB
i3[3] => Equal7.IN0
i3[3] => o2~14.DATAB
i3[3] => o2~10.DATAB
i3[3] => o1~32.DATAB
i3[3] => o2~5.DATAB
i3[3] => Equal5.IN0
i3[3] => o1~20.DATAB
i3[3] => o1~16.DATAB
i3[3] => Equal4.IN0
i3[3] => Equal0.IN31
i3[3] => Mux8.IN4
i2[0] => o2~33.DATAB
i2[0] => Add2.IN8
i2[0] => Equal8.IN3
i2[0] => Equal7.IN7
i2[0] => o1~47.DATAB
i2[0] => o1~43.DATAB
i2[0] => Equal6.IN3
i2[0] => o0~31.DATAB
i2[0] => o2~3.DATAB
i2[0] => o1~11.DATAB
i2[0] => o1~7.DATAB
i2[0] => Equal1.IN28
i2[0] => Mux11.IN7
i2[1] => o2~32.DATAB
i2[1] => Add2.IN7
i2[1] => Equal8.IN2
i2[1] => Equal7.IN6
i2[1] => o1~46.DATAB
i2[1] => o1~42.DATAB
i2[1] => Equal6.IN2
i2[1] => o0~30.DATAB
i2[1] => o2~2.DATAB
i2[1] => o1~10.DATAB
i2[1] => o1~6.DATAB
i2[1] => Equal1.IN29
i2[1] => Mux10.IN7
i2[2] => o2~31.DATAB
i2[2] => Add2.IN6
i2[2] => Equal8.IN1
i2[2] => Equal7.IN5
i2[2] => o1~45.DATAB
i2[2] => o1~41.DATAB
i2[2] => Equal6.IN1
i2[2] => o0~29.DATAB
i2[2] => o2~1.DATAB
i2[2] => o1~9.DATAB
i2[2] => o1~5.DATAB
i2[2] => Equal1.IN30
i2[2] => Mux9.IN7
i2[3] => o2~30.DATAB
i2[3] => Add2.IN5
i2[3] => Equal8.IN0
i2[3] => Equal7.IN4
i2[3] => o1~44.DATAB
i2[3] => o1~40.DATAB
i2[3] => Equal6.IN0
i2[3] => o0~28.DATAB
i2[3] => o2~0.DATAB
i2[3] => o1~8.DATAB
i2[3] => o1~4.DATAB
i2[3] => Equal1.IN31
i2[3] => Mux8.IN7
i1[0] => o1~63.DATAB
i1[0] => o1~51.DATAA
i1[0] => Add1.IN8
i1[0] => Equal9.IN3
i1[0] => Equal8.IN7
i1[0] => o0~43.DATAB
i1[0] => o1~31.DATAB
i1[0] => Equal5.IN7
i1[0] => o0~23.DATAB
i1[0] => o1~15.DATAB
i1[0] => o0~11.DATAB
i1[0] => o1~3.DATAB
i1[0] => Equal2.IN28
i1[0] => Mux11.IN9
i1[1] => o1~62.DATAB
i1[1] => o1~50.DATAA
i1[1] => Add1.IN7
i1[1] => Equal9.IN2
i1[1] => Equal8.IN6
i1[1] => o0~42.DATAB
i1[1] => o1~30.DATAB
i1[1] => Equal5.IN6
i1[1] => o0~22.DATAB
i1[1] => o1~14.DATAB
i1[1] => o0~10.DATAB
i1[1] => o1~2.DATAB
i1[1] => Equal2.IN29
i1[1] => Mux10.IN9
i1[2] => o1~61.DATAB
i1[2] => o1~49.DATAA
i1[2] => Add1.IN6
i1[2] => Equal9.IN1
i1[2] => Equal8.IN5
i1[2] => o0~41.DATAB
i1[2] => o1~29.DATAB
i1[2] => Equal5.IN5
i1[2] => o0~21.DATAB
i1[2] => o1~13.DATAB
i1[2] => o0~9.DATAB
i1[2] => o1~1.DATAB
i1[2] => Equal2.IN30
i1[2] => Mux9.IN9
i1[3] => o1~60.DATAB
i1[3] => o1~48.DATAA
i1[3] => Add1.IN5
i1[3] => Equal9.IN0
i1[3] => Equal8.IN4
i1[3] => o0~40.DATAB
i1[3] => o1~28.DATAB
i1[3] => Equal5.IN4
i1[3] => o0~20.DATAB
i1[3] => o1~12.DATAB
i1[3] => o0~8.DATAB
i1[3] => o1~0.DATAB
i1[3] => Equal2.IN31
i1[3] => Mux8.IN9
i0[0] => o0~55.DATAB
i0[0] => o0~47.DATAA
i0[0] => Add0.IN8
i0[0] => Equal9.IN7
i0[0] => o0~39.DATAB
i0[0] => o0~35.DATAA
i0[0] => Equal6.IN7
i0[0] => o0~27.DATAB
i0[0] => o0~19.DATAB
i0[0] => Equal4.IN7
i0[0] => o0~15.DATAB
i0[0] => o0~7.DATAB
i0[0] => o0~3.DATAB
i0[0] => Equal3.IN28
i0[0] => Mux11.IN10
i0[1] => o0~54.DATAB
i0[1] => o0~46.DATAA
i0[1] => Add0.IN7
i0[1] => Equal9.IN6
i0[1] => o0~38.DATAB
i0[1] => o0~34.DATAA
i0[1] => Equal6.IN6
i0[1] => o0~26.DATAB
i0[1] => o0~18.DATAB
i0[1] => Equal4.IN6
i0[1] => o0~14.DATAB
i0[1] => o0~6.DATAB
i0[1] => o0~2.DATAB
i0[1] => Equal3.IN29
i0[1] => Mux10.IN10
i0[2] => o0~53.DATAB
i0[2] => o0~45.DATAA
i0[2] => Add0.IN6
i0[2] => Equal9.IN5
i0[2] => o0~37.DATAB
i0[2] => o0~33.DATAA
i0[2] => Equal6.IN5
i0[2] => o0~25.DATAB
i0[2] => o0~17.DATAB
i0[2] => Equal4.IN5
i0[2] => o0~13.DATAB
i0[2] => o0~5.DATAB
i0[2] => o0~1.DATAB
i0[2] => Equal3.IN30
i0[2] => Mux9.IN10
i0[3] => o0~52.DATAB
i0[3] => o0~44.DATAA
i0[3] => Add0.IN5
i0[3] => Equal9.IN4
i0[3] => o0~36.DATAB
i0[3] => o0~32.DATAA
i0[3] => Equal6.IN4
i0[3] => o0~24.DATAB
i0[3] => o0~16.DATAB
i0[3] => Equal4.IN4
i0[3] => o0~12.DATAB
i0[3] => o0~4.DATAB
i0[3] => o0~0.DATAB
i0[3] => Equal3.IN31
i0[3] => Mux8.IN10
o3[0] <= o3~10.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= o3~9.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= o3~8.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= o3~7.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|game|gen:gu
rst => rst~0.IN1
clk => clk~0.IN1
i3[0] => Equal0.IN0
i3[0] => Mux3.IN19
i3[0] => Mux3.IN16
i3[0] => Mux3.IN17
i3[0] => Mux3.IN13
i3[0] => Mux3.IN18
i3[0] => Mux3.IN14
i3[0] => Mux3.IN15
i3[0] => Mux3.IN0
i3[1] => Equal0.IN1
i3[1] => Mux2.IN19
i3[1] => Mux2.IN16
i3[1] => Mux2.IN17
i3[1] => Mux2.IN13
i3[1] => Mux2.IN18
i3[1] => Mux2.IN14
i3[1] => Mux2.IN15
i3[1] => Mux2.IN0
i3[2] => Equal0.IN2
i3[2] => Mux1.IN19
i3[2] => Mux1.IN16
i3[2] => Mux1.IN17
i3[2] => Mux1.IN13
i3[2] => Mux1.IN18
i3[2] => Mux1.IN14
i3[2] => Mux1.IN15
i3[2] => Mux1.IN0
i3[3] => Equal0.IN3
i3[3] => Mux0.IN19
i3[3] => Mux0.IN16
i3[3] => Mux0.IN17
i3[3] => Mux0.IN13
i3[3] => Mux0.IN18
i3[3] => Mux0.IN14
i3[3] => Mux0.IN15
i3[3] => Mux0.IN0
i2[0] => Equal1.IN0
i2[0] => Mux7.IN19
i2[0] => Mux7.IN16
i2[0] => Mux7.IN17
i2[0] => Mux7.IN13
i2[0] => Mux7.IN18
i2[0] => Mux7.IN14
i2[0] => Mux7.IN15
i2[0] => Mux7.IN0
i2[1] => Equal1.IN1
i2[1] => Mux6.IN19
i2[1] => Mux6.IN16
i2[1] => Mux6.IN17
i2[1] => Mux6.IN13
i2[1] => Mux6.IN18
i2[1] => Mux6.IN14
i2[1] => Mux6.IN15
i2[1] => Mux6.IN0
i2[2] => Equal1.IN2
i2[2] => Mux5.IN19
i2[2] => Mux5.IN16
i2[2] => Mux5.IN17
i2[2] => Mux5.IN13
i2[2] => Mux5.IN18
i2[2] => Mux5.IN14
i2[2] => Mux5.IN15
i2[2] => Mux5.IN0
i2[3] => Equal1.IN3
i2[3] => Mux4.IN19
i2[3] => Mux4.IN16
i2[3] => Mux4.IN17
i2[3] => Mux4.IN13
i2[3] => Mux4.IN18
i2[3] => Mux4.IN14
i2[3] => Mux4.IN15
i2[3] => Mux4.IN0
i1[0] => Equal2.IN0
i1[0] => Mux11.IN19
i1[0] => Mux11.IN17
i1[0] => Mux11.IN18
i1[0] => Mux11.IN15
i1[0] => Mux11.IN16
i1[0] => Mux11.IN13
i1[0] => Mux11.IN14
i1[0] => Mux11.IN0
i1[1] => Equal2.IN1
i1[1] => Mux10.IN19
i1[1] => Mux10.IN17
i1[1] => Mux10.IN18
i1[1] => Mux10.IN15
i1[1] => Mux10.IN16
i1[1] => Mux10.IN13
i1[1] => Mux10.IN14
i1[1] => Mux10.IN0
i1[2] => Equal2.IN2
i1[2] => Mux9.IN19
i1[2] => Mux9.IN17
i1[2] => Mux9.IN18
i1[2] => Mux9.IN15
i1[2] => Mux9.IN16
i1[2] => Mux9.IN13
i1[2] => Mux9.IN14
i1[2] => Mux9.IN0
i1[3] => Equal2.IN3
i1[3] => Mux8.IN19
i1[3] => Mux8.IN17
i1[3] => Mux8.IN18
i1[3] => Mux8.IN15
i1[3] => Mux8.IN16
i1[3] => Mux8.IN13
i1[3] => Mux8.IN14
i1[3] => Mux8.IN0
i0[0] => Equal3.IN0
i0[0] => Mux15.IN19
i0[0] => Mux15.IN18
i0[0] => Mux15.IN16
i0[0] => Mux15.IN14
i0[0] => Mux15.IN17
i0[0] => Mux15.IN15
i0[0] => Mux15.IN13
i0[0] => Mux15.IN0
i0[1] => Equal3.IN1
i0[1] => Mux14.IN19
i0[1] => Mux14.IN18
i0[1] => Mux14.IN16
i0[1] => Mux14.IN14
i0[1] => Mux14.IN17
i0[1] => Mux14.IN15
i0[1] => Mux14.IN13
i0[1] => Mux14.IN0
i0[2] => Equal3.IN2
i0[2] => Mux13.IN19
i0[2] => Mux13.IN18
i0[2] => Mux13.IN16
i0[2] => Mux13.IN14
i0[2] => Mux13.IN17
i0[2] => Mux13.IN15
i0[2] => Mux13.IN13
i0[2] => Mux13.IN0
i0[3] => Equal3.IN3
i0[3] => Mux12.IN19
i0[3] => Mux12.IN18
i0[3] => Mux12.IN16
i0[3] => Mux12.IN14
i0[3] => Mux12.IN17
i0[3] => Mux12.IN15
i0[3] => Mux12.IN13
i0[3] => Mux12.IN0
o3[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE


|game|gen:gu|random:ran
rst => ran2[7]~reg0.ACLR
rst => ran2[6]~reg0.ACLR
rst => ran2[5]~reg0.ACLR
rst => ran2[4]~reg0.ACLR
rst => ran2[3]~reg0.ACLR
rst => ran2[2]~reg0.ACLR
rst => ran2[1]~reg0.ACLR
rst => ran2[0]~reg0.PRESET
rst => ran3[11]~reg0.ACLR
rst => ran3[10]~reg0.ACLR
rst => ran3[9]~reg0.ACLR
rst => ran3[8]~reg0.ACLR
rst => ran3[7]~reg0.ACLR
rst => ran3[6]~reg0.ACLR
rst => ran3[5]~reg0.ACLR
rst => ran3[4]~reg0.ACLR
rst => ran3[3]~reg0.ACLR
rst => ran3[2]~reg0.ACLR
rst => ran3[1]~reg0.ACLR
rst => ran3[0]~reg0.PRESET
rst => ran4[15]~reg0.ACLR
rst => ran4[14]~reg0.ACLR
rst => ran4[13]~reg0.ACLR
rst => ran4[12]~reg0.ACLR
rst => ran4[11]~reg0.ACLR
rst => ran4[10]~reg0.ACLR
rst => ran4[9]~reg0.ACLR
rst => ran4[8]~reg0.ACLR
rst => ran4[7]~reg0.ACLR
rst => ran4[6]~reg0.ACLR
rst => ran4[5]~reg0.ACLR
rst => ran4[4]~reg0.ACLR
rst => ran4[3]~reg0.ACLR
rst => ran4[2]~reg0.ACLR
rst => ran4[1]~reg0.ACLR
rst => ran4[0]~reg0.PRESET
clk => ran2[7]~reg0.CLK
clk => ran2[6]~reg0.CLK
clk => ran2[5]~reg0.CLK
clk => ran2[4]~reg0.CLK
clk => ran2[3]~reg0.CLK
clk => ran2[2]~reg0.CLK
clk => ran2[1]~reg0.CLK
clk => ran2[0]~reg0.CLK
clk => ran3[11]~reg0.CLK
clk => ran3[10]~reg0.CLK
clk => ran3[9]~reg0.CLK
clk => ran3[8]~reg0.CLK
clk => ran3[7]~reg0.CLK
clk => ran3[6]~reg0.CLK
clk => ran3[5]~reg0.CLK
clk => ran3[4]~reg0.CLK
clk => ran3[3]~reg0.CLK
clk => ran3[2]~reg0.CLK
clk => ran3[1]~reg0.CLK
clk => ran3[0]~reg0.CLK
clk => ran4[15]~reg0.CLK
clk => ran4[14]~reg0.CLK
clk => ran4[13]~reg0.CLK
clk => ran4[12]~reg0.CLK
clk => ran4[11]~reg0.CLK
clk => ran4[10]~reg0.CLK
clk => ran4[9]~reg0.CLK
clk => ran4[8]~reg0.CLK
clk => ran4[7]~reg0.CLK
clk => ran4[6]~reg0.CLK
clk => ran4[5]~reg0.CLK
clk => ran4[4]~reg0.CLK
clk => ran4[3]~reg0.CLK
clk => ran4[2]~reg0.CLK
clk => ran4[1]~reg0.CLK
clk => ran4[0]~reg0.CLK
ran2[0] <= ran2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[1] <= ran2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[2] <= ran2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[3] <= ran2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[4] <= ran2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[5] <= ran2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[6] <= ran2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[7] <= ran2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[0] <= ran3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[1] <= ran3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[2] <= ran3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[3] <= ran3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[4] <= ran3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[5] <= ran3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[6] <= ran3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[7] <= ran3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[8] <= ran3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[9] <= ran3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[10] <= ran3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[11] <= ran3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[0] <= ran4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[1] <= ran4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[2] <= ran4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[3] <= ran4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[4] <= ran4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[5] <= ran4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[6] <= ran4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[7] <= ran4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[8] <= ran4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[9] <= ran4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[10] <= ran4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[11] <= ran4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[12] <= ran4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[13] <= ran4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[14] <= ran4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[15] <= ran4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|game|gen:gd
rst => rst~0.IN1
clk => clk~0.IN1
i3[0] => Equal0.IN0
i3[0] => Mux3.IN19
i3[0] => Mux3.IN16
i3[0] => Mux3.IN17
i3[0] => Mux3.IN13
i3[0] => Mux3.IN18
i3[0] => Mux3.IN14
i3[0] => Mux3.IN15
i3[0] => Mux3.IN0
i3[1] => Equal0.IN1
i3[1] => Mux2.IN19
i3[1] => Mux2.IN16
i3[1] => Mux2.IN17
i3[1] => Mux2.IN13
i3[1] => Mux2.IN18
i3[1] => Mux2.IN14
i3[1] => Mux2.IN15
i3[1] => Mux2.IN0
i3[2] => Equal0.IN2
i3[2] => Mux1.IN19
i3[2] => Mux1.IN16
i3[2] => Mux1.IN17
i3[2] => Mux1.IN13
i3[2] => Mux1.IN18
i3[2] => Mux1.IN14
i3[2] => Mux1.IN15
i3[2] => Mux1.IN0
i3[3] => Equal0.IN3
i3[3] => Mux0.IN19
i3[3] => Mux0.IN16
i3[3] => Mux0.IN17
i3[3] => Mux0.IN13
i3[3] => Mux0.IN18
i3[3] => Mux0.IN14
i3[3] => Mux0.IN15
i3[3] => Mux0.IN0
i2[0] => Equal1.IN0
i2[0] => Mux7.IN19
i2[0] => Mux7.IN16
i2[0] => Mux7.IN17
i2[0] => Mux7.IN13
i2[0] => Mux7.IN18
i2[0] => Mux7.IN14
i2[0] => Mux7.IN15
i2[0] => Mux7.IN0
i2[1] => Equal1.IN1
i2[1] => Mux6.IN19
i2[1] => Mux6.IN16
i2[1] => Mux6.IN17
i2[1] => Mux6.IN13
i2[1] => Mux6.IN18
i2[1] => Mux6.IN14
i2[1] => Mux6.IN15
i2[1] => Mux6.IN0
i2[2] => Equal1.IN2
i2[2] => Mux5.IN19
i2[2] => Mux5.IN16
i2[2] => Mux5.IN17
i2[2] => Mux5.IN13
i2[2] => Mux5.IN18
i2[2] => Mux5.IN14
i2[2] => Mux5.IN15
i2[2] => Mux5.IN0
i2[3] => Equal1.IN3
i2[3] => Mux4.IN19
i2[3] => Mux4.IN16
i2[3] => Mux4.IN17
i2[3] => Mux4.IN13
i2[3] => Mux4.IN18
i2[3] => Mux4.IN14
i2[3] => Mux4.IN15
i2[3] => Mux4.IN0
i1[0] => Equal2.IN0
i1[0] => Mux11.IN19
i1[0] => Mux11.IN17
i1[0] => Mux11.IN18
i1[0] => Mux11.IN15
i1[0] => Mux11.IN16
i1[0] => Mux11.IN13
i1[0] => Mux11.IN14
i1[0] => Mux11.IN0
i1[1] => Equal2.IN1
i1[1] => Mux10.IN19
i1[1] => Mux10.IN17
i1[1] => Mux10.IN18
i1[1] => Mux10.IN15
i1[1] => Mux10.IN16
i1[1] => Mux10.IN13
i1[1] => Mux10.IN14
i1[1] => Mux10.IN0
i1[2] => Equal2.IN2
i1[2] => Mux9.IN19
i1[2] => Mux9.IN17
i1[2] => Mux9.IN18
i1[2] => Mux9.IN15
i1[2] => Mux9.IN16
i1[2] => Mux9.IN13
i1[2] => Mux9.IN14
i1[2] => Mux9.IN0
i1[3] => Equal2.IN3
i1[3] => Mux8.IN19
i1[3] => Mux8.IN17
i1[3] => Mux8.IN18
i1[3] => Mux8.IN15
i1[3] => Mux8.IN16
i1[3] => Mux8.IN13
i1[3] => Mux8.IN14
i1[3] => Mux8.IN0
i0[0] => Equal3.IN0
i0[0] => Mux15.IN19
i0[0] => Mux15.IN18
i0[0] => Mux15.IN16
i0[0] => Mux15.IN14
i0[0] => Mux15.IN17
i0[0] => Mux15.IN15
i0[0] => Mux15.IN13
i0[0] => Mux15.IN0
i0[1] => Equal3.IN1
i0[1] => Mux14.IN19
i0[1] => Mux14.IN18
i0[1] => Mux14.IN16
i0[1] => Mux14.IN14
i0[1] => Mux14.IN17
i0[1] => Mux14.IN15
i0[1] => Mux14.IN13
i0[1] => Mux14.IN0
i0[2] => Equal3.IN2
i0[2] => Mux13.IN19
i0[2] => Mux13.IN18
i0[2] => Mux13.IN16
i0[2] => Mux13.IN14
i0[2] => Mux13.IN17
i0[2] => Mux13.IN15
i0[2] => Mux13.IN13
i0[2] => Mux13.IN0
i0[3] => Equal3.IN3
i0[3] => Mux12.IN19
i0[3] => Mux12.IN18
i0[3] => Mux12.IN16
i0[3] => Mux12.IN14
i0[3] => Mux12.IN17
i0[3] => Mux12.IN15
i0[3] => Mux12.IN13
i0[3] => Mux12.IN0
o3[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE


|game|gen:gd|random:ran
rst => ran2[7]~reg0.ACLR
rst => ran2[6]~reg0.ACLR
rst => ran2[5]~reg0.ACLR
rst => ran2[4]~reg0.ACLR
rst => ran2[3]~reg0.ACLR
rst => ran2[2]~reg0.ACLR
rst => ran2[1]~reg0.ACLR
rst => ran2[0]~reg0.PRESET
rst => ran3[11]~reg0.ACLR
rst => ran3[10]~reg0.ACLR
rst => ran3[9]~reg0.ACLR
rst => ran3[8]~reg0.ACLR
rst => ran3[7]~reg0.ACLR
rst => ran3[6]~reg0.ACLR
rst => ran3[5]~reg0.ACLR
rst => ran3[4]~reg0.ACLR
rst => ran3[3]~reg0.ACLR
rst => ran3[2]~reg0.ACLR
rst => ran3[1]~reg0.ACLR
rst => ran3[0]~reg0.PRESET
rst => ran4[15]~reg0.ACLR
rst => ran4[14]~reg0.ACLR
rst => ran4[13]~reg0.ACLR
rst => ran4[12]~reg0.ACLR
rst => ran4[11]~reg0.ACLR
rst => ran4[10]~reg0.ACLR
rst => ran4[9]~reg0.ACLR
rst => ran4[8]~reg0.ACLR
rst => ran4[7]~reg0.ACLR
rst => ran4[6]~reg0.ACLR
rst => ran4[5]~reg0.ACLR
rst => ran4[4]~reg0.ACLR
rst => ran4[3]~reg0.ACLR
rst => ran4[2]~reg0.ACLR
rst => ran4[1]~reg0.ACLR
rst => ran4[0]~reg0.PRESET
clk => ran2[7]~reg0.CLK
clk => ran2[6]~reg0.CLK
clk => ran2[5]~reg0.CLK
clk => ran2[4]~reg0.CLK
clk => ran2[3]~reg0.CLK
clk => ran2[2]~reg0.CLK
clk => ran2[1]~reg0.CLK
clk => ran2[0]~reg0.CLK
clk => ran3[11]~reg0.CLK
clk => ran3[10]~reg0.CLK
clk => ran3[9]~reg0.CLK
clk => ran3[8]~reg0.CLK
clk => ran3[7]~reg0.CLK
clk => ran3[6]~reg0.CLK
clk => ran3[5]~reg0.CLK
clk => ran3[4]~reg0.CLK
clk => ran3[3]~reg0.CLK
clk => ran3[2]~reg0.CLK
clk => ran3[1]~reg0.CLK
clk => ran3[0]~reg0.CLK
clk => ran4[15]~reg0.CLK
clk => ran4[14]~reg0.CLK
clk => ran4[13]~reg0.CLK
clk => ran4[12]~reg0.CLK
clk => ran4[11]~reg0.CLK
clk => ran4[10]~reg0.CLK
clk => ran4[9]~reg0.CLK
clk => ran4[8]~reg0.CLK
clk => ran4[7]~reg0.CLK
clk => ran4[6]~reg0.CLK
clk => ran4[5]~reg0.CLK
clk => ran4[4]~reg0.CLK
clk => ran4[3]~reg0.CLK
clk => ran4[2]~reg0.CLK
clk => ran4[1]~reg0.CLK
clk => ran4[0]~reg0.CLK
ran2[0] <= ran2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[1] <= ran2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[2] <= ran2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[3] <= ran2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[4] <= ran2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[5] <= ran2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[6] <= ran2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[7] <= ran2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[0] <= ran3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[1] <= ran3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[2] <= ran3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[3] <= ran3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[4] <= ran3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[5] <= ran3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[6] <= ran3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[7] <= ran3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[8] <= ran3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[9] <= ran3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[10] <= ran3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[11] <= ran3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[0] <= ran4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[1] <= ran4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[2] <= ran4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[3] <= ran4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[4] <= ran4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[5] <= ran4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[6] <= ran4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[7] <= ran4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[8] <= ran4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[9] <= ran4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[10] <= ran4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[11] <= ran4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[12] <= ran4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[13] <= ran4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[14] <= ran4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[15] <= ran4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|game|gen:gl
rst => rst~0.IN1
clk => clk~0.IN1
i3[0] => Equal0.IN0
i3[0] => Mux3.IN19
i3[0] => Mux3.IN16
i3[0] => Mux3.IN17
i3[0] => Mux3.IN13
i3[0] => Mux3.IN18
i3[0] => Mux3.IN14
i3[0] => Mux3.IN15
i3[0] => Mux3.IN0
i3[1] => Equal0.IN1
i3[1] => Mux2.IN19
i3[1] => Mux2.IN16
i3[1] => Mux2.IN17
i3[1] => Mux2.IN13
i3[1] => Mux2.IN18
i3[1] => Mux2.IN14
i3[1] => Mux2.IN15
i3[1] => Mux2.IN0
i3[2] => Equal0.IN2
i3[2] => Mux1.IN19
i3[2] => Mux1.IN16
i3[2] => Mux1.IN17
i3[2] => Mux1.IN13
i3[2] => Mux1.IN18
i3[2] => Mux1.IN14
i3[2] => Mux1.IN15
i3[2] => Mux1.IN0
i3[3] => Equal0.IN3
i3[3] => Mux0.IN19
i3[3] => Mux0.IN16
i3[3] => Mux0.IN17
i3[3] => Mux0.IN13
i3[3] => Mux0.IN18
i3[3] => Mux0.IN14
i3[3] => Mux0.IN15
i3[3] => Mux0.IN0
i2[0] => Equal1.IN0
i2[0] => Mux7.IN19
i2[0] => Mux7.IN16
i2[0] => Mux7.IN17
i2[0] => Mux7.IN13
i2[0] => Mux7.IN18
i2[0] => Mux7.IN14
i2[0] => Mux7.IN15
i2[0] => Mux7.IN0
i2[1] => Equal1.IN1
i2[1] => Mux6.IN19
i2[1] => Mux6.IN16
i2[1] => Mux6.IN17
i2[1] => Mux6.IN13
i2[1] => Mux6.IN18
i2[1] => Mux6.IN14
i2[1] => Mux6.IN15
i2[1] => Mux6.IN0
i2[2] => Equal1.IN2
i2[2] => Mux5.IN19
i2[2] => Mux5.IN16
i2[2] => Mux5.IN17
i2[2] => Mux5.IN13
i2[2] => Mux5.IN18
i2[2] => Mux5.IN14
i2[2] => Mux5.IN15
i2[2] => Mux5.IN0
i2[3] => Equal1.IN3
i2[3] => Mux4.IN19
i2[3] => Mux4.IN16
i2[3] => Mux4.IN17
i2[3] => Mux4.IN13
i2[3] => Mux4.IN18
i2[3] => Mux4.IN14
i2[3] => Mux4.IN15
i2[3] => Mux4.IN0
i1[0] => Equal2.IN0
i1[0] => Mux11.IN19
i1[0] => Mux11.IN17
i1[0] => Mux11.IN18
i1[0] => Mux11.IN15
i1[0] => Mux11.IN16
i1[0] => Mux11.IN13
i1[0] => Mux11.IN14
i1[0] => Mux11.IN0
i1[1] => Equal2.IN1
i1[1] => Mux10.IN19
i1[1] => Mux10.IN17
i1[1] => Mux10.IN18
i1[1] => Mux10.IN15
i1[1] => Mux10.IN16
i1[1] => Mux10.IN13
i1[1] => Mux10.IN14
i1[1] => Mux10.IN0
i1[2] => Equal2.IN2
i1[2] => Mux9.IN19
i1[2] => Mux9.IN17
i1[2] => Mux9.IN18
i1[2] => Mux9.IN15
i1[2] => Mux9.IN16
i1[2] => Mux9.IN13
i1[2] => Mux9.IN14
i1[2] => Mux9.IN0
i1[3] => Equal2.IN3
i1[3] => Mux8.IN19
i1[3] => Mux8.IN17
i1[3] => Mux8.IN18
i1[3] => Mux8.IN15
i1[3] => Mux8.IN16
i1[3] => Mux8.IN13
i1[3] => Mux8.IN14
i1[3] => Mux8.IN0
i0[0] => Equal3.IN0
i0[0] => Mux15.IN19
i0[0] => Mux15.IN18
i0[0] => Mux15.IN16
i0[0] => Mux15.IN14
i0[0] => Mux15.IN17
i0[0] => Mux15.IN15
i0[0] => Mux15.IN13
i0[0] => Mux15.IN0
i0[1] => Equal3.IN1
i0[1] => Mux14.IN19
i0[1] => Mux14.IN18
i0[1] => Mux14.IN16
i0[1] => Mux14.IN14
i0[1] => Mux14.IN17
i0[1] => Mux14.IN15
i0[1] => Mux14.IN13
i0[1] => Mux14.IN0
i0[2] => Equal3.IN2
i0[2] => Mux13.IN19
i0[2] => Mux13.IN18
i0[2] => Mux13.IN16
i0[2] => Mux13.IN14
i0[2] => Mux13.IN17
i0[2] => Mux13.IN15
i0[2] => Mux13.IN13
i0[2] => Mux13.IN0
i0[3] => Equal3.IN3
i0[3] => Mux12.IN19
i0[3] => Mux12.IN18
i0[3] => Mux12.IN16
i0[3] => Mux12.IN14
i0[3] => Mux12.IN17
i0[3] => Mux12.IN15
i0[3] => Mux12.IN13
i0[3] => Mux12.IN0
o3[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE


|game|gen:gl|random:ran
rst => ran2[7]~reg0.ACLR
rst => ran2[6]~reg0.ACLR
rst => ran2[5]~reg0.ACLR
rst => ran2[4]~reg0.ACLR
rst => ran2[3]~reg0.ACLR
rst => ran2[2]~reg0.ACLR
rst => ran2[1]~reg0.ACLR
rst => ran2[0]~reg0.PRESET
rst => ran3[11]~reg0.ACLR
rst => ran3[10]~reg0.ACLR
rst => ran3[9]~reg0.ACLR
rst => ran3[8]~reg0.ACLR
rst => ran3[7]~reg0.ACLR
rst => ran3[6]~reg0.ACLR
rst => ran3[5]~reg0.ACLR
rst => ran3[4]~reg0.ACLR
rst => ran3[3]~reg0.ACLR
rst => ran3[2]~reg0.ACLR
rst => ran3[1]~reg0.ACLR
rst => ran3[0]~reg0.PRESET
rst => ran4[15]~reg0.ACLR
rst => ran4[14]~reg0.ACLR
rst => ran4[13]~reg0.ACLR
rst => ran4[12]~reg0.ACLR
rst => ran4[11]~reg0.ACLR
rst => ran4[10]~reg0.ACLR
rst => ran4[9]~reg0.ACLR
rst => ran4[8]~reg0.ACLR
rst => ran4[7]~reg0.ACLR
rst => ran4[6]~reg0.ACLR
rst => ran4[5]~reg0.ACLR
rst => ran4[4]~reg0.ACLR
rst => ran4[3]~reg0.ACLR
rst => ran4[2]~reg0.ACLR
rst => ran4[1]~reg0.ACLR
rst => ran4[0]~reg0.PRESET
clk => ran2[7]~reg0.CLK
clk => ran2[6]~reg0.CLK
clk => ran2[5]~reg0.CLK
clk => ran2[4]~reg0.CLK
clk => ran2[3]~reg0.CLK
clk => ran2[2]~reg0.CLK
clk => ran2[1]~reg0.CLK
clk => ran2[0]~reg0.CLK
clk => ran3[11]~reg0.CLK
clk => ran3[10]~reg0.CLK
clk => ran3[9]~reg0.CLK
clk => ran3[8]~reg0.CLK
clk => ran3[7]~reg0.CLK
clk => ran3[6]~reg0.CLK
clk => ran3[5]~reg0.CLK
clk => ran3[4]~reg0.CLK
clk => ran3[3]~reg0.CLK
clk => ran3[2]~reg0.CLK
clk => ran3[1]~reg0.CLK
clk => ran3[0]~reg0.CLK
clk => ran4[15]~reg0.CLK
clk => ran4[14]~reg0.CLK
clk => ran4[13]~reg0.CLK
clk => ran4[12]~reg0.CLK
clk => ran4[11]~reg0.CLK
clk => ran4[10]~reg0.CLK
clk => ran4[9]~reg0.CLK
clk => ran4[8]~reg0.CLK
clk => ran4[7]~reg0.CLK
clk => ran4[6]~reg0.CLK
clk => ran4[5]~reg0.CLK
clk => ran4[4]~reg0.CLK
clk => ran4[3]~reg0.CLK
clk => ran4[2]~reg0.CLK
clk => ran4[1]~reg0.CLK
clk => ran4[0]~reg0.CLK
ran2[0] <= ran2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[1] <= ran2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[2] <= ran2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[3] <= ran2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[4] <= ran2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[5] <= ran2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[6] <= ran2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[7] <= ran2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[0] <= ran3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[1] <= ran3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[2] <= ran3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[3] <= ran3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[4] <= ran3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[5] <= ran3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[6] <= ran3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[7] <= ran3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[8] <= ran3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[9] <= ran3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[10] <= ran3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[11] <= ran3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[0] <= ran4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[1] <= ran4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[2] <= ran4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[3] <= ran4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[4] <= ran4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[5] <= ran4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[6] <= ran4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[7] <= ran4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[8] <= ran4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[9] <= ran4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[10] <= ran4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[11] <= ran4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[12] <= ran4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[13] <= ran4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[14] <= ran4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[15] <= ran4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|game|gen:gr
rst => rst~0.IN1
clk => clk~0.IN1
i3[0] => Equal0.IN0
i3[0] => Mux3.IN19
i3[0] => Mux3.IN16
i3[0] => Mux3.IN17
i3[0] => Mux3.IN13
i3[0] => Mux3.IN18
i3[0] => Mux3.IN14
i3[0] => Mux3.IN15
i3[0] => Mux3.IN0
i3[1] => Equal0.IN1
i3[1] => Mux2.IN19
i3[1] => Mux2.IN16
i3[1] => Mux2.IN17
i3[1] => Mux2.IN13
i3[1] => Mux2.IN18
i3[1] => Mux2.IN14
i3[1] => Mux2.IN15
i3[1] => Mux2.IN0
i3[2] => Equal0.IN2
i3[2] => Mux1.IN19
i3[2] => Mux1.IN16
i3[2] => Mux1.IN17
i3[2] => Mux1.IN13
i3[2] => Mux1.IN18
i3[2] => Mux1.IN14
i3[2] => Mux1.IN15
i3[2] => Mux1.IN0
i3[3] => Equal0.IN3
i3[3] => Mux0.IN19
i3[3] => Mux0.IN16
i3[3] => Mux0.IN17
i3[3] => Mux0.IN13
i3[3] => Mux0.IN18
i3[3] => Mux0.IN14
i3[3] => Mux0.IN15
i3[3] => Mux0.IN0
i2[0] => Equal1.IN0
i2[0] => Mux7.IN19
i2[0] => Mux7.IN16
i2[0] => Mux7.IN17
i2[0] => Mux7.IN13
i2[0] => Mux7.IN18
i2[0] => Mux7.IN14
i2[0] => Mux7.IN15
i2[0] => Mux7.IN0
i2[1] => Equal1.IN1
i2[1] => Mux6.IN19
i2[1] => Mux6.IN16
i2[1] => Mux6.IN17
i2[1] => Mux6.IN13
i2[1] => Mux6.IN18
i2[1] => Mux6.IN14
i2[1] => Mux6.IN15
i2[1] => Mux6.IN0
i2[2] => Equal1.IN2
i2[2] => Mux5.IN19
i2[2] => Mux5.IN16
i2[2] => Mux5.IN17
i2[2] => Mux5.IN13
i2[2] => Mux5.IN18
i2[2] => Mux5.IN14
i2[2] => Mux5.IN15
i2[2] => Mux5.IN0
i2[3] => Equal1.IN3
i2[3] => Mux4.IN19
i2[3] => Mux4.IN16
i2[3] => Mux4.IN17
i2[3] => Mux4.IN13
i2[3] => Mux4.IN18
i2[3] => Mux4.IN14
i2[3] => Mux4.IN15
i2[3] => Mux4.IN0
i1[0] => Equal2.IN0
i1[0] => Mux11.IN19
i1[0] => Mux11.IN17
i1[0] => Mux11.IN18
i1[0] => Mux11.IN15
i1[0] => Mux11.IN16
i1[0] => Mux11.IN13
i1[0] => Mux11.IN14
i1[0] => Mux11.IN0
i1[1] => Equal2.IN1
i1[1] => Mux10.IN19
i1[1] => Mux10.IN17
i1[1] => Mux10.IN18
i1[1] => Mux10.IN15
i1[1] => Mux10.IN16
i1[1] => Mux10.IN13
i1[1] => Mux10.IN14
i1[1] => Mux10.IN0
i1[2] => Equal2.IN2
i1[2] => Mux9.IN19
i1[2] => Mux9.IN17
i1[2] => Mux9.IN18
i1[2] => Mux9.IN15
i1[2] => Mux9.IN16
i1[2] => Mux9.IN13
i1[2] => Mux9.IN14
i1[2] => Mux9.IN0
i1[3] => Equal2.IN3
i1[3] => Mux8.IN19
i1[3] => Mux8.IN17
i1[3] => Mux8.IN18
i1[3] => Mux8.IN15
i1[3] => Mux8.IN16
i1[3] => Mux8.IN13
i1[3] => Mux8.IN14
i1[3] => Mux8.IN0
i0[0] => Equal3.IN0
i0[0] => Mux15.IN19
i0[0] => Mux15.IN18
i0[0] => Mux15.IN16
i0[0] => Mux15.IN14
i0[0] => Mux15.IN17
i0[0] => Mux15.IN15
i0[0] => Mux15.IN13
i0[0] => Mux15.IN0
i0[1] => Equal3.IN1
i0[1] => Mux14.IN19
i0[1] => Mux14.IN18
i0[1] => Mux14.IN16
i0[1] => Mux14.IN14
i0[1] => Mux14.IN17
i0[1] => Mux14.IN15
i0[1] => Mux14.IN13
i0[1] => Mux14.IN0
i0[2] => Equal3.IN2
i0[2] => Mux13.IN19
i0[2] => Mux13.IN18
i0[2] => Mux13.IN16
i0[2] => Mux13.IN14
i0[2] => Mux13.IN17
i0[2] => Mux13.IN15
i0[2] => Mux13.IN13
i0[2] => Mux13.IN0
i0[3] => Equal3.IN3
i0[3] => Mux12.IN19
i0[3] => Mux12.IN18
i0[3] => Mux12.IN16
i0[3] => Mux12.IN14
i0[3] => Mux12.IN17
i0[3] => Mux12.IN15
i0[3] => Mux12.IN13
i0[3] => Mux12.IN0
o3[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o3[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o3[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o3[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o2[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o2[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o2[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o2[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o1[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o1[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o1[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o1[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o0[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o0[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o0[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o0[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE


|game|gen:gr|random:ran
rst => ran2[7]~reg0.ACLR
rst => ran2[6]~reg0.ACLR
rst => ran2[5]~reg0.ACLR
rst => ran2[4]~reg0.ACLR
rst => ran2[3]~reg0.ACLR
rst => ran2[2]~reg0.ACLR
rst => ran2[1]~reg0.ACLR
rst => ran2[0]~reg0.PRESET
rst => ran3[11]~reg0.ACLR
rst => ran3[10]~reg0.ACLR
rst => ran3[9]~reg0.ACLR
rst => ran3[8]~reg0.ACLR
rst => ran3[7]~reg0.ACLR
rst => ran3[6]~reg0.ACLR
rst => ran3[5]~reg0.ACLR
rst => ran3[4]~reg0.ACLR
rst => ran3[3]~reg0.ACLR
rst => ran3[2]~reg0.ACLR
rst => ran3[1]~reg0.ACLR
rst => ran3[0]~reg0.PRESET
rst => ran4[15]~reg0.ACLR
rst => ran4[14]~reg0.ACLR
rst => ran4[13]~reg0.ACLR
rst => ran4[12]~reg0.ACLR
rst => ran4[11]~reg0.ACLR
rst => ran4[10]~reg0.ACLR
rst => ran4[9]~reg0.ACLR
rst => ran4[8]~reg0.ACLR
rst => ran4[7]~reg0.ACLR
rst => ran4[6]~reg0.ACLR
rst => ran4[5]~reg0.ACLR
rst => ran4[4]~reg0.ACLR
rst => ran4[3]~reg0.ACLR
rst => ran4[2]~reg0.ACLR
rst => ran4[1]~reg0.ACLR
rst => ran4[0]~reg0.PRESET
clk => ran2[7]~reg0.CLK
clk => ran2[6]~reg0.CLK
clk => ran2[5]~reg0.CLK
clk => ran2[4]~reg0.CLK
clk => ran2[3]~reg0.CLK
clk => ran2[2]~reg0.CLK
clk => ran2[1]~reg0.CLK
clk => ran2[0]~reg0.CLK
clk => ran3[11]~reg0.CLK
clk => ran3[10]~reg0.CLK
clk => ran3[9]~reg0.CLK
clk => ran3[8]~reg0.CLK
clk => ran3[7]~reg0.CLK
clk => ran3[6]~reg0.CLK
clk => ran3[5]~reg0.CLK
clk => ran3[4]~reg0.CLK
clk => ran3[3]~reg0.CLK
clk => ran3[2]~reg0.CLK
clk => ran3[1]~reg0.CLK
clk => ran3[0]~reg0.CLK
clk => ran4[15]~reg0.CLK
clk => ran4[14]~reg0.CLK
clk => ran4[13]~reg0.CLK
clk => ran4[12]~reg0.CLK
clk => ran4[11]~reg0.CLK
clk => ran4[10]~reg0.CLK
clk => ran4[9]~reg0.CLK
clk => ran4[8]~reg0.CLK
clk => ran4[7]~reg0.CLK
clk => ran4[6]~reg0.CLK
clk => ran4[5]~reg0.CLK
clk => ran4[4]~reg0.CLK
clk => ran4[3]~reg0.CLK
clk => ran4[2]~reg0.CLK
clk => ran4[1]~reg0.CLK
clk => ran4[0]~reg0.CLK
ran2[0] <= ran2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[1] <= ran2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[2] <= ran2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[3] <= ran2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[4] <= ran2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[5] <= ran2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[6] <= ran2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran2[7] <= ran2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[0] <= ran3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[1] <= ran3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[2] <= ran3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[3] <= ran3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[4] <= ran3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[5] <= ran3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[6] <= ran3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[7] <= ran3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[8] <= ran3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[9] <= ran3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[10] <= ran3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran3[11] <= ran3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[0] <= ran4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[1] <= ran4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[2] <= ran4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[3] <= ran4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[4] <= ran4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[5] <= ran4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[6] <= ran4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[7] <= ran4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[8] <= ran4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[9] <= ran4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[10] <= ran4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[11] <= ran4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[12] <= ran4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[13] <= ran4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[14] <= ran4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ran4[15] <= ran4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


