# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.27.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-13 12:02:38 EST
# hostname  : cadpc16.(none)
# pid       : 378664
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:38149' '-style' 'windows' '-data' 'AAAAhHicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNckwpDFkAnE+QzxDMUMqQwlDKUMBgx6QTmbIAasCAD8RDII=' '-proj' '/homes/user/stud/fall23/ct3185/Formal-Project/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ct3185/Formal-Project/jgproject/.tmp/.initCmds.tcl' 'fifo_setup.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ct3185/Formal-Project/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ct3185/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(144): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): router_fifo.sv(136): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): router_fifo.sv(138): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 14 of 14 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.RESET" was proven unreachable in 0.00 s.
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "router_fifo.PROP_1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.17 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.17 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.17 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 400700@cadpc16(local) jg_378664_cadpc16_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_tail_onehot" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_used_onehot" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.PROP_1" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Hp: The cover property "router_fifo.PROP_2" was proven unreachable in 0.00 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Proofgrid shell started at 400699@cadpc16(local) jg_378664_cadpc16_1
0.0.N: Requesting engine job to terminate
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 400737@cadpc16(local) jg_378664_cadpc16_1
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 400738@cadpc16(local) jg_378664_cadpc16_1
0.0.Mpcustom4: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.12 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.13 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 400739@cadpc16(local) jg_378664_cadpc16_1
0.0.Oh: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 400736@cadpc16(local) jg_378664_cadpc16_1
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.13 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.14 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.14 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.53 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.00        0.00        0.00 %
     Hp        0.11        0.00        0.00        3.45 %
     Ht        0.13        0.00        0.00        0.00 %
     Bm        0.12        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.13        0.00        0.00        0.00 %
    all        0.12        0.00        0.00        0.53 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.73        0.00        0.00

    Data read    : 2.39 kiB
    Data written : 343.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 4 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 2 (66.6667%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 1 (33.3333%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(147): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 5 of 5 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "router_fifo.a_no_read_when_empty" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.12 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 400963@cadpc16(local) jg_378664_cadpc16_2
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_tail_onehot" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_used_onehot" was proven in 0.00 s.
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Trace Attempt  2	[0.00 s]
0: ProofGrid usable level: 1
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Trace Attempt  4	[0.00 s]
0.0.Hp: Trace Attempt  5	[0.00 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "router_fifo.a_no_write_when_full" in 0.01 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Proofgrid shell started at 400962@cadpc16(local) jg_378664_cadpc16_2
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 400994@cadpc16(local) jg_378664_cadpc16_2
0.0.Ht: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.13 s)
0.0.Oh: Proofgrid shell started at 400997@cadpc16(local) jg_378664_cadpc16_2
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 400995@cadpc16(local) jg_378664_cadpc16_2
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 400996@cadpc16(local) jg_378664_cadpc16_2
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.14 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.14 s)
0.0.Bm: Exited with Success (@ 0.14 s)
0.0.L: Proofgrid shell started at 400998@cadpc16(local) jg_378664_cadpc16_2
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.15 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.58 %)
--------------------------------------------------------------
     engines started                               :     7
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.00        0.00        0.00 %
     Hp        0.11        0.01        0.00        4.59 %
     Ht        0.13        0.00        0.00        0.00 %
     Bm        0.13        0.00        0.00        0.00 %
    Mpcustom4        0.13        0.00        0.00        0.00 %
     Oh        0.13        0.00        0.00        0.00 %
      L        0.13        0.00        0.00        0.00 %
    all        0.13        0.00        0.00        0.58 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.88        0.01        0.00

    Data read    : 3.28 kiB
    Data written : 472.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 5
                  - proven                    : 3 (60%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (40%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::router_fifo.a_no_read_when_empty -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::router_fifo.a_no_read_when_empty".
cex
[<embedded>] % visualize -min_length [expr [visualize -get_length -window visualize:0] + 4] -window visualize:0; visualize -freeze [visualize -get_length -window visualize:0] -window visualize:0; visualize -replot -bg -window visualize:0
INFO (IVS008): Expanding analysis region to enable visualization of "1".
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = off
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proof Simplification Iteration 1	[0.00 s]
background 1
1.0.Hp: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: Initial ProofGrid level: 1
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 401149@cadpc16(local) jg_378664_cadpc16_3
1.0.B: Proofgrid shell started at 401152@cadpc16(local) jg_378664_cadpc16_3
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.Hp: Trace Attempt  3	[0.00 s]
1.0.Hp: Trace Attempt  4	[0.00 s]
1.0.Hp: Trace Attempt  5	[0.00 s]
1.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.B: Last scan. Per property time limit: 0s
1.0.B: A max_length bound was found. The shortest trace is no longer than 8 cycles. [0.00 s]
1.0.B: Trace Attempt  1	[0.00 s]
1.0.B: Trace Attempt  2	[0.00 s]
1.0.B: Trace Attempt  3	[0.00 s]
1.0.B: Trace Attempt  4	[0.00 s]
1.0.B: Trace Attempt  5	[0.00 s]
1.0.B: Requesting engine job to terminate
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.01 s]
1.0.B: A trace with 5 cycles was found. [0.00 s]
1.0.N: Proofgrid shell started at 401151@cadpc16(local) jg_378664_cadpc16_3
1.0.N: Requesting engine job to terminate
1.0.Ht: Proofgrid shell started at 401150@cadpc16(local) jg_378664_cadpc16_3
1.0.Ht: Requesting engine job to terminate
1.0.B: All properties determined. [0.01 s]
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.N: Preventing job from starting because proof is shutting down.
1.0.N: Requesting engine job to terminate
1.0.B: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.Ht: Interrupted. [0.00 s]
1.0.N: Interrupted. [0.00 s]
1.0.N: Exited with Success (@ 0.02 s)
1.0.Ht: Exited with Success (@ 0.02 s)
1.0.Hp: All properties determined. [0.02 s]
1.0.Hp: Exited with Success (@ 0.03 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.20 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
     Hp        0.13        0.01        0.00        4.97 %
     Ht        0.13        0.00        0.00        0.00 %
      N        0.13        0.00        0.00        0.00 %
      B        0.12        0.00        0.00        3.80 %
    all        0.13        0.00        0.00        2.20 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.51        0.01        0.00

    Data read    : 2.41 kiB
    Data written : 497.00 B

1: All pending notifications were processed.
[<embedded>] % visualize -violation -property <embedded>::router_fifo.a_no_write_when_full -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::router_fifo.a_no_write_when_full".
cex
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(147): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
background 0
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 5 of 5 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 403760@cadpc16(local) jg_378664_cadpc16_4
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_tail_onehot" was proven in 0.00 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_used_onehot" was proven in 0.00 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Proofgrid shell started at 403759@cadpc16(local) jg_378664_cadpc16_4
0.0.N: Requesting engine job to terminate
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 403792@cadpc16(local) jg_378664_cadpc16_4
0.0.Ht: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.11 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 403793@cadpc16(local) jg_378664_cadpc16_4
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 403794@cadpc16(local) jg_378664_cadpc16_4
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.11 s)
0.0.Oh: Proofgrid shell started at 403795@cadpc16(local) jg_378664_cadpc16_4
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.12 s)
0.0.Oh: Exited with Success (@ 0.12 s)
0.0.Bm: Exited with Success (@ 0.12 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.55 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.00        0.00        0.00 %
     Hp        0.11        0.00        0.00        3.21 %
     Ht        0.11        0.00        0.00        0.00 %
     Bm        0.11        0.00        0.00        0.00 %
    Mpcustom4        0.11        0.00        0.00        0.00 %
     Oh        0.11        0.00        0.00        0.00 %
    all        0.11        0.00        0.00        0.55 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.68        0.00        0.00

    Data read    : 2.33 kiB
    Data written : 286.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 3
                 assertions                   : 3
                  - proven                    : 3 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(158): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 13 of 13 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property ":noConflict" in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property ":live" was proven unreachable in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noGlitch" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noStable" was proven in 0.00 s.
0: Finished reduce in 0.143s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_tail_onehot" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_used_onehot" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_on_empty:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_header_after_header:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_tail_after_tail_or_body:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_body_after_header:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 7 properties in preprocessing
WARNING (WAS006): The task is inconsistent at cycle 1.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 4 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(158): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 25 of 25 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_header_on_empty:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_no_header_after_header:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_no_body_after_header:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 411641@cadpc16(local) jg_378664_cadpc16_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "router_fifo.a_tail_onehot"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 2048 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 2048 was found for the property "router_fifo.a_tail_onehot" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Hp: Proofgrid shell started at 411642@cadpc16(local) jg_378664_cadpc16_6
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "router_fifo.a_tail_onehot" was proven in 0.01 s.
0.0.N: Stopped processing property "router_fifo.a_tail_onehot"	[0.01 s].
0.0.N: Starting proof for property "router_fifo.a_used_onehot"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_header_on_empty:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_header_after_header:precondition1" was covered in 1 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_body_after_header:precondition1" was covered in 1 cycles in 0.20 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_used_onehot" was proven in 0.23 s.
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_tail_after_tail_or_body:precondition1" was covered in 2 cycles in 0.23 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Stopped processing property "router_fifo.a_used_onehot"	[0.25 s].
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.00 s]
0.0.Bm: Proofgrid shell started at 411674@cadpc16(local) jg_378664_cadpc16_6
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 411676@cadpc16(local) jg_378664_cadpc16_6
0.0.Oh: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.14 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 411675@cadpc16(local) jg_378664_cadpc16_6
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.15 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 411673@cadpc16(local) jg_378664_cadpc16_6
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.15 s)
0.0.Oh: Exited with Success (@ 0.15 s)
0.0.B: Proofgrid shell started at 411678@cadpc16(local) jg_378664_cadpc16_6
0.0.B: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 411677@cadpc16(local) jg_378664_cadpc16_6
0.0.L: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.16 s)
0.0.Ht: Exited with Success (@ 0.16 s)
0.0.L: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 411679@cadpc16(local) jg_378664_cadpc16_6
0.0.AM: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.17 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.18 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.44 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.02        0.00       10.72 %
     Hp        0.14        0.00        0.00        1.97 %
     Ht        0.15        0.00        0.00        0.00 %
     Bm        0.14        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.15        0.00        0.00        0.00 %
      B        0.14        0.00        0.00        0.00 %
     AM        0.16        0.00        0.00        0.00 %
    all        0.14        0.00        0.00        1.44 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.30        0.02        0.00

    Data read    : 5.54 kiB
    Data written : 880.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 3
                  - proven                    : 3 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
[ERROR (VERI-1137)] router_fifo.sv(171): syntax error near 'endmodule'
[ERROR (VERI-2344)] router_fifo.sv(171): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
[ERROR (VERI-1072)] router_fifo.sv(171): module 'router_fifo' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] router_fifo.sv(171): syntax error near 'endmodule'
	[ERROR (VERI-2344)] router_fifo.sv(171): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
	[ERROR (VERI-1072)] router_fifo.sv(171): module 'router_fifo' is ignored due to previous errors
ERROR at line 3 in file fifo_setup.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(171): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 34 of 34 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property ":noConflict" in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property ":live" was proven unreachable in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noGlitch" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noStable" was proven in 0.00 s.
0: Finished reduce in 0.152s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_tail_onehot" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_used_onehot" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_on_empty:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_header_after_header:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_tail_after_tail_or_body:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_body_after_header:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_one_routing_direction:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_valid_coordinates:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_valid_signal:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_valid_message_type:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 11 properties in preprocessing
WARNING (WAS006): The task is inconsistent at cycle 1.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 8 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(171): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 10 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 32 of 32 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property ":noConflict" in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property ":live" was proven unreachable in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noGlitch" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noStable" was proven in 0.00 s.
0: Finished reduce in 0.144s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_tail_onehot" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_used_onehot" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_on_empty:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_header_after_header:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_tail_after_tail_or_body:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_body_after_header:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_one_routing_direction:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_valid_coordinates:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_valid_signal:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 10 properties in preprocessing
WARNING (WAS006): The task is inconsistent at cycle 1.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 7 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 0 properties to prove with 10 already proven/unreachable
background 1
INFO (IPF060): There are no unresolved assertions in task: <embedded>
INFO (IPF059): 1: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 7 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 0 properties to prove with 10 already proven/unreachable
INFO (IPF060): There are no unresolved assertions in task: <embedded>
INFO (IPF059): 2: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 7
                  - unreachable               : 7 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
background 2
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(171): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 9 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 30 of 30 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_header_on_empty:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_no_header_after_header:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_no_body_after_header:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_header_one_routing_direction:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_header_valid_coordinates:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.00 s]
0.0.N: Proof Simplification Iteration 6	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 445445@cadpc16(local) jg_378664_cadpc16_9
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 445444@cadpc16(local) jg_378664_cadpc16_9
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_header_on_empty:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_header_after_header:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_body_after_header:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_header_one_routing_direction:precondition1" was covered in 1 cycles in 0.22 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_header_valid_coordinates:precondition1" was covered in 1 cycles in 0.22 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_tail_onehot" was proven in 0.25 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_used_onehot" was proven in 0.25 s.
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Hp: The cover property "router_fifo.a_no_tail_after_tail_or_body:precondition1" was proven unreachable in 0.25 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property ":noConflict" in 0.25 s.
    Use check_assumptions -show to show this property in the property table.
    Use check_assumptions -conflict to generate a cex trace.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Hp: The cover property ":live" was proven unreachable in 0.25 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.Hp: Overconstrained at 2 [0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.01 s]
0.0.Mpcustom4: Proofgrid shell started at 445483@cadpc16(local) jg_378664_cadpc16_9
0.0.Mpcustom4: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0.0.Ht: Proofgrid shell started at 445481@cadpc16(local) jg_378664_cadpc16_9
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 445484@cadpc16(local) jg_378664_cadpc16_9
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.14 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 445485@cadpc16(local) jg_378664_cadpc16_9
0.0.L: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.14 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 445482@cadpc16(local) jg_378664_cadpc16_9
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.14 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 445487@cadpc16(local) jg_378664_cadpc16_9
0.0.AM: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.17 s)
0.0.L: Exited with Success (@ 0.17 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 445486@cadpc16(local) jg_378664_cadpc16_9
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.18 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.18 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.79 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.15        0.00        0.00        0.00 %
     Hp        0.13        0.02        0.00       15.22 %
     Ht        0.13        0.00        0.00        0.00 %
     Bm        0.14        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.13        0.00        0.00        0.00 %
      L        0.13        0.00        0.00        0.00 %
      B        0.17        0.00        0.00        0.00 %
     AM        0.16        0.00        0.00        0.00 %
    all        0.14        0.00        0.00        1.79 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.25        0.02        0.00

    Data read    : 3.78 kiB
    Data written : 716.00 B

0: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 10
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 6
                  - unreachable               : 1 (16.6667%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (83.3333%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(171): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 26 of 26 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_header_on_empty:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_no_header_after_header:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_no_body_after_header:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 464100@cadpc16(local) jg_378664_cadpc16_10
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_header_on_empty:precondition1" was covered in 1 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_header_after_header:precondition1" was covered in 1 cycles in 0.19 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_body_after_header:precondition1" was covered in 1 cycles in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_tail_onehot" was proven in 0.22 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_used_onehot" was proven in 0.22 s.
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Hp: The cover property "router_fifo.a_no_tail_after_tail_or_body:precondition1" was proven unreachable in 0.22 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property ":noConflict" in 0.22 s.
    Use check_assumptions -show to show this property in the property table.
    Use check_assumptions -conflict to generate a cex trace.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.Hp: The cover property ":live" was proven unreachable in 0.22 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.Hp: Overconstrained at 2 [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Proofgrid shell started at 464099@cadpc16(local) jg_378664_cadpc16_10
0.0.N: Requesting engine job to terminate
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 464131@cadpc16(local) jg_378664_cadpc16_10
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 464132@cadpc16(local) jg_378664_cadpc16_10
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 464133@cadpc16(local) jg_378664_cadpc16_10
0.0.Mpcustom4: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.13 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.13 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 464134@cadpc16(local) jg_378664_cadpc16_10
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.16 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.16 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.50 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.00        0.00        0.00 %
     Hp        0.11        0.00        0.00        3.13 %
     Ht        0.12        0.00        0.00        0.00 %
     Bm        0.11        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
    all        0.12        0.00        0.00        0.50 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.74        0.00        0.00

    Data read    : 2.76 kiB
    Data written : 437.00 B

0: All pending notifications were processed.
WARNING (WAS006): The task is inconsistent at cycle 2.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 1 (25%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (75%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(171): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 34 of 34 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property ":noConflict" in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property ":live" was proven unreachable in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noGlitch" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noStable" was proven in 0.00 s.
0: Finished reduce in 0.203s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_tail_onehot" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_used_onehot" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_on_empty:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_header_after_header:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_tail_after_tail_or_body:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_no_body_after_header:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_one_routing_direction:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_valid_coordinates:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_valid_signal:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "router_fifo.a_header_valid_message_type:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 11 properties in preprocessing
WARNING (WAS006): The task is inconsistent at cycle 1.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 8
                  - unreachable               : 8 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include fifo_setup.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 router_fifo.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'router_fifo.sv'
%% elaborate -top router_fifo
INFO (ISW003): Top module name is "router_fifo".
[INFO (HIER-8002)] router_fifo.sv(171): Disabling old hierarchical reference handler
[INFO (VERI-1018)] router_fifo.sv(27): compiling module 'router_fifo'
[WARN (VERI-9005)] router_fifo.sv(116): 3-bit index expression 'head' is larger than the required 2 bits. This might lead to an out-of-bound access
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          1 (0 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      1 (1 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
router_fifo
%% 
%% clock clk
%% reset rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
router_fifo
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 44 of 44 design flops, 0 of 0 design latches, 25 of 25 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_header_on_empty:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "router_fifo.a_head_lt_depth" was proven in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_no_header_after_header:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 1 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1 was found for the property "router_fifo.a_no_body_after_header:precondition1" in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 472070@cadpc16(local) jg_378664_cadpc16_12
0.0.N: Proofgrid shell started at 472069@cadpc16(local) jg_378664_cadpc16_12
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_header_on_empty:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_header_after_header:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_body_after_header:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_tail_onehot" was proven in 0.19 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "router_fifo.a_used_onehot" was proven in 0.19 s.
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "router_fifo.a_no_tail_after_tail_or_body:precondition1" was covered in 2 cycles in 0.19 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.01 s]
0.0.Ht: Proofgrid shell started at 472102@cadpc16(local) jg_378664_cadpc16_12
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 472105@cadpc16(local) jg_378664_cadpc16_12
0.0.Mpcustom4: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.13 s)
0.0.Mpcustom4: Exited with Success (@ 0.13 s)
0.0.Bm: Proofgrid shell started at 472104@cadpc16(local) jg_378664_cadpc16_12
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 472106@cadpc16(local) jg_378664_cadpc16_12
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 472107@cadpc16(local) jg_378664_cadpc16_12
0.0.L: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.15 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.15 s)
0.0.L: Exited with Success (@ 0.15 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.03 %)
--------------------------------------------------------------
     engines started                               :     7
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.00        0.00        0.00 %
     Hp        0.16        0.01        0.00        5.97 %
     Ht        0.13        0.00        0.00        0.00 %
     Bm        0.14        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.13        0.00        0.00        0.00 %
      L        0.13        0.00        0.00        0.00 %
    all        0.14        0.00        0.00        1.03 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.99        0.01        0.00

    Data read    : 3.20 kiB
    Data written : 593.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 3
                  - proven                    : 3 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
