//! **************************************************************************
// Written by: Map O.87xd on Wed Jul 17 23:02:11 2013
//! **************************************************************************

SCHEMATIC START;
COMP "start_dis_o" LOCATE = SITE "T15" LEVEL 1;
COMP "tdc_clk_n_i" LOCATE = SITE "L22" LEVEL 1;
COMP "tdc_clk_p_i" LOCATE = SITE "L20" LEVEL 1;
COMP "l2p_valid_o" LOCATE = SITE "T18" LEVEL 1;
COMP "p2l_data_i(0)" LOCATE = SITE "K20" LEVEL 1;
COMP "p2l_data_i(1)" LOCATE = SITE "H22" LEVEL 1;
COMP "p2l_data_i(2)" LOCATE = SITE "H21" LEVEL 1;
COMP "p2l_data_i(3)" LOCATE = SITE "L17" LEVEL 1;
COMP "p2l_data_i(4)" LOCATE = SITE "K17" LEVEL 1;
COMP "p2l_data_i(5)" LOCATE = SITE "G22" LEVEL 1;
COMP "p2l_data_i(6)" LOCATE = SITE "G20" LEVEL 1;
COMP "p2l_data_i(7)" LOCATE = SITE "K18" LEVEL 1;
COMP "p2l_data_i(8)" LOCATE = SITE "K19" LEVEL 1;
COMP "p2l_data_i(9)" LOCATE = SITE "H20" LEVEL 1;
COMP "tdc_led_trig1_o" LOCATE = SITE "W18" LEVEL 1;
COMP "tdc_led_trig2_o" LOCATE = SITE "B20" LEVEL 1;
COMP "tdc_led_trig3_o" LOCATE = SITE "A20" LEVEL 1;
COMP "tdc_led_trig4_o" LOCATE = SITE "D17" LEVEL 1;
COMP "tdc_led_trig5_o" LOCATE = SITE "C18" LEVEL 1;
COMP "pll_sclk_o" LOCATE = SITE "AA16" LEVEL 1;
COMP "p2l_data_i(10)" LOCATE = SITE "J19" LEVEL 1;
COMP "p2l_data_i(11)" LOCATE = SITE "E22" LEVEL 1;
COMP "p2l_data_i(12)" LOCATE = SITE "E20" LEVEL 1;
COMP "p2l_data_i(13)" LOCATE = SITE "F22" LEVEL 1;
COMP "p2l_data_i(14)" LOCATE = SITE "F21" LEVEL 1;
COMP "p2l_data_i(15)" LOCATE = SITE "H19" LEVEL 1;
COMP "pcb_ver_i(0)" LOCATE = SITE "P5" LEVEL 1;
COMP "pcb_ver_i(1)" LOCATE = SITE "P4" LEVEL 1;
COMP "pcb_ver_i(2)" LOCATE = SITE "AA2" LEVEL 1;
COMP "pcb_ver_i(3)" LOCATE = SITE "AA1" LEVEL 1;
COMP "p_rd_d_rdy_i(0)" LOCATE = SITE "N16" LEVEL 1;
COMP "p_rd_d_rdy_i(1)" LOCATE = SITE "P19" LEVEL 1;
COMP "ef1_i" LOCATE = SITE "W12" LEVEL 1;
COMP "ef2_i" LOCATE = SITE "Y12" LEVEL 1;
COMP "spec_clk_i" LOCATE = SITE "H12" LEVEL 1;
COMP "p2l_clk_n_i" LOCATE = SITE "M19" LEVEL 1;
COMP "p2l_clk_p_i" LOCATE = SITE "M20" LEVEL 1;
COMP "carrier_one_wire_b" LOCATE = SITE "D4" LEVEL 1;
COMP "tdc_led_status_o" LOCATE = SITE "T14" LEVEL 1;
COMP "irq_p_o" LOCATE = SITE "U16" LEVEL 1;
COMP "p2l_valid_i" LOCATE = SITE "L19" LEVEL 1;
COMP "data_bus_io(0)" LOCATE = SITE "W6" LEVEL 1;
COMP "data_bus_io(1)" LOCATE = SITE "Y6" LEVEL 1;
COMP "data_bus_io(2)" LOCATE = SITE "V7" LEVEL 1;
COMP "data_bus_io(3)" LOCATE = SITE "W8" LEVEL 1;
COMP "data_bus_io(4)" LOCATE = SITE "T8" LEVEL 1;
COMP "data_bus_io(5)" LOCATE = SITE "AA12" LEVEL 1;
COMP "data_bus_io(6)" LOCATE = SITE "U8" LEVEL 1;
COMP "data_bus_io(7)" LOCATE = SITE "AB12" LEVEL 1;
COMP "data_bus_io(8)" LOCATE = SITE "Y5" LEVEL 1;
COMP "data_bus_io(9)" LOCATE = SITE "AB5" LEVEL 1;
COMP "rx_error_o" LOCATE = SITE "J17" LEVEL 1;
COMP "p_wr_rdy_o(0)" LOCATE = SITE "L15" LEVEL 1;
COMP "p_wr_rdy_o(1)" LOCATE = SITE "K16" LEVEL 1;
COMP "pll_sdi_o" LOCATE = SITE "AA18" LEVEL 1;
COMP "term_en_1_o" LOCATE = SITE "Y11" LEVEL 1;
COMP "term_en_2_o" LOCATE = SITE "AB11" LEVEL 1;
COMP "term_en_3_o" LOCATE = SITE "R11" LEVEL 1;
COMP "enable_inputs_o" LOCATE = SITE "C19" LEVEL 1;
COMP "term_en_4_o" LOCATE = SITE "T11" LEVEL 1;
COMP "term_en_5_o" LOCATE = SITE "R13" LEVEL 1;
COMP "spec_aux0_i" LOCATE = SITE "C22" LEVEL 1;
COMP "spec_aux1_i" LOCATE = SITE "D21" LEVEL 1;
COMP "spec_aux2_o" LOCATE = SITE "G19" LEVEL 1;
COMP "spec_aux3_o" LOCATE = SITE "F20" LEVEL 1;
COMP "spec_aux4_o" LOCATE = SITE "F18" LEVEL 1;
COMP "spec_aux5_o" LOCATE = SITE "C20" LEVEL 1;
COMP "p2l_dframe_i" LOCATE = SITE "J22" LEVEL 1;
COMP "acam_refclk_n_i" LOCATE = SITE "F16" LEVEL 1;
COMP "acam_refclk_p_i" LOCATE = SITE "E16" LEVEL 1;
COMP "stop_dis_o" LOCATE = SITE "U15" LEVEL 1;
COMP "cs_n_o" LOCATE = SITE "AB17" LEVEL 1;
COMP "oe_n_o" LOCATE = SITE "V13" LEVEL 1;
COMP "rd_n_o" LOCATE = SITE "AB13" LEVEL 1;
COMP "wr_n_o" LOCATE = SITE "Y13" LEVEL 1;
COMP "l2p_edb_o" LOCATE = SITE "U20" LEVEL 1;
COMP "rst_n_a_i" LOCATE = SITE "N20" LEVEL 1;
COMP "l2p_rdy_i" LOCATE = SITE "U19" LEVEL 1;
COMP "l2p_data_o(10)" LOCATE = SITE "T21" LEVEL 1;
COMP "l2p_data_o(11)" LOCATE = SITE "T19" LEVEL 1;
COMP "l2p_data_o(12)" LOCATE = SITE "V22" LEVEL 1;
COMP "l2p_data_o(13)" LOCATE = SITE "V20" LEVEL 1;
COMP "l2p_data_o(14)" LOCATE = SITE "W20" LEVEL 1;
COMP "l2p_data_o(15)" LOCATE = SITE "Y21" LEVEL 1;
COMP "pll_cs_o" LOCATE = SITE "Y17" LEVEL 1;
COMP "address_o(0)" LOCATE = SITE "T12" LEVEL 1;
COMP "address_o(1)" LOCATE = SITE "U12" LEVEL 1;
COMP "address_o(2)" LOCATE = SITE "Y15" LEVEL 1;
COMP "address_o(3)" LOCATE = SITE "AB15" LEVEL 1;
COMP "pll_status_i" LOCATE = SITE "Y18" LEVEL 1;
COMP "start_from_fpga_o" LOCATE = SITE "W17" LEVEL 1;
COMP "l_wr_rdy_i(0)" LOCATE = SITE "R20" LEVEL 1;
COMP "l_wr_rdy_i(1)" LOCATE = SITE "T22" LEVEL 1;
COMP "p2l_rdy_o" LOCATE = SITE "J16" LEVEL 1;
COMP "data_bus_io(10)" LOCATE = SITE "R9" LEVEL 1;
COMP "data_bus_io(11)" LOCATE = SITE "R8" LEVEL 1;
COMP "data_bus_io(20)" LOCATE = SITE "T10" LEVEL 1;
COMP "data_bus_io(12)" LOCATE = SITE "AA6" LEVEL 1;
COMP "data_bus_io(21)" LOCATE = SITE "U10" LEVEL 1;
COMP "data_bus_io(13)" LOCATE = SITE "AB6" LEVEL 1;
COMP "data_bus_io(22)" LOCATE = SITE "W10" LEVEL 1;
COMP "data_bus_io(14)" LOCATE = SITE "U9" LEVEL 1;
COMP "data_bus_io(23)" LOCATE = SITE "Y10" LEVEL 1;
COMP "data_bus_io(15)" LOCATE = SITE "V9" LEVEL 1;
COMP "data_bus_io(24)" LOCATE = SITE "Y9" LEVEL 1;
COMP "data_bus_io(16)" LOCATE = SITE "Y7" LEVEL 1;
COMP "data_bus_io(25)" LOCATE = SITE "AB9" LEVEL 1;
COMP "data_bus_io(17)" LOCATE = SITE "AB7" LEVEL 1;
COMP "data_bus_io(26)" LOCATE = SITE "AA4" LEVEL 1;
COMP "data_bus_io(18)" LOCATE = SITE "AA8" LEVEL 1;
COMP "data_bus_io(27)" LOCATE = SITE "AB4" LEVEL 1;
COMP "data_bus_io(19)" LOCATE = SITE "AB8" LEVEL 1;
COMP "sys_sda_b" LOCATE = SITE "F8" LEVEL 1;
COMP "sys_scl_b" LOCATE = SITE "F7" LEVEL 1;
COMP "mezz_one_wire_b" LOCATE = SITE "A19" LEVEL 1;
COMP "l2p_data_o(0)" LOCATE = SITE "P16" LEVEL 1;
COMP "l2p_data_o(1)" LOCATE = SITE "P21" LEVEL 1;
COMP "l2p_data_o(2)" LOCATE = SITE "P18" LEVEL 1;
COMP "l2p_data_o(3)" LOCATE = SITE "T20" LEVEL 1;
COMP "l2p_data_o(4)" LOCATE = SITE "V21" LEVEL 1;
COMP "l2p_data_o(5)" LOCATE = SITE "V19" LEVEL 1;
COMP "l2p_data_o(6)" LOCATE = SITE "W22" LEVEL 1;
COMP "l2p_data_o(7)" LOCATE = SITE "Y22" LEVEL 1;
COMP "l2p_data_o(8)" LOCATE = SITE "P22" LEVEL 1;
COMP "l2p_data_o(9)" LOCATE = SITE "R22" LEVEL 1;
COMP "pll_dac_sync_o" LOCATE = SITE "AB16" LEVEL 1;
COMP "prsnt_m2c_n_i" LOCATE = SITE "AB14" LEVEL 1;
COMP "spec_led_green_o" LOCATE = SITE "E5" LEVEL 1;
COMP "int_flag_i" LOCATE = SITE "W11" LEVEL 1;
COMP "spec_led_red_o" LOCATE = SITE "D5" LEVEL 1;
COMP "l2p_dframe_o" LOCATE = SITE "U22" LEVEL 1;
COMP "l2p_clk_n_o" LOCATE = SITE "K22" LEVEL 1;
COMP "l2p_clk_p_o" LOCATE = SITE "K21" LEVEL 1;
PIN tdc_core.clks_rsts_mgment.spec_clk_gbuf_pin<1> = BEL
        "tdc_core.clks_rsts_mgment.spec_clk_gbuf" PINNAME O;
PIN "tdc_core.clks_rsts_mgment.spec_clk_gbuf_pin<1>" CLOCK_DEDICATED_ROUTE =
        FALSE;
PIN tdc_core.clks_rsts_mgment.tdc_clk125_gbuf_pin<1> = BEL
        "tdc_core.clks_rsts_mgment.tdc_clk125_gbuf" PINNAME O;
PIN "tdc_core.clks_rsts_mgment.tdc_clk125_gbuf_pin<1>" CLOCK_DEDICATED_ROUTE =
        FALSE;
PIN gnum_interface_block.cmp_clk_in.iodelay_m_pins<3> = BEL
        "gnum_interface_block.cmp_clk_in.iodelay_m" PINNAME CLK;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m_pins<3>
        = BEL
        "gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m"
        PINNAME CLKDIV;
PIN gnum_interface_block.cmp_clk_in.iserdes_m_pins<3> = BEL
        "gnum_interface_block.cmp_clk_in.iserdes_m" PINNAME CLKDIV;
PIN gnum_interface_block.cmp_clk_in.iserdes_s_pins<4> = BEL
        "gnum_interface_block.cmp_clk_in.iserdes_s" PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N"
        PINNAME CLKDIV;
PIN
        gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m_pins<1>
        = BEL
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m"
        PINNAME CLKDIV;
TIMEGRP gnum_interface_block_sys_clk = PIN
        "gnum_interface_block.cmp_clk_in.iodelay_m_pins<3>" PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.3.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.0.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.2.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.6.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.10.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.4.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.1.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.13.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.12.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.14.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.11.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.8.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.5.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.7.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.9.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_data_in.loop0.15.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_dframe_in.loop0.0.loop3.iserdes_m_pins<3>"
        PIN
        "gnum_interface_block.cmp_p2l_des.cmp_valid_in.loop0.0.loop3.iserdes_m_pins<3>"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.wr/gwas.gpf.wrpf/prog_full_i"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.15.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.13.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.4.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.3.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.14.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.12.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.6.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.5.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.2.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.11.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.8.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.7.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.1.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.10.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.9.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_data_out.loop0.0.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_dframe_out.loop0.0.loop3.oserdes_m_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_valid_out.loop0.0.loop3.oserdes_m_pins<1>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg"
        BEL "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.target_addr_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.target_addr_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_data_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_length_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_strobe" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d_valid" BEL
        "gnum_interface_block.cmp_p2l_decode32.des_p2l_valid_d" BEL
        "gnum_interface_block.cmp_p2l_decode32.des_p2l_dframe_d" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr_start" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d_last" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_o" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_dframe_o" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_valid_t" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_dframe_t" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[2]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[17]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[16]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[15]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[14]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[13]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[12]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[11]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[10]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[9]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[8]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[7]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[6]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[5]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[4]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[3]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[31]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[30]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[29]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[28]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[27]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[26]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[25]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[24]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[23]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[22]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[21]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[20]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[19]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr[18]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[15]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[14]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[13]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[12]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[11]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[10]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[9]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[8]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[7]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[6]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[5]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[4]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[3]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[2]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[1]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[30]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[29]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[28]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[27]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[26]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[25]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[24]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[23]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[22]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[21]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[20]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[19]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[18]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[17]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[16]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[13]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[12]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[11]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[10]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[9]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[8]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[7]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[6]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[5]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[4]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[3]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[2]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[1]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[0]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_t[31]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[28]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[27]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[26]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[25]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[24]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[23]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[22]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[21]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[20]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[19]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[18]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[17]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[16]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[15]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[14]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[31]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[30]" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ser_data_o[29]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[31]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[30]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[29]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[28]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[27]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[26]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[25]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[24]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[23]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[22]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[21]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[20]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[19]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[18]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[17]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[16]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[15]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[14]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[13]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[12]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[11]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[10]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[9]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[8]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[7]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[6]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[5]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[4]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[3]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[2]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[1]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_d[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_cid[1]" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_hdr_cid[0]" BEL
        "gnum_interface_block.cmp_p2l_decode32.master_cpld" BEL
        "gnum_interface_block.cmp_p2l_decode32.master_cpln" BEL
        "gnum_interface_block.cmp_p2l_decode32.target_mrd" BEL
        "gnum_interface_block.cmp_p2l_decode32.target_mwr" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_addr_cycle" BEL
        "gnum_interface_block.cmp_p2l_decode32.p2l_data_cycle" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_wbm_gnt" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_pdm_gnt" BEL
        "gnum_interface_block.rst_reg" BEL
        "gnum_interface_block.p_rd_d_rdy_t[0]" BEL
        "gnum_interface_block.p_rd_d_rdy_t2[0]" BEL
        "gnum_interface_block.p_rd_d_rdy[0]" BEL
        "gnum_interface_block.p_rd_d_rdy_t[1]" BEL
        "gnum_interface_block.p_rd_d_rdy_t2[1]" BEL
        "gnum_interface_block.p_rd_d_rdy[1]" BEL
        "gnum_interface_block.l_wr_rdy_t[0]" BEL
        "gnum_interface_block.l_wr_rdy_t2[0]" BEL
        "gnum_interface_block.l_wr_rdy[0]" BEL
        "gnum_interface_block.l_wr_rdy_t[1]" BEL
        "gnum_interface_block.l_wr_rdy_t2[1]" BEL
        "gnum_interface_block.l_wr_rdy[1]" BEL
        "gnum_interface_block.l2p_rdy_t" BEL "gnum_interface_block.l2p_rdy_t2"
        BEL "gnum_interface_block.l2p_rdy_0" BEL
        "gnum_interface_block.l2p_edb_t" BEL "gnum_interface_block.l2p_edb_t2"
        BEL "gnum_interface_block.l2p_edb_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.rx_error_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_current_state[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_wr" BEL
        "gnum_interface_block.cmp_p2l_dma_master.is_next_item" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_h[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_address_l[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[61]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[60]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[59]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[58]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[57]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[56]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[55]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[54]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[53]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[52]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[51]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[50]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[49]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[48]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[47]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[46]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[45]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[44]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[43]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[42]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[41]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[40]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[39]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[38]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[37]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[36]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[35]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[34]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[33]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[32]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_din[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_valid_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_attrib_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_carrier_addr_o[0]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_h_o[0]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[31]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[30]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[29]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[28]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[27]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[26]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[25]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[24]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[23]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[22]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[21]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[20]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[19]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[18]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[17]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[16]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[15]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[14]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[13]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[12]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[11]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[10]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[9]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[8]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[7]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[6]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[5]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[4]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[3]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[2]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[1]"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_host_addr_l_o[0]"
        BEL "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_len_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_h_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_next_l_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_busy_error" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_64b_address" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_last_packet" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.l2p_len_header[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.rx_error_t" BEL
        "gnum_interface_block.cmp_p2l_dma_master.dma_ctrl_done_t" BEL
        "gnum_interface_block.cmp_p2l_dma_master.next_item_valid_o" BEL
        "gnum_interface_block.cmp_p2l_dma_master.completion_error" BEL
        "gnum_interface_block.cmp_p2l_dma_master.pdm_arb_req_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.data_fifo_valid" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_current_state[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_l[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_error_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_address_h[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_edb_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_64b_address" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_wr" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_valid_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.ldm_arb_req_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.dma_ctrl_done_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_din[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.data_fifo_rd" BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.gras.rsts.ram_empty_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.gras.rsts.ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.wsts.ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s1"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s2"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_load_o"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_s0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_current_state[6]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_stat_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_read[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_readcst[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_readcst[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_int_readcst[0]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_abort_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_next_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_attrib_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_cstart_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstarth_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_hstartl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_len_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nexth_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_nextl_reg[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_carrier_addr_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_h_o[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_host_addr_l_o[0]"
        BEL "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[31]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[30]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[29]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[28]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[27]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[26]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[25]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[24]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[23]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[22]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[21]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[20]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[19]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[18]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[17]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[16]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[15]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[14]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[13]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[12]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[11]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[10]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[9]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[8]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[7]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[6]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[5]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[3]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_len_o[2]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_done_irq" BEL
        "gnum_interface_block.cmp_dma_controller.dma_error_irq" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_wr" BEL
        "gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state[1]"
        BEL
        "gnum_interface_block.cmp_wbmaster32.l2p_read_cpl_current_state[0]"
        BEL "gnum_interface_block.cmp_wbmaster32.p2l_cid[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.p2l_cid[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_dframe_o" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[63]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[62]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[61]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[60]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[59]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[58]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[57]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[56]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[55]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[54]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[53]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[52]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[51]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[50]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[49]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[48]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[47]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[46]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[45]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[44]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[43]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[42]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[41]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[40]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[39]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[38]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[37]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[36]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[35]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[34]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[33]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[32]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_din[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_valid_o" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wbm_arb_data_o[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_rd" BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.gras.rsts.ram_empty_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.gras.rsts.ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_8"
        BEL "gnum_interface_block.cmp_p2l_des.p2l_data_o[4]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[3]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[2]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[1]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[0]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_valid_t2" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_valid_o" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_dframe_t2" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_dframe_o" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[19]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[18]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[17]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[16]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[15]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[14]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[13]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[12]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[11]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[10]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[9]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[8]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[7]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[6]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[5]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[2]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[1]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[0]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[31]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[30]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[29]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[28]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[27]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[26]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[25]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[24]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[23]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[22]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[21]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_o[20]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[17]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[16]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[15]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[14]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[13]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[12]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[11]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[10]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[9]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[8]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[7]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[6]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[5]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[4]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[3]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[31]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[30]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[29]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[28]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[27]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[26]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[25]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[24]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[23]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[22]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[21]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[20]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[19]" BEL
        "gnum_interface_block.cmp_p2l_des.p2l_data_t2[18]" BEL
        "gnum_interface_block.cmp_clk_in.state[4]" BEL
        "gnum_interface_block.cmp_clk_in.state[5]" BEL
        "gnum_interface_block.cmp_clk_in.state[6]" BEL
        "gnum_interface_block.cmp_clk_in.state[7]" BEL
        "gnum_interface_block.cmp_clk_in.state[8]" BEL
        "gnum_interface_block.cmp_clk_in.busyd" BEL
        "gnum_interface_block.cmp_clk_in.counter[11]" BEL
        "gnum_interface_block.cmp_clk_in.counter[10]" BEL
        "gnum_interface_block.cmp_clk_in.counter[9]" BEL
        "gnum_interface_block.cmp_clk_in.counter[8]" BEL
        "gnum_interface_block.cmp_clk_in.counter[7]" BEL
        "gnum_interface_block.cmp_clk_in.counter[6]" BEL
        "gnum_interface_block.cmp_clk_in.counter[5]" BEL
        "gnum_interface_block.cmp_clk_in.counter[4]" BEL
        "gnum_interface_block.cmp_clk_in.counter[3]" BEL
        "gnum_interface_block.cmp_clk_in.counter[2]" BEL
        "gnum_interface_block.cmp_clk_in.counter[1]" BEL
        "gnum_interface_block.cmp_clk_in.counter[0]" BEL
        "gnum_interface_block.cmp_clk_in.cal_clk" BEL
        "gnum_interface_block.cmp_clk_in.rst_clk" BEL
        "gnum_interface_block.cmp_clk_in.enable" BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.l_dma_irq_sync.0.cmp_dma_irq_sync.s_input_toggle"
        BEL
        "gnum_interface_block.l_dma_irq_sync.1.cmp_dma_irq_sync.s_input_toggle"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_1"
        BEL "gnum_interface_block.cmp_wbmaster32.wbm_arb_req_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[0]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_status[1]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_p2l_o" BEL
        "gnum_interface_block.cmp_dma_controller.dma_ctrl_start_l2p_o" BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_1"
        BEL "gnum_interface_block.cmp_l2p_dma_master.l2p_len_header[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_last_packet" BEL
        "gnum_interface_block.cmp_l2p_arbiter.arb_ldm_gnt" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_data_cnt[9]" PIN
        "gnum_interface_block.cmp_clk_in.iserdes_m_pins<3>" PIN
        "gnum_interface_block.cmp_clk_in.iserdes_s_pins<4>" PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m/N_pins<1>"
        PIN
        "gnum_interface_block.cmp_l2p_ser.cmp_clk_out.loop0.0.loop3.oserdes_m_pins<1>";
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN cmp_sdb_crossbar.rom.slave_o.dat_0_0_pins<28> = BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_0" PINNAME CLKA;
TIMEGRP tdc_clk_p_i = BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_fifo_to_wb.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg"
        PIN
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg"
        PIN
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.mem.gbm.gbmg.gbmga.ngecc.bmg.blk_mem_generator.valid.cstr.ramloop[0].ram.r.s6_noinit.ram.SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "gnum_interface_block.cmp_p2l_dma_master.cmp_to_wb_fifo.gen_fifo_64bit.cmp_fifo_64x512/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL "cmp_irq_controller.irq_p_o" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.ack" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.ack" BEL
        "tdc_core.acam_timing_block.start_trig_r[0]" BEL
        "tdc_core.acam_timing_block.start_trig_r[1]" BEL
        "tdc_core.acam_timing_block.start_trig_r[2]" BEL
        "tdc_core.acam_timing_block.int_flag_synch[0]" BEL
        "tdc_core.acam_timing_block.int_flag_synch[1]" BEL
        "tdc_core.acam_timing_block.waitingfor_refclk_i" BEL
        "tdc_core.acam_timing_block.start_trig_received" BEL
        "tdc_core.acam_data_block.rd_n_o" BEL
        "tdc_core.acam_data_block.cs_n_o" BEL
        "tdc_core.acam_data_block.wr_n_o" BEL
        "tdc_core.acam_data_block.ef2_synch[0]" BEL
        "tdc_core.acam_data_block.ef1_synch[0]" PIN
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "tdc_core.circular_buffer_block.memory_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        BEL "tdc_core.clks_rsts_mgment.tdc_clk125_gbuf" BEL
        "tdc_core.clks_rsts_mgment.acam_refclk_synch[1]" BEL
        "tdc_core.clks_rsts_mgment.acam_refclk_synch[2]" BEL
        "tdc_core.leds_and_buttons.tdc_led_status_o" BEL
        "tdc_core.term_en_5_o" BEL "tdc_core.term_en_4_o" BEL
        "tdc_core.term_en_3_o" BEL "tdc_core.term_en_2_o" BEL
        "tdc_core.term_en_1_o" BEL "tdc_core.enable_inputs_o" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[8]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[9]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[10]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[11]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[12]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[13]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[14]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[15]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[16]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[17]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[18]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[19]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[20]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[21]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[22]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[23]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[24]" BEL
        "tdc_core.data_formatting_block.un_retrig_from_roll_over[25]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[0]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[1]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[2]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[3]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[4]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[5]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[6]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[7]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[8]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[9]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[10]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[11]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[12]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[13]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[14]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[15]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[16]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[17]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[18]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[19]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[20]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[21]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[22]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[23]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[24]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[25]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[26]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[27]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[28]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[29]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[30]" BEL
        "tdc_core.data_formatting_block.un_clk_i_cycles_offset[31]" BEL
        "tdc_core.data_formatting_block.local_utc[0]" BEL
        "tdc_core.data_formatting_block.local_utc[1]" BEL
        "tdc_core.data_formatting_block.local_utc[2]" BEL
        "tdc_core.data_formatting_block.local_utc[3]" BEL
        "tdc_core.data_formatting_block.local_utc[4]" BEL
        "tdc_core.data_formatting_block.local_utc[5]" BEL
        "tdc_core.data_formatting_block.local_utc[6]" BEL
        "tdc_core.data_formatting_block.local_utc[7]" BEL
        "tdc_core.data_formatting_block.local_utc[8]" BEL
        "tdc_core.data_formatting_block.local_utc[9]" BEL
        "tdc_core.data_formatting_block.local_utc[10]" BEL
        "tdc_core.data_formatting_block.local_utc[11]" BEL
        "tdc_core.data_formatting_block.local_utc[12]" BEL
        "tdc_core.data_formatting_block.local_utc[13]" BEL
        "tdc_core.data_formatting_block.local_utc[14]" BEL
        "tdc_core.data_formatting_block.local_utc[15]" BEL
        "tdc_core.data_formatting_block.local_utc[16]" BEL
        "tdc_core.data_formatting_block.local_utc[17]" BEL
        "tdc_core.data_formatting_block.local_utc[18]" BEL
        "tdc_core.data_formatting_block.local_utc[19]" BEL
        "tdc_core.data_formatting_block.local_utc[20]" BEL
        "tdc_core.data_formatting_block.local_utc[21]" BEL
        "tdc_core.data_formatting_block.local_utc[22]" BEL
        "tdc_core.data_formatting_block.local_utc[23]" BEL
        "tdc_core.data_formatting_block.local_utc[24]" BEL
        "tdc_core.data_formatting_block.local_utc[25]" BEL
        "tdc_core.data_formatting_block.local_utc[26]" BEL
        "tdc_core.data_formatting_block.local_utc[27]" BEL
        "tdc_core.data_formatting_block.local_utc[28]" BEL
        "tdc_core.data_formatting_block.local_utc[29]" BEL
        "tdc_core.data_formatting_block.local_utc[30]" BEL
        "tdc_core.data_formatting_block.local_utc[31]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[0]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[1]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[2]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[3]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[4]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[5]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[6]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[7]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[8]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[9]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[10]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[11]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[12]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[13]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[14]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[15]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[16]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[17]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[18]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[19]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[20]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[21]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[22]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[23]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[24]" BEL
        "tdc_core.data_formatting_block.un_retrig_nb_offset[25]" BEL
        "tdc_core.data_formatting_block.acam_channel[0]" BEL
        "tdc_core.data_formatting_block.acam_channel[1]" BEL
        "tdc_core.data_formatting_block.acam_channel[2]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[0]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[1]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[2]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[3]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[4]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[5]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[6]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[7]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[8]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[9]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[10]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[11]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[12]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[13]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[14]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[15]" BEL
        "tdc_core.data_formatting_block.acam_fine_timestamp[16]" BEL
        "tdc_core.data_formatting_block.acam_start_nb[0]" BEL
        "tdc_core.data_formatting_block.acam_start_nb[1]" BEL
        "tdc_core.data_formatting_block.acam_start_nb[2]" BEL
        "tdc_core.data_formatting_block.acam_start_nb[3]" BEL
        "tdc_core.data_formatting_block.acam_start_nb[4]" BEL
        "tdc_core.data_formatting_block.acam_start_nb[5]" BEL
        "tdc_core.data_formatting_block.acam_start_nb[6]" BEL
        "tdc_core.data_formatting_block.acam_start_nb[7]" BEL
        "tdc_core.data_formatting_block.acam_slope" BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[0]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[1]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[2]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[3]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[4]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[5]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[6]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[7]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[8]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[9]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[10]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[11]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[12]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[13]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[14]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[15]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[16]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[17]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[18]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[19]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[20]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[21]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[22]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[23]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[24]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[25]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[26]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[27]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[28]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[29]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[30]"
        BEL
        "tdc_core.data_formatting_block.un_previous_clk_i_cycles_offset[31]"
        BEL "tdc_core.data_formatting_block.previous_utc[0]" BEL
        "tdc_core.data_formatting_block.previous_utc[1]" BEL
        "tdc_core.data_formatting_block.previous_utc[2]" BEL
        "tdc_core.data_formatting_block.previous_utc[3]" BEL
        "tdc_core.data_formatting_block.previous_utc[4]" BEL
        "tdc_core.data_formatting_block.previous_utc[5]" BEL
        "tdc_core.data_formatting_block.previous_utc[6]" BEL
        "tdc_core.data_formatting_block.previous_utc[7]" BEL
        "tdc_core.data_formatting_block.previous_utc[8]" BEL
        "tdc_core.data_formatting_block.previous_utc[9]" BEL
        "tdc_core.data_formatting_block.previous_utc[10]" BEL
        "tdc_core.data_formatting_block.previous_utc[11]" BEL
        "tdc_core.data_formatting_block.previous_utc[12]" BEL
        "tdc_core.data_formatting_block.previous_utc[13]" BEL
        "tdc_core.data_formatting_block.previous_utc[14]" BEL
        "tdc_core.data_formatting_block.previous_utc[15]" BEL
        "tdc_core.data_formatting_block.previous_utc[16]" BEL
        "tdc_core.data_formatting_block.previous_utc[17]" BEL
        "tdc_core.data_formatting_block.previous_utc[18]" BEL
        "tdc_core.data_formatting_block.previous_utc[19]" BEL
        "tdc_core.data_formatting_block.previous_utc[20]" BEL
        "tdc_core.data_formatting_block.previous_utc[21]" BEL
        "tdc_core.data_formatting_block.previous_utc[22]" BEL
        "tdc_core.data_formatting_block.previous_utc[23]" BEL
        "tdc_core.data_formatting_block.previous_utc[24]" BEL
        "tdc_core.data_formatting_block.previous_utc[25]" BEL
        "tdc_core.data_formatting_block.previous_utc[26]" BEL
        "tdc_core.data_formatting_block.previous_utc[27]" BEL
        "tdc_core.data_formatting_block.previous_utc[28]" BEL
        "tdc_core.data_formatting_block.previous_utc[29]" BEL
        "tdc_core.data_formatting_block.previous_utc[30]" BEL
        "tdc_core.data_formatting_block.previous_utc[31]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[0]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[1]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[2]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[3]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[4]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[5]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[6]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[7]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[8]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[9]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[10]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[11]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[12]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[13]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[14]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[15]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[16]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[17]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[18]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[19]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[20]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[21]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[22]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[23]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[24]" BEL
        "tdc_core.data_formatting_block.un_previous_retrig_nb_offset[25]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[0]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[1]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[2]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[3]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[4]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[5]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[6]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[7]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[8]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[9]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[10]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[11]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[12]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[13]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[14]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[15]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[16]" BEL
        "tdc_core.data_formatting_block.un_previous_roll_over_nb[17]" BEL
        "tdc_core.acam_config_rdbk_0[0]" BEL "tdc_core.acam_config_rdbk_0[1]"
        BEL "tdc_core.acam_config_rdbk_0[2]" BEL
        "tdc_core.acam_config_rdbk_0[3]" BEL "tdc_core.acam_config_rdbk_0[4]"
        BEL "tdc_core.acam_config_rdbk_0[5]" BEL
        "tdc_core.acam_config_rdbk_0[6]" BEL "tdc_core.acam_config_rdbk_0[7]"
        BEL "tdc_core.acam_config_rdbk_0[8]" BEL
        "tdc_core.acam_config_rdbk_0[9]" BEL "tdc_core.acam_config_rdbk_0[10]"
        BEL "tdc_core.acam_config_rdbk_0[11]" BEL
        "tdc_core.acam_config_rdbk_0[12]" BEL
        "tdc_core.acam_config_rdbk_0[13]" BEL
        "tdc_core.acam_config_rdbk_0[14]" BEL
        "tdc_core.acam_config_rdbk_0[15]" BEL
        "tdc_core.acam_config_rdbk_0[16]" BEL
        "tdc_core.acam_config_rdbk_0[17]" BEL
        "tdc_core.acam_config_rdbk_0[18]" BEL
        "tdc_core.acam_config_rdbk_0[19]" BEL
        "tdc_core.acam_config_rdbk_0[20]" BEL
        "tdc_core.acam_config_rdbk_0[21]" BEL
        "tdc_core.acam_config_rdbk_0[22]" BEL
        "tdc_core.acam_config_rdbk_0[23]" BEL
        "tdc_core.acam_config_rdbk_0[24]" BEL
        "tdc_core.acam_config_rdbk_0[25]" BEL
        "tdc_core.acam_config_rdbk_0[26]" BEL
        "tdc_core.acam_config_rdbk_0[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_0cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_0cst[31]" BEL
        "tdc_core.acam_config_rdbk_1[0]" BEL "tdc_core.acam_config_rdbk_1[1]"
        BEL "tdc_core.acam_config_rdbk_1[2]" BEL
        "tdc_core.acam_config_rdbk_1[3]" BEL "tdc_core.acam_config_rdbk_1[4]"
        BEL "tdc_core.acam_config_rdbk_1[5]" BEL
        "tdc_core.acam_config_rdbk_1[6]" BEL "tdc_core.acam_config_rdbk_1[7]"
        BEL "tdc_core.acam_config_rdbk_1[8]" BEL
        "tdc_core.acam_config_rdbk_1[9]" BEL "tdc_core.acam_config_rdbk_1[10]"
        BEL "tdc_core.acam_config_rdbk_1[11]" BEL
        "tdc_core.acam_config_rdbk_1[12]" BEL
        "tdc_core.acam_config_rdbk_1[13]" BEL
        "tdc_core.acam_config_rdbk_1[14]" BEL
        "tdc_core.acam_config_rdbk_1[15]" BEL
        "tdc_core.acam_config_rdbk_1[16]" BEL
        "tdc_core.acam_config_rdbk_1[17]" BEL
        "tdc_core.acam_config_rdbk_1[18]" BEL
        "tdc_core.acam_config_rdbk_1[19]" BEL
        "tdc_core.acam_config_rdbk_1[20]" BEL
        "tdc_core.acam_config_rdbk_1[21]" BEL
        "tdc_core.acam_config_rdbk_1[22]" BEL
        "tdc_core.acam_config_rdbk_1[23]" BEL
        "tdc_core.acam_config_rdbk_1[24]" BEL
        "tdc_core.acam_config_rdbk_1[25]" BEL
        "tdc_core.acam_config_rdbk_1[26]" BEL
        "tdc_core.acam_config_rdbk_1[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_1cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_1cst[31]" BEL
        "tdc_core.acam_config_rdbk_2[0]" BEL "tdc_core.acam_config_rdbk_2[1]"
        BEL "tdc_core.acam_config_rdbk_2[2]" BEL
        "tdc_core.acam_config_rdbk_2[3]" BEL "tdc_core.acam_config_rdbk_2[4]"
        BEL "tdc_core.acam_config_rdbk_2[5]" BEL
        "tdc_core.acam_config_rdbk_2[6]" BEL "tdc_core.acam_config_rdbk_2[7]"
        BEL "tdc_core.acam_config_rdbk_2[8]" BEL
        "tdc_core.acam_config_rdbk_2[9]" BEL "tdc_core.acam_config_rdbk_2[10]"
        BEL "tdc_core.acam_config_rdbk_2[11]" BEL
        "tdc_core.acam_config_rdbk_2[12]" BEL
        "tdc_core.acam_config_rdbk_2[13]" BEL
        "tdc_core.acam_config_rdbk_2[14]" BEL
        "tdc_core.acam_config_rdbk_2[15]" BEL
        "tdc_core.acam_config_rdbk_2[16]" BEL
        "tdc_core.acam_config_rdbk_2[17]" BEL
        "tdc_core.acam_config_rdbk_2[18]" BEL
        "tdc_core.acam_config_rdbk_2[19]" BEL
        "tdc_core.acam_config_rdbk_2[20]" BEL
        "tdc_core.acam_config_rdbk_2[21]" BEL
        "tdc_core.acam_config_rdbk_2[22]" BEL
        "tdc_core.acam_config_rdbk_2[23]" BEL
        "tdc_core.acam_config_rdbk_2[24]" BEL
        "tdc_core.acam_config_rdbk_2[25]" BEL
        "tdc_core.acam_config_rdbk_2[26]" BEL
        "tdc_core.acam_config_rdbk_2[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_2cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_2cst[31]" BEL
        "tdc_core.acam_config_rdbk_3[0]" BEL "tdc_core.acam_config_rdbk_3[1]"
        BEL "tdc_core.acam_config_rdbk_3[2]" BEL
        "tdc_core.acam_config_rdbk_3[3]" BEL "tdc_core.acam_config_rdbk_3[4]"
        BEL "tdc_core.acam_config_rdbk_3[5]" BEL
        "tdc_core.acam_config_rdbk_3[6]" BEL "tdc_core.acam_config_rdbk_3[7]"
        BEL "tdc_core.acam_config_rdbk_3[8]" BEL
        "tdc_core.acam_config_rdbk_3[9]" BEL "tdc_core.acam_config_rdbk_3[10]"
        BEL "tdc_core.acam_config_rdbk_3[11]" BEL
        "tdc_core.acam_config_rdbk_3[12]" BEL
        "tdc_core.acam_config_rdbk_3[13]" BEL
        "tdc_core.acam_config_rdbk_3[14]" BEL
        "tdc_core.acam_config_rdbk_3[15]" BEL
        "tdc_core.acam_config_rdbk_3[16]" BEL
        "tdc_core.acam_config_rdbk_3[17]" BEL
        "tdc_core.acam_config_rdbk_3[18]" BEL
        "tdc_core.acam_config_rdbk_3[19]" BEL
        "tdc_core.acam_config_rdbk_3[20]" BEL
        "tdc_core.acam_config_rdbk_3[21]" BEL
        "tdc_core.acam_config_rdbk_3[22]" BEL
        "tdc_core.acam_config_rdbk_3[23]" BEL
        "tdc_core.acam_config_rdbk_3[24]" BEL
        "tdc_core.acam_config_rdbk_3[25]" BEL
        "tdc_core.acam_config_rdbk_3[26]" BEL
        "tdc_core.acam_config_rdbk_3[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_3cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_3cst[31]" BEL
        "tdc_core.acam_config_rdbk_4[0]" BEL "tdc_core.acam_config_rdbk_4[1]"
        BEL "tdc_core.acam_config_rdbk_4[2]" BEL
        "tdc_core.acam_config_rdbk_4[3]" BEL "tdc_core.acam_config_rdbk_4[4]"
        BEL "tdc_core.acam_config_rdbk_4[5]" BEL
        "tdc_core.acam_config_rdbk_4[6]" BEL "tdc_core.acam_config_rdbk_4[7]"
        BEL "tdc_core.acam_config_rdbk_4[8]" BEL
        "tdc_core.acam_config_rdbk_4[9]" BEL "tdc_core.acam_config_rdbk_4[10]"
        BEL "tdc_core.acam_config_rdbk_4[11]" BEL
        "tdc_core.acam_config_rdbk_4[12]" BEL
        "tdc_core.acam_config_rdbk_4[13]" BEL
        "tdc_core.acam_config_rdbk_4[14]" BEL
        "tdc_core.acam_config_rdbk_4[15]" BEL
        "tdc_core.acam_config_rdbk_4[16]" BEL
        "tdc_core.acam_config_rdbk_4[17]" BEL
        "tdc_core.acam_config_rdbk_4[18]" BEL
        "tdc_core.acam_config_rdbk_4[19]" BEL
        "tdc_core.acam_config_rdbk_4[20]" BEL
        "tdc_core.acam_config_rdbk_4[21]" BEL
        "tdc_core.acam_config_rdbk_4[22]" BEL
        "tdc_core.acam_config_rdbk_4[23]" BEL
        "tdc_core.acam_config_rdbk_4[24]" BEL
        "tdc_core.acam_config_rdbk_4[25]" BEL
        "tdc_core.acam_config_rdbk_4[26]" BEL
        "tdc_core.acam_config_rdbk_4[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_4cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_4cst[31]" BEL
        "tdc_core.acam_config_rdbk_5[0]" BEL "tdc_core.acam_config_rdbk_5[1]"
        BEL "tdc_core.acam_config_rdbk_5[2]" BEL
        "tdc_core.acam_config_rdbk_5[3]" BEL "tdc_core.acam_config_rdbk_5[4]"
        BEL "tdc_core.acam_config_rdbk_5[5]" BEL
        "tdc_core.acam_config_rdbk_5[6]" BEL "tdc_core.acam_config_rdbk_5[7]"
        BEL "tdc_core.acam_config_rdbk_5[8]" BEL
        "tdc_core.acam_config_rdbk_5[9]" BEL "tdc_core.acam_config_rdbk_5[10]"
        BEL "tdc_core.acam_config_rdbk_5[11]" BEL
        "tdc_core.acam_config_rdbk_5[12]" BEL
        "tdc_core.acam_config_rdbk_5[13]" BEL
        "tdc_core.acam_config_rdbk_5[14]" BEL
        "tdc_core.acam_config_rdbk_5[15]" BEL
        "tdc_core.acam_config_rdbk_5[16]" BEL
        "tdc_core.acam_config_rdbk_5[17]" BEL
        "tdc_core.acam_config_rdbk_5[18]" BEL
        "tdc_core.acam_config_rdbk_5[19]" BEL
        "tdc_core.acam_config_rdbk_5[20]" BEL
        "tdc_core.acam_config_rdbk_5[21]" BEL
        "tdc_core.acam_config_rdbk_5[22]" BEL
        "tdc_core.acam_config_rdbk_5[23]" BEL
        "tdc_core.acam_config_rdbk_5[24]" BEL
        "tdc_core.acam_config_rdbk_5[25]" BEL
        "tdc_core.acam_config_rdbk_5[26]" BEL
        "tdc_core.acam_config_rdbk_5[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_5cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_5cst[31]" BEL
        "tdc_core.acam_config_rdbk_6[0]" BEL "tdc_core.acam_config_rdbk_6[1]"
        BEL "tdc_core.acam_config_rdbk_6[2]" BEL
        "tdc_core.acam_config_rdbk_6[3]" BEL "tdc_core.acam_config_rdbk_6[4]"
        BEL "tdc_core.acam_config_rdbk_6[5]" BEL
        "tdc_core.acam_config_rdbk_6[6]" BEL "tdc_core.acam_config_rdbk_6[7]"
        BEL "tdc_core.acam_config_rdbk_6[8]" BEL
        "tdc_core.acam_config_rdbk_6[9]" BEL "tdc_core.acam_config_rdbk_6[10]"
        BEL "tdc_core.acam_config_rdbk_6[11]" BEL
        "tdc_core.acam_config_rdbk_6[12]" BEL
        "tdc_core.acam_config_rdbk_6[13]" BEL
        "tdc_core.acam_config_rdbk_6[14]" BEL
        "tdc_core.acam_config_rdbk_6[15]" BEL
        "tdc_core.acam_config_rdbk_6[16]" BEL
        "tdc_core.acam_config_rdbk_6[17]" BEL
        "tdc_core.acam_config_rdbk_6[18]" BEL
        "tdc_core.acam_config_rdbk_6[19]" BEL
        "tdc_core.acam_config_rdbk_6[20]" BEL
        "tdc_core.acam_config_rdbk_6[21]" BEL
        "tdc_core.acam_config_rdbk_6[22]" BEL
        "tdc_core.acam_config_rdbk_6[23]" BEL
        "tdc_core.acam_config_rdbk_6[24]" BEL
        "tdc_core.acam_config_rdbk_6[25]" BEL
        "tdc_core.acam_config_rdbk_6[26]" BEL
        "tdc_core.acam_config_rdbk_6[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_6cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_6cst[31]" BEL
        "tdc_core.acam_config_rdbk_7[0]" BEL "tdc_core.acam_config_rdbk_7[1]"
        BEL "tdc_core.acam_config_rdbk_7[2]" BEL
        "tdc_core.acam_config_rdbk_7[3]" BEL "tdc_core.acam_config_rdbk_7[4]"
        BEL "tdc_core.acam_config_rdbk_7[5]" BEL
        "tdc_core.acam_config_rdbk_7[6]" BEL "tdc_core.acam_config_rdbk_7[7]"
        BEL "tdc_core.acam_config_rdbk_7[8]" BEL
        "tdc_core.acam_config_rdbk_7[9]" BEL "tdc_core.acam_config_rdbk_7[10]"
        BEL "tdc_core.acam_config_rdbk_7[11]" BEL
        "tdc_core.acam_config_rdbk_7[12]" BEL
        "tdc_core.acam_config_rdbk_7[13]" BEL
        "tdc_core.acam_config_rdbk_7[14]" BEL
        "tdc_core.acam_config_rdbk_7[15]" BEL
        "tdc_core.acam_config_rdbk_7[16]" BEL
        "tdc_core.acam_config_rdbk_7[17]" BEL
        "tdc_core.acam_config_rdbk_7[18]" BEL
        "tdc_core.acam_config_rdbk_7[19]" BEL
        "tdc_core.acam_config_rdbk_7[20]" BEL
        "tdc_core.acam_config_rdbk_7[21]" BEL
        "tdc_core.acam_config_rdbk_7[22]" BEL
        "tdc_core.acam_config_rdbk_7[23]" BEL
        "tdc_core.acam_config_rdbk_7[24]" BEL
        "tdc_core.acam_config_rdbk_7[25]" BEL
        "tdc_core.acam_config_rdbk_7[26]" BEL
        "tdc_core.acam_config_rdbk_7[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_7cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_7cst[31]" BEL
        "tdc_core.acam_config_rdbk_8[0]" BEL "tdc_core.acam_config_rdbk_8[1]"
        BEL "tdc_core.acam_config_rdbk_8[2]" BEL
        "tdc_core.acam_config_rdbk_8[3]" BEL "tdc_core.acam_config_rdbk_8[4]"
        BEL "tdc_core.acam_config_rdbk_8[5]" BEL
        "tdc_core.acam_config_rdbk_8[6]" BEL "tdc_core.acam_config_rdbk_8[7]"
        BEL "tdc_core.acam_config_rdbk_8[8]" BEL
        "tdc_core.acam_config_rdbk_8[9]" BEL "tdc_core.acam_config_rdbk_8[10]"
        BEL "tdc_core.acam_config_rdbk_8[11]" BEL
        "tdc_core.acam_config_rdbk_8[12]" BEL
        "tdc_core.acam_config_rdbk_8[13]" BEL
        "tdc_core.acam_config_rdbk_8[14]" BEL
        "tdc_core.acam_config_rdbk_8[15]" BEL
        "tdc_core.acam_config_rdbk_8[16]" BEL
        "tdc_core.acam_config_rdbk_8[17]" BEL
        "tdc_core.acam_config_rdbk_8[18]" BEL
        "tdc_core.acam_config_rdbk_8[19]" BEL
        "tdc_core.acam_config_rdbk_8[20]" BEL
        "tdc_core.acam_config_rdbk_8[21]" BEL
        "tdc_core.acam_config_rdbk_8[22]" BEL
        "tdc_core.acam_config_rdbk_8[23]" BEL
        "tdc_core.acam_config_rdbk_8[24]" BEL
        "tdc_core.acam_config_rdbk_8[25]" BEL
        "tdc_core.acam_config_rdbk_8[26]" BEL
        "tdc_core.acam_config_rdbk_8[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_8cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_8cst[31]" BEL
        "tdc_core.acam_config_rdbk_9[0]" BEL "tdc_core.acam_config_rdbk_9[1]"
        BEL "tdc_core.acam_config_rdbk_9[2]" BEL
        "tdc_core.acam_config_rdbk_9[3]" BEL "tdc_core.acam_config_rdbk_9[4]"
        BEL "tdc_core.acam_config_rdbk_9[5]" BEL
        "tdc_core.acam_config_rdbk_9[6]" BEL "tdc_core.acam_config_rdbk_9[7]"
        BEL "tdc_core.acam_config_rdbk_9[8]" BEL
        "tdc_core.acam_config_rdbk_9[9]" BEL "tdc_core.acam_config_rdbk_9[10]"
        BEL "tdc_core.acam_config_rdbk_9[11]" BEL
        "tdc_core.acam_config_rdbk_9[12]" BEL
        "tdc_core.acam_config_rdbk_9[13]" BEL
        "tdc_core.acam_config_rdbk_9[14]" BEL
        "tdc_core.acam_config_rdbk_9[15]" BEL
        "tdc_core.acam_config_rdbk_9[16]" BEL
        "tdc_core.acam_config_rdbk_9[17]" BEL
        "tdc_core.acam_config_rdbk_9[18]" BEL
        "tdc_core.acam_config_rdbk_9[19]" BEL
        "tdc_core.acam_config_rdbk_9[20]" BEL
        "tdc_core.acam_config_rdbk_9[21]" BEL
        "tdc_core.acam_config_rdbk_9[22]" BEL
        "tdc_core.acam_config_rdbk_9[23]" BEL
        "tdc_core.acam_config_rdbk_9[24]" BEL
        "tdc_core.acam_config_rdbk_9[25]" BEL
        "tdc_core.acam_config_rdbk_9[26]" BEL
        "tdc_core.acam_config_rdbk_9[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_9cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_9cst[31]" BEL
        "tdc_core.acam_config_rdbk_10[0]" BEL
        "tdc_core.acam_config_rdbk_10[1]" BEL
        "tdc_core.acam_config_rdbk_10[2]" BEL
        "tdc_core.acam_config_rdbk_10[3]" BEL
        "tdc_core.acam_config_rdbk_10[4]" BEL
        "tdc_core.acam_config_rdbk_10[5]" BEL
        "tdc_core.acam_config_rdbk_10[6]" BEL
        "tdc_core.acam_config_rdbk_10[7]" BEL
        "tdc_core.acam_config_rdbk_10[8]" BEL
        "tdc_core.acam_config_rdbk_10[9]" BEL
        "tdc_core.acam_config_rdbk_10[10]" BEL
        "tdc_core.acam_config_rdbk_10[11]" BEL
        "tdc_core.acam_config_rdbk_10[12]" BEL
        "tdc_core.acam_config_rdbk_10[13]" BEL
        "tdc_core.acam_config_rdbk_10[14]" BEL
        "tdc_core.acam_config_rdbk_10[15]" BEL
        "tdc_core.acam_config_rdbk_10[16]" BEL
        "tdc_core.acam_config_rdbk_10[17]" BEL
        "tdc_core.acam_config_rdbk_10[18]" BEL
        "tdc_core.acam_config_rdbk_10[19]" BEL
        "tdc_core.acam_config_rdbk_10[20]" BEL
        "tdc_core.acam_config_rdbk_10[21]" BEL
        "tdc_core.acam_config_rdbk_10[22]" BEL
        "tdc_core.acam_config_rdbk_10[23]" BEL
        "tdc_core.acam_config_rdbk_10[24]" BEL
        "tdc_core.acam_config_rdbk_10[25]" BEL
        "tdc_core.acam_config_rdbk_10[26]" BEL
        "tdc_core.acam_config_rdbk_10[27]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_10cst[30]" BEL
        "tdc_core.data_engine_block.acam_config_rdbk_10cst[31]" BEL
        "tdc_core.acam_ififo1_o[0]" BEL "tdc_core.acam_ififo1_o[1]" BEL
        "tdc_core.acam_ififo1_o[2]" BEL "tdc_core.acam_ififo1_o[3]" BEL
        "tdc_core.acam_ififo1_o[4]" BEL "tdc_core.acam_ififo1_o[5]" BEL
        "tdc_core.acam_ififo1_o[6]" BEL "tdc_core.acam_ififo1_o[7]" BEL
        "tdc_core.acam_ififo1_o[8]" BEL "tdc_core.acam_ififo1_o[9]" BEL
        "tdc_core.acam_ififo1_o[10]" BEL "tdc_core.acam_ififo1_o[11]" BEL
        "tdc_core.acam_ififo1_o[12]" BEL "tdc_core.acam_ififo1_o[13]" BEL
        "tdc_core.acam_ififo1_o[14]" BEL "tdc_core.acam_ififo1_o[15]" BEL
        "tdc_core.acam_ififo1_o[16]" BEL "tdc_core.acam_ififo1_o[17]" BEL
        "tdc_core.acam_ififo1_o[18]" BEL "tdc_core.acam_ififo1_o[19]" BEL
        "tdc_core.acam_ififo1_o[20]" BEL "tdc_core.acam_ififo1_o[21]" BEL
        "tdc_core.acam_ififo1_o[22]" BEL "tdc_core.acam_ififo1_o[23]" BEL
        "tdc_core.acam_ififo1_o[24]" BEL "tdc_core.acam_ififo1_o[25]" BEL
        "tdc_core.acam_ififo1_o[26]" BEL "tdc_core.acam_ififo1_o[27]" BEL
        "tdc_core.data_engine_block.acam_ififo1_ocst[30]" BEL
        "tdc_core.data_engine_block.acam_ififo1_ocst[31]" BEL
        "tdc_core.acam_ififo2_o[0]" BEL "tdc_core.acam_ififo2_o[1]" BEL
        "tdc_core.acam_ififo2_o[2]" BEL "tdc_core.acam_ififo2_o[3]" BEL
        "tdc_core.acam_ififo2_o[4]" BEL "tdc_core.acam_ififo2_o[5]" BEL
        "tdc_core.acam_ififo2_o[6]" BEL "tdc_core.acam_ififo2_o[7]" BEL
        "tdc_core.acam_ififo2_o[8]" BEL "tdc_core.acam_ififo2_o[9]" BEL
        "tdc_core.acam_ififo2_o[10]" BEL "tdc_core.acam_ififo2_o[11]" BEL
        "tdc_core.acam_ififo2_o[12]" BEL "tdc_core.acam_ififo2_o[13]" BEL
        "tdc_core.acam_ififo2_o[14]" BEL "tdc_core.acam_ififo2_o[15]" BEL
        "tdc_core.acam_ififo2_o[16]" BEL "tdc_core.acam_ififo2_o[17]" BEL
        "tdc_core.acam_ififo2_o[18]" BEL "tdc_core.acam_ififo2_o[19]" BEL
        "tdc_core.acam_ififo2_o[20]" BEL "tdc_core.acam_ififo2_o[21]" BEL
        "tdc_core.acam_ififo2_o[22]" BEL "tdc_core.acam_ififo2_o[23]" BEL
        "tdc_core.acam_ififo2_o[24]" BEL "tdc_core.acam_ififo2_o[25]" BEL
        "tdc_core.acam_ififo2_o[26]" BEL "tdc_core.acam_ififo2_o[27]" BEL
        "tdc_core.data_engine_block.acam_ififo2_ocst[30]" BEL
        "tdc_core.data_engine_block.acam_ififo2_ocst[31]" BEL
        "tdc_core.acam_start01_o[0]" BEL "tdc_core.acam_start01_o[1]" BEL
        "tdc_core.acam_start01_o[2]" BEL "tdc_core.acam_start01_o[3]" BEL
        "tdc_core.acam_start01_o[4]" BEL "tdc_core.acam_start01_o[5]" BEL
        "tdc_core.acam_start01_o[6]" BEL "tdc_core.acam_start01_o[7]" BEL
        "tdc_core.acam_start01_o[8]" BEL "tdc_core.acam_start01_o[9]" BEL
        "tdc_core.acam_start01_o[10]" BEL "tdc_core.acam_start01_o[11]" BEL
        "tdc_core.acam_start01_o[12]" BEL "tdc_core.acam_start01_o[13]" BEL
        "tdc_core.acam_start01_o[14]" BEL "tdc_core.acam_start01_o[15]" BEL
        "tdc_core.acam_start01_o[16]" BEL "tdc_core.acam_start01_o[17]" BEL
        "tdc_core.acam_start01_o[18]" BEL "tdc_core.acam_start01_o[19]" BEL
        "tdc_core.acam_start01_o[20]" BEL "tdc_core.acam_start01_o[21]" BEL
        "tdc_core.acam_start01_o[22]" BEL "tdc_core.acam_start01_o[23]" BEL
        "tdc_core.acam_start01_o[24]" BEL "tdc_core.acam_start01_o[25]" BEL
        "tdc_core.acam_start01_o[26]" BEL "tdc_core.acam_start01_o[27]" BEL
        "tdc_core.data_engine_block.acam_start01_ocst[30]" BEL
        "tdc_core.data_engine_block.acam_start01_ocst[31]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[0]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[1]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[2]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[3]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[4]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[5]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[6]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[7]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[8]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[9]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[10]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[11]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[12]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[13]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[14]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[15]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[16]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[17]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[18]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[19]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[20]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[21]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[22]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[23]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[24]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[25]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[26]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[27]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[28]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[29]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[30]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_offset[31]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[0]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[1]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[2]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[3]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[4]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[5]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[6]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[7]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[8]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[9]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[10]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[11]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[12]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[13]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[14]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[15]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[16]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[17]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[18]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[19]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[20]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[21]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[22]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[23]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[24]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[25]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[26]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[27]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[28]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[29]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[30]" BEL
        "tdc_core.start_retrigger_block.clk_i_cycles_offset[31]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[0]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[1]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[2]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[3]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[4]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[5]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[6]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[7]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[8]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[9]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[10]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[11]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[12]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[13]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[14]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[15]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[16]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[17]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[18]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[19]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[20]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[21]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[22]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[23]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[24]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[25]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[26]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[27]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[28]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[29]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[30]" BEL
        "tdc_core.reg_control_block.gnum_csr_dat_o[31]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[0]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[1]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[2]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[3]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[4]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[5]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[6]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[7]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[8]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[9]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[10]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[11]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[12]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[13]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[14]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[15]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[16]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[17]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[18]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[19]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[20]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[21]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[22]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[23]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[24]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[25]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[26]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[27]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[28]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[29]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[30]" BEL
        "tdc_core.reg_control_block.irq_tstamp_threshold[31]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[0]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[1]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[2]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[3]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[4]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[5]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[6]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[7]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[8]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[9]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[10]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[11]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[12]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[13]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[14]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[15]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[16]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[17]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[18]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[19]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[20]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[21]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[22]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[23]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[24]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[25]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[26]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[27]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[28]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[29]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[30]" BEL
        "tdc_core.reg_control_block.irq_time_threshold[31]" BEL
        "tdc_core.reg_control_block.starting_utc[0]" BEL
        "tdc_core.reg_control_block.starting_utc[1]" BEL
        "tdc_core.reg_control_block.starting_utc[2]" BEL
        "tdc_core.reg_control_block.starting_utc[3]" BEL
        "tdc_core.reg_control_block.starting_utc[4]" BEL
        "tdc_core.reg_control_block.starting_utc[5]" BEL
        "tdc_core.reg_control_block.starting_utc[6]" BEL
        "tdc_core.reg_control_block.starting_utc[7]" BEL
        "tdc_core.reg_control_block.starting_utc[8]" BEL
        "tdc_core.reg_control_block.starting_utc[9]" BEL
        "tdc_core.reg_control_block.starting_utc[10]" BEL
        "tdc_core.reg_control_block.starting_utc[11]" BEL
        "tdc_core.reg_control_block.starting_utc[12]" BEL
        "tdc_core.reg_control_block.starting_utc[13]" BEL
        "tdc_core.reg_control_block.starting_utc[14]" BEL
        "tdc_core.reg_control_block.starting_utc[15]" BEL
        "tdc_core.reg_control_block.starting_utc[16]" BEL
        "tdc_core.reg_control_block.starting_utc[17]" BEL
        "tdc_core.reg_control_block.starting_utc[18]" BEL
        "tdc_core.reg_control_block.starting_utc[19]" BEL
        "tdc_core.reg_control_block.starting_utc[20]" BEL
        "tdc_core.reg_control_block.starting_utc[21]" BEL
        "tdc_core.reg_control_block.starting_utc[22]" BEL
        "tdc_core.reg_control_block.starting_utc[23]" BEL
        "tdc_core.reg_control_block.starting_utc[24]" BEL
        "tdc_core.reg_control_block.starting_utc[25]" BEL
        "tdc_core.reg_control_block.starting_utc[26]" BEL
        "tdc_core.reg_control_block.starting_utc[27]" BEL
        "tdc_core.reg_control_block.starting_utc[28]" BEL
        "tdc_core.reg_control_block.starting_utc[29]" BEL
        "tdc_core.reg_control_block.starting_utc[30]" BEL
        "tdc_core.reg_control_block.starting_utc[31]" BEL
        "tdc_core.reg_control_block.start_phase[0]" BEL
        "tdc_core.reg_control_block.start_phase[1]" BEL
        "tdc_core.reg_control_block.start_phase[2]" BEL
        "tdc_core.reg_control_block.start_phase[3]" BEL
        "tdc_core.reg_control_block.start_phase[4]" BEL
        "tdc_core.reg_control_block.start_phase[5]" BEL
        "tdc_core.reg_control_block.start_phase[6]" BEL
        "tdc_core.reg_control_block.start_phase[7]" BEL
        "tdc_core.reg_control_block.start_phase[8]" BEL
        "tdc_core.reg_control_block.start_phase[9]" BEL
        "tdc_core.reg_control_block.start_phase[10]" BEL
        "tdc_core.reg_control_block.start_phase[11]" BEL
        "tdc_core.reg_control_block.start_phase[12]" BEL
        "tdc_core.reg_control_block.start_phase[13]" BEL
        "tdc_core.reg_control_block.start_phase[14]" BEL
        "tdc_core.reg_control_block.start_phase[15]" BEL
        "tdc_core.reg_control_block.start_phase[16]" BEL
        "tdc_core.reg_control_block.start_phase[17]" BEL
        "tdc_core.reg_control_block.start_phase[18]" BEL
        "tdc_core.reg_control_block.start_phase[19]" BEL
        "tdc_core.reg_control_block.start_phase[20]" BEL
        "tdc_core.reg_control_block.start_phase[21]" BEL
        "tdc_core.reg_control_block.start_phase[22]" BEL
        "tdc_core.reg_control_block.start_phase[23]" BEL
        "tdc_core.reg_control_block.start_phase[24]" BEL
        "tdc_core.reg_control_block.start_phase[25]" BEL
        "tdc_core.reg_control_block.start_phase[26]" BEL
        "tdc_core.reg_control_block.start_phase[27]" BEL
        "tdc_core.reg_control_block.start_phase[28]" BEL
        "tdc_core.reg_control_block.start_phase[29]" BEL
        "tdc_core.reg_control_block.start_phase[30]" BEL
        "tdc_core.reg_control_block.start_phase[31]" BEL
        "tdc_core.reg_control_block.one_hz_phase[0]" BEL
        "tdc_core.reg_control_block.one_hz_phase[1]" BEL
        "tdc_core.reg_control_block.one_hz_phase[2]" BEL
        "tdc_core.reg_control_block.one_hz_phase[3]" BEL
        "tdc_core.reg_control_block.one_hz_phase[4]" BEL
        "tdc_core.reg_control_block.one_hz_phase[5]" BEL
        "tdc_core.reg_control_block.one_hz_phase[6]" BEL
        "tdc_core.reg_control_block.one_hz_phase[7]" BEL
        "tdc_core.reg_control_block.one_hz_phase[8]" BEL
        "tdc_core.reg_control_block.one_hz_phase[9]" BEL
        "tdc_core.reg_control_block.one_hz_phase[10]" BEL
        "tdc_core.reg_control_block.one_hz_phase[11]" BEL
        "tdc_core.reg_control_block.one_hz_phase[12]" BEL
        "tdc_core.reg_control_block.one_hz_phase[13]" BEL
        "tdc_core.reg_control_block.one_hz_phase[14]" BEL
        "tdc_core.reg_control_block.one_hz_phase[15]" BEL
        "tdc_core.reg_control_block.one_hz_phase[16]" BEL
        "tdc_core.reg_control_block.one_hz_phase[17]" BEL
        "tdc_core.reg_control_block.one_hz_phase[18]" BEL
        "tdc_core.reg_control_block.one_hz_phase[19]" BEL
        "tdc_core.reg_control_block.one_hz_phase[20]" BEL
        "tdc_core.reg_control_block.one_hz_phase[21]" BEL
        "tdc_core.reg_control_block.one_hz_phase[22]" BEL
        "tdc_core.reg_control_block.one_hz_phase[23]" BEL
        "tdc_core.reg_control_block.one_hz_phase[24]" BEL
        "tdc_core.reg_control_block.one_hz_phase[25]" BEL
        "tdc_core.reg_control_block.one_hz_phase[26]" BEL
        "tdc_core.reg_control_block.one_hz_phase[27]" BEL
        "tdc_core.reg_control_block.one_hz_phase[28]" BEL
        "tdc_core.reg_control_block.one_hz_phase[29]" BEL
        "tdc_core.reg_control_block.one_hz_phase[30]" BEL
        "tdc_core.reg_control_block.one_hz_phase[31]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[0]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[1]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[2]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[3]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[4]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[5]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[6]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[7]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[8]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[9]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[10]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[11]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[12]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[13]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[14]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[15]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[16]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[17]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[18]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[19]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[20]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[21]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[22]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[23]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[24]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[25]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[26]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[27]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[28]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[29]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[30]" BEL
        "tdc_core.reg_control_block.acam_inputs_en[31]" BEL
        "tdc_core.reg_control_block.dac_word[0]" BEL
        "tdc_core.reg_control_block.dac_word[1]" BEL
        "tdc_core.reg_control_block.dac_word[2]" BEL
        "tdc_core.reg_control_block.dac_word[3]" BEL
        "tdc_core.reg_control_block.dac_word[4]" BEL
        "tdc_core.reg_control_block.dac_word[5]" BEL
        "tdc_core.reg_control_block.dac_word[6]" BEL
        "tdc_core.reg_control_block.dac_word[7]" BEL
        "tdc_core.reg_control_block.dac_word[8]" BEL
        "tdc_core.reg_control_block.dac_word[9]" BEL
        "tdc_core.reg_control_block.dac_word[10]" BEL
        "tdc_core.reg_control_block.dac_word[11]" BEL
        "tdc_core.reg_control_block.dac_word[12]" BEL
        "tdc_core.reg_control_block.dac_word[13]" BEL
        "tdc_core.reg_control_block.dac_word[14]" BEL
        "tdc_core.reg_control_block.dac_word[15]" BEL
        "tdc_core.reg_control_block.dac_word[16]" BEL
        "tdc_core.reg_control_block.dac_word[17]" BEL
        "tdc_core.reg_control_block.dac_word[18]" BEL
        "tdc_core.reg_control_block.dac_word[19]" BEL
        "tdc_core.reg_control_block.dac_word[20]" BEL
        "tdc_core.reg_control_block.dac_word[21]" BEL
        "tdc_core.reg_control_block.dac_word[22]" BEL
        "tdc_core.reg_control_block.dac_word[23]" BEL
        "tdc_core.reg_control_block.acam_config_10[0]" BEL
        "tdc_core.reg_control_block.acam_config_10[1]" BEL
        "tdc_core.reg_control_block.acam_config_10[2]" BEL
        "tdc_core.reg_control_block.acam_config_10[3]" BEL
        "tdc_core.reg_control_block.acam_config_10[4]" BEL
        "tdc_core.reg_control_block.acam_config_10[5]" BEL
        "tdc_core.reg_control_block.acam_config_10[6]" BEL
        "tdc_core.reg_control_block.acam_config_10[7]" BEL
        "tdc_core.reg_control_block.acam_config_10[8]" BEL
        "tdc_core.reg_control_block.acam_config_10[9]" BEL
        "tdc_core.reg_control_block.acam_config_10[10]" BEL
        "tdc_core.reg_control_block.acam_config_10[11]" BEL
        "tdc_core.reg_control_block.acam_config_10[12]" BEL
        "tdc_core.reg_control_block.acam_config_10[13]" BEL
        "tdc_core.reg_control_block.acam_config_10[14]" BEL
        "tdc_core.reg_control_block.acam_config_10[15]" BEL
        "tdc_core.reg_control_block.acam_config_10[16]" BEL
        "tdc_core.reg_control_block.acam_config_10[17]" BEL
        "tdc_core.reg_control_block.acam_config_10[18]" BEL
        "tdc_core.reg_control_block.acam_config_10[19]" BEL
        "tdc_core.reg_control_block.acam_config_10[20]" BEL
        "tdc_core.reg_control_block.acam_config_10[21]" BEL
        "tdc_core.reg_control_block.acam_config_10[22]" BEL
        "tdc_core.reg_control_block.acam_config_10[23]" BEL
        "tdc_core.reg_control_block.acam_config_10[24]" BEL
        "tdc_core.reg_control_block.acam_config_10[25]" BEL
        "tdc_core.reg_control_block.acam_config_10[26]" BEL
        "tdc_core.reg_control_block.acam_config_10[27]" BEL
        "tdc_core.reg_control_block.acam_config_10[28]" BEL
        "tdc_core.reg_control_block.acam_config_10[29]" BEL
        "tdc_core.reg_control_block.acam_config_10[30]" BEL
        "tdc_core.reg_control_block.acam_config_10[31]" BEL
        "tdc_core.reg_control_block.acam_config_9[0]" BEL
        "tdc_core.reg_control_block.acam_config_9[1]" BEL
        "tdc_core.reg_control_block.acam_config_9[2]" BEL
        "tdc_core.reg_control_block.acam_config_9[3]" BEL
        "tdc_core.reg_control_block.acam_config_9[4]" BEL
        "tdc_core.reg_control_block.acam_config_9[5]" BEL
        "tdc_core.reg_control_block.acam_config_9[6]" BEL
        "tdc_core.reg_control_block.acam_config_9[7]" BEL
        "tdc_core.reg_control_block.acam_config_9[8]" BEL
        "tdc_core.reg_control_block.acam_config_9[9]" BEL
        "tdc_core.reg_control_block.acam_config_9[10]" BEL
        "tdc_core.reg_control_block.acam_config_9[11]" BEL
        "tdc_core.reg_control_block.acam_config_9[12]" BEL
        "tdc_core.reg_control_block.acam_config_9[13]" BEL
        "tdc_core.reg_control_block.acam_config_9[14]" BEL
        "tdc_core.reg_control_block.acam_config_9[15]" BEL
        "tdc_core.reg_control_block.acam_config_9[16]" BEL
        "tdc_core.reg_control_block.acam_config_9[17]" BEL
        "tdc_core.reg_control_block.acam_config_9[18]" BEL
        "tdc_core.reg_control_block.acam_config_9[19]" BEL
        "tdc_core.reg_control_block.acam_config_9[20]" BEL
        "tdc_core.reg_control_block.acam_config_9[21]" BEL
        "tdc_core.reg_control_block.acam_config_9[22]" BEL
        "tdc_core.reg_control_block.acam_config_9[23]" BEL
        "tdc_core.reg_control_block.acam_config_9[24]" BEL
        "tdc_core.reg_control_block.acam_config_9[25]" BEL
        "tdc_core.reg_control_block.acam_config_9[26]" BEL
        "tdc_core.reg_control_block.acam_config_9[27]" BEL
        "tdc_core.reg_control_block.acam_config_9[28]" BEL
        "tdc_core.reg_control_block.acam_config_9[29]" BEL
        "tdc_core.reg_control_block.acam_config_9[30]" BEL
        "tdc_core.reg_control_block.acam_config_9[31]" BEL
        "tdc_core.reg_control_block.acam_config_8[0]" BEL
        "tdc_core.reg_control_block.acam_config_8[1]" BEL
        "tdc_core.reg_control_block.acam_config_8[2]" BEL
        "tdc_core.reg_control_block.acam_config_8[3]" BEL
        "tdc_core.reg_control_block.acam_config_8[4]" BEL
        "tdc_core.reg_control_block.acam_config_8[5]" BEL
        "tdc_core.reg_control_block.acam_config_8[6]" BEL
        "tdc_core.reg_control_block.acam_config_8[7]" BEL
        "tdc_core.reg_control_block.acam_config_8[8]" BEL
        "tdc_core.reg_control_block.acam_config_8[9]" BEL
        "tdc_core.reg_control_block.acam_config_8[10]" BEL
        "tdc_core.reg_control_block.acam_config_8[11]" BEL
        "tdc_core.reg_control_block.acam_config_8[12]" BEL
        "tdc_core.reg_control_block.acam_config_8[13]" BEL
        "tdc_core.reg_control_block.acam_config_8[14]" BEL
        "tdc_core.reg_control_block.acam_config_8[15]" BEL
        "tdc_core.reg_control_block.acam_config_8[16]" BEL
        "tdc_core.reg_control_block.acam_config_8[17]" BEL
        "tdc_core.reg_control_block.acam_config_8[18]" BEL
        "tdc_core.reg_control_block.acam_config_8[19]" BEL
        "tdc_core.reg_control_block.acam_config_8[20]" BEL
        "tdc_core.reg_control_block.acam_config_8[21]" BEL
        "tdc_core.reg_control_block.acam_config_8[22]" BEL
        "tdc_core.reg_control_block.acam_config_8[23]" BEL
        "tdc_core.reg_control_block.acam_config_8[24]" BEL
        "tdc_core.reg_control_block.acam_config_8[25]" BEL
        "tdc_core.reg_control_block.acam_config_8[26]" BEL
        "tdc_core.reg_control_block.acam_config_8[27]" BEL
        "tdc_core.reg_control_block.acam_config_8[28]" BEL
        "tdc_core.reg_control_block.acam_config_8[29]" BEL
        "tdc_core.reg_control_block.acam_config_8[30]" BEL
        "tdc_core.reg_control_block.acam_config_8[31]" BEL
        "tdc_core.reg_control_block.acam_config_7[0]" BEL
        "tdc_core.reg_control_block.acam_config_7[1]" BEL
        "tdc_core.reg_control_block.acam_config_7[2]" BEL
        "tdc_core.reg_control_block.acam_config_7[3]" BEL
        "tdc_core.reg_control_block.acam_config_7[4]" BEL
        "tdc_core.reg_control_block.acam_config_7[5]" BEL
        "tdc_core.reg_control_block.acam_config_7[6]" BEL
        "tdc_core.reg_control_block.acam_config_7[7]" BEL
        "tdc_core.reg_control_block.acam_config_7[8]" BEL
        "tdc_core.reg_control_block.acam_config_7[9]" BEL
        "tdc_core.reg_control_block.acam_config_7[10]" BEL
        "tdc_core.reg_control_block.acam_config_7[11]" BEL
        "tdc_core.reg_control_block.acam_config_7[12]" BEL
        "tdc_core.reg_control_block.acam_config_7[13]" BEL
        "tdc_core.reg_control_block.acam_config_7[14]" BEL
        "tdc_core.reg_control_block.acam_config_7[15]" BEL
        "tdc_core.reg_control_block.acam_config_7[16]" BEL
        "tdc_core.reg_control_block.acam_config_7[17]" BEL
        "tdc_core.reg_control_block.acam_config_7[18]" BEL
        "tdc_core.reg_control_block.acam_config_7[19]" BEL
        "tdc_core.reg_control_block.acam_config_7[20]" BEL
        "tdc_core.reg_control_block.acam_config_7[21]" BEL
        "tdc_core.reg_control_block.acam_config_7[22]" BEL
        "tdc_core.reg_control_block.acam_config_7[23]" BEL
        "tdc_core.reg_control_block.acam_config_7[24]" BEL
        "tdc_core.reg_control_block.acam_config_7[25]" BEL
        "tdc_core.reg_control_block.acam_config_7[26]" BEL
        "tdc_core.reg_control_block.acam_config_7[27]" BEL
        "tdc_core.reg_control_block.acam_config_7[28]" BEL
        "tdc_core.reg_control_block.acam_config_7[29]" BEL
        "tdc_core.reg_control_block.acam_config_7[30]" BEL
        "tdc_core.reg_control_block.acam_config_7[31]" BEL
        "tdc_core.reg_control_block.acam_config_6[0]" BEL
        "tdc_core.reg_control_block.acam_config_6[1]" BEL
        "tdc_core.reg_control_block.acam_config_6[2]" BEL
        "tdc_core.reg_control_block.acam_config_6[3]" BEL
        "tdc_core.reg_control_block.acam_config_6[4]" BEL
        "tdc_core.reg_control_block.acam_config_6[5]" BEL
        "tdc_core.reg_control_block.acam_config_6[6]" BEL
        "tdc_core.reg_control_block.acam_config_6[7]" BEL
        "tdc_core.reg_control_block.acam_config_6[8]" BEL
        "tdc_core.reg_control_block.acam_config_6[9]" BEL
        "tdc_core.reg_control_block.acam_config_6[10]" BEL
        "tdc_core.reg_control_block.acam_config_6[11]" BEL
        "tdc_core.reg_control_block.acam_config_6[12]" BEL
        "tdc_core.reg_control_block.acam_config_6[13]" BEL
        "tdc_core.reg_control_block.acam_config_6[14]" BEL
        "tdc_core.reg_control_block.acam_config_6[15]" BEL
        "tdc_core.reg_control_block.acam_config_6[16]" BEL
        "tdc_core.reg_control_block.acam_config_6[17]" BEL
        "tdc_core.reg_control_block.acam_config_6[18]" BEL
        "tdc_core.reg_control_block.acam_config_6[19]" BEL
        "tdc_core.reg_control_block.acam_config_6[20]" BEL
        "tdc_core.reg_control_block.acam_config_6[21]" BEL
        "tdc_core.reg_control_block.acam_config_6[22]" BEL
        "tdc_core.reg_control_block.acam_config_6[23]" BEL
        "tdc_core.reg_control_block.acam_config_6[24]" BEL
        "tdc_core.reg_control_block.acam_config_6[25]" BEL
        "tdc_core.reg_control_block.acam_config_6[26]" BEL
        "tdc_core.reg_control_block.acam_config_6[27]" BEL
        "tdc_core.reg_control_block.acam_config_6[28]" BEL
        "tdc_core.reg_control_block.acam_config_6[29]" BEL
        "tdc_core.reg_control_block.acam_config_6[30]" BEL
        "tdc_core.reg_control_block.acam_config_6[31]" BEL
        "tdc_core.reg_control_block.acam_config_5[0]" BEL
        "tdc_core.reg_control_block.acam_config_5[1]" BEL
        "tdc_core.reg_control_block.acam_config_5[2]" BEL
        "tdc_core.reg_control_block.acam_config_5[3]" BEL
        "tdc_core.reg_control_block.acam_config_5[4]" BEL
        "tdc_core.reg_control_block.acam_config_5[5]" BEL
        "tdc_core.reg_control_block.acam_config_5[6]" BEL
        "tdc_core.reg_control_block.acam_config_5[7]" BEL
        "tdc_core.reg_control_block.acam_config_5[8]" BEL
        "tdc_core.reg_control_block.acam_config_5[9]" BEL
        "tdc_core.reg_control_block.acam_config_5[10]" BEL
        "tdc_core.reg_control_block.acam_config_5[11]" BEL
        "tdc_core.reg_control_block.acam_config_5[12]" BEL
        "tdc_core.reg_control_block.acam_config_5[13]" BEL
        "tdc_core.reg_control_block.acam_config_5[14]" BEL
        "tdc_core.reg_control_block.acam_config_5[15]" BEL
        "tdc_core.reg_control_block.acam_config_5[16]" BEL
        "tdc_core.reg_control_block.acam_config_5[17]" BEL
        "tdc_core.reg_control_block.acam_config_5[18]" BEL
        "tdc_core.reg_control_block.acam_config_5[19]" BEL
        "tdc_core.reg_control_block.acam_config_5[20]" BEL
        "tdc_core.reg_control_block.acam_config_5[21]" BEL
        "tdc_core.reg_control_block.acam_config_5[22]" BEL
        "tdc_core.reg_control_block.acam_config_5[23]" BEL
        "tdc_core.reg_control_block.acam_config_5[24]" BEL
        "tdc_core.reg_control_block.acam_config_5[25]" BEL
        "tdc_core.reg_control_block.acam_config_5[26]" BEL
        "tdc_core.reg_control_block.acam_config_5[27]" BEL
        "tdc_core.reg_control_block.acam_config_5[28]" BEL
        "tdc_core.reg_control_block.acam_config_5[29]" BEL
        "tdc_core.reg_control_block.acam_config_5[30]" BEL
        "tdc_core.reg_control_block.acam_config_5[31]" BEL
        "tdc_core.reg_control_block.acam_config_4[0]" BEL
        "tdc_core.reg_control_block.acam_config_4[1]" BEL
        "tdc_core.reg_control_block.acam_config_4[2]" BEL
        "tdc_core.reg_control_block.acam_config_4[3]" BEL
        "tdc_core.reg_control_block.acam_config_4[4]" BEL
        "tdc_core.reg_control_block.acam_config_4[5]" BEL
        "tdc_core.reg_control_block.acam_config_4[6]" BEL
        "tdc_core.reg_control_block.acam_config_4[7]" BEL
        "tdc_core.reg_control_block.acam_config_4[8]" BEL
        "tdc_core.reg_control_block.acam_config_4[9]" BEL
        "tdc_core.reg_control_block.acam_config_4[10]" BEL
        "tdc_core.reg_control_block.acam_config_4[11]" BEL
        "tdc_core.reg_control_block.acam_config_4[12]" BEL
        "tdc_core.reg_control_block.acam_config_4[13]" BEL
        "tdc_core.reg_control_block.acam_config_4[14]" BEL
        "tdc_core.reg_control_block.acam_config_4[15]" BEL
        "tdc_core.reg_control_block.acam_config_4[16]" BEL
        "tdc_core.reg_control_block.acam_config_4[17]" BEL
        "tdc_core.reg_control_block.acam_config_4[18]" BEL
        "tdc_core.reg_control_block.acam_config_4[19]" BEL
        "tdc_core.reg_control_block.acam_config_4[20]" BEL
        "tdc_core.reg_control_block.acam_config_4[21]" BEL
        "tdc_core.reg_control_block.acam_config_4[22]" BEL
        "tdc_core.reg_control_block.acam_config_4[23]" BEL
        "tdc_core.reg_control_block.acam_config_4[24]" BEL
        "tdc_core.reg_control_block.acam_config_4[25]" BEL
        "tdc_core.reg_control_block.acam_config_4[26]" BEL
        "tdc_core.reg_control_block.acam_config_4[27]" BEL
        "tdc_core.reg_control_block.acam_config_4[28]" BEL
        "tdc_core.reg_control_block.acam_config_4[29]" BEL
        "tdc_core.reg_control_block.acam_config_4[30]" BEL
        "tdc_core.reg_control_block.acam_config_4[31]" BEL
        "tdc_core.reg_control_block.acam_config_3[0]" BEL
        "tdc_core.reg_control_block.acam_config_3[1]" BEL
        "tdc_core.reg_control_block.acam_config_3[2]" BEL
        "tdc_core.reg_control_block.acam_config_3[3]" BEL
        "tdc_core.reg_control_block.acam_config_3[4]" BEL
        "tdc_core.reg_control_block.acam_config_3[5]" BEL
        "tdc_core.reg_control_block.acam_config_3[6]" BEL
        "tdc_core.reg_control_block.acam_config_3[7]" BEL
        "tdc_core.reg_control_block.acam_config_3[8]" BEL
        "tdc_core.reg_control_block.acam_config_3[9]" BEL
        "tdc_core.reg_control_block.acam_config_3[10]" BEL
        "tdc_core.reg_control_block.acam_config_3[11]" BEL
        "tdc_core.reg_control_block.acam_config_3[12]" BEL
        "tdc_core.reg_control_block.acam_config_3[13]" BEL
        "tdc_core.reg_control_block.acam_config_3[14]" BEL
        "tdc_core.reg_control_block.acam_config_3[15]" BEL
        "tdc_core.reg_control_block.acam_config_3[16]" BEL
        "tdc_core.reg_control_block.acam_config_3[17]" BEL
        "tdc_core.reg_control_block.acam_config_3[18]" BEL
        "tdc_core.reg_control_block.acam_config_3[19]" BEL
        "tdc_core.reg_control_block.acam_config_3[20]" BEL
        "tdc_core.reg_control_block.acam_config_3[21]" BEL
        "tdc_core.reg_control_block.acam_config_3[22]" BEL
        "tdc_core.reg_control_block.acam_config_3[23]" BEL
        "tdc_core.reg_control_block.acam_config_3[24]" BEL
        "tdc_core.reg_control_block.acam_config_3[25]" BEL
        "tdc_core.reg_control_block.acam_config_3[26]" BEL
        "tdc_core.reg_control_block.acam_config_3[27]" BEL
        "tdc_core.reg_control_block.acam_config_3[28]" BEL
        "tdc_core.reg_control_block.acam_config_3[29]" BEL
        "tdc_core.reg_control_block.acam_config_3[30]" BEL
        "tdc_core.reg_control_block.acam_config_3[31]" BEL
        "tdc_core.reg_control_block.acam_config_2[0]" BEL
        "tdc_core.reg_control_block.acam_config_2[1]" BEL
        "tdc_core.reg_control_block.acam_config_2[2]" BEL
        "tdc_core.reg_control_block.acam_config_2[3]" BEL
        "tdc_core.reg_control_block.acam_config_2[4]" BEL
        "tdc_core.reg_control_block.acam_config_2[5]" BEL
        "tdc_core.reg_control_block.acam_config_2[6]" BEL
        "tdc_core.reg_control_block.acam_config_2[7]" BEL
        "tdc_core.reg_control_block.acam_config_2[8]" BEL
        "tdc_core.reg_control_block.acam_config_2[9]" BEL
        "tdc_core.reg_control_block.acam_config_2[10]" BEL
        "tdc_core.reg_control_block.acam_config_2[11]" BEL
        "tdc_core.reg_control_block.acam_config_2[12]" BEL
        "tdc_core.reg_control_block.acam_config_2[13]" BEL
        "tdc_core.reg_control_block.acam_config_2[14]" BEL
        "tdc_core.reg_control_block.acam_config_2[15]" BEL
        "tdc_core.reg_control_block.acam_config_2[16]" BEL
        "tdc_core.reg_control_block.acam_config_2[17]" BEL
        "tdc_core.reg_control_block.acam_config_2[18]" BEL
        "tdc_core.reg_control_block.acam_config_2[19]" BEL
        "tdc_core.reg_control_block.acam_config_2[20]" BEL
        "tdc_core.reg_control_block.acam_config_2[21]" BEL
        "tdc_core.reg_control_block.acam_config_2[22]" BEL
        "tdc_core.reg_control_block.acam_config_2[23]" BEL
        "tdc_core.reg_control_block.acam_config_2[24]" BEL
        "tdc_core.reg_control_block.acam_config_2[25]" BEL
        "tdc_core.reg_control_block.acam_config_2[26]" BEL
        "tdc_core.reg_control_block.acam_config_2[27]" BEL
        "tdc_core.reg_control_block.acam_config_2[28]" BEL
        "tdc_core.reg_control_block.acam_config_2[29]" BEL
        "tdc_core.reg_control_block.acam_config_2[30]" BEL
        "tdc_core.reg_control_block.acam_config_2[31]" BEL
        "tdc_core.reg_control_block.acam_config_1[0]" BEL
        "tdc_core.reg_control_block.acam_config_1[1]" BEL
        "tdc_core.reg_control_block.acam_config_1[2]" BEL
        "tdc_core.reg_control_block.acam_config_1[3]" BEL
        "tdc_core.reg_control_block.acam_config_1[4]" BEL
        "tdc_core.reg_control_block.acam_config_1[5]" BEL
        "tdc_core.reg_control_block.acam_config_1[6]" BEL
        "tdc_core.reg_control_block.acam_config_1[7]" BEL
        "tdc_core.reg_control_block.acam_config_1[8]" BEL
        "tdc_core.reg_control_block.acam_config_1[9]" BEL
        "tdc_core.reg_control_block.acam_config_1[10]" BEL
        "tdc_core.reg_control_block.acam_config_1[11]" BEL
        "tdc_core.reg_control_block.acam_config_1[12]" BEL
        "tdc_core.reg_control_block.acam_config_1[13]" BEL
        "tdc_core.reg_control_block.acam_config_1[14]" BEL
        "tdc_core.reg_control_block.acam_config_1[15]" BEL
        "tdc_core.reg_control_block.acam_config_1[16]" BEL
        "tdc_core.reg_control_block.acam_config_1[17]" BEL
        "tdc_core.reg_control_block.acam_config_1[18]" BEL
        "tdc_core.reg_control_block.acam_config_1[19]" BEL
        "tdc_core.reg_control_block.acam_config_1[20]" BEL
        "tdc_core.reg_control_block.acam_config_1[21]" BEL
        "tdc_core.reg_control_block.acam_config_1[22]" BEL
        "tdc_core.reg_control_block.acam_config_1[23]" BEL
        "tdc_core.reg_control_block.acam_config_1[24]" BEL
        "tdc_core.reg_control_block.acam_config_1[25]" BEL
        "tdc_core.reg_control_block.acam_config_1[26]" BEL
        "tdc_core.reg_control_block.acam_config_1[27]" BEL
        "tdc_core.reg_control_block.acam_config_1[28]" BEL
        "tdc_core.reg_control_block.acam_config_1[29]" BEL
        "tdc_core.reg_control_block.acam_config_1[30]" BEL
        "tdc_core.reg_control_block.acam_config_1[31]" BEL
        "tdc_core.reg_control_block.acam_config_0[0]" BEL
        "tdc_core.reg_control_block.acam_config_0[1]" BEL
        "tdc_core.reg_control_block.acam_config_0[2]" BEL
        "tdc_core.reg_control_block.acam_config_0[3]" BEL
        "tdc_core.reg_control_block.acam_config_0[4]" BEL
        "tdc_core.reg_control_block.acam_config_0[5]" BEL
        "tdc_core.reg_control_block.acam_config_0[6]" BEL
        "tdc_core.reg_control_block.acam_config_0[7]" BEL
        "tdc_core.reg_control_block.acam_config_0[8]" BEL
        "tdc_core.reg_control_block.acam_config_0[9]" BEL
        "tdc_core.reg_control_block.acam_config_0[10]" BEL
        "tdc_core.reg_control_block.acam_config_0[11]" BEL
        "tdc_core.reg_control_block.acam_config_0[12]" BEL
        "tdc_core.reg_control_block.acam_config_0[13]" BEL
        "tdc_core.reg_control_block.acam_config_0[14]" BEL
        "tdc_core.reg_control_block.acam_config_0[15]" BEL
        "tdc_core.reg_control_block.acam_config_0[16]" BEL
        "tdc_core.reg_control_block.acam_config_0[17]" BEL
        "tdc_core.reg_control_block.acam_config_0[18]" BEL
        "tdc_core.reg_control_block.acam_config_0[19]" BEL
        "tdc_core.reg_control_block.acam_config_0[20]" BEL
        "tdc_core.reg_control_block.acam_config_0[21]" BEL
        "tdc_core.reg_control_block.acam_config_0[22]" BEL
        "tdc_core.reg_control_block.acam_config_0[23]" BEL
        "tdc_core.reg_control_block.acam_config_0[24]" BEL
        "tdc_core.reg_control_block.acam_config_0[25]" BEL
        "tdc_core.reg_control_block.acam_config_0[26]" BEL
        "tdc_core.reg_control_block.acam_config_0[27]" BEL
        "tdc_core.reg_control_block.acam_config_0[28]" BEL
        "tdc_core.reg_control_block.acam_config_0[29]" BEL
        "tdc_core.reg_control_block.acam_config_0[30]" BEL
        "tdc_core.reg_control_block.acam_config_0[31]" BEL
        "tdc_core.reg_control_block.gnum_csr_ack_o" BEL
        "tdc_core.data_formatting_block.tstamp_wr_we" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[9]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[13]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[14]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[15]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[29]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[30]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[31]" BEL
        "cmp_sdb_crossbar.crossbar.matrix_old[0]" BEL
        "cmp_sdb_crossbar.crossbar.matrix_old[1]" BEL
        "cmp_sdb_crossbar.crossbar.matrix_old[2]" BEL
        "cmp_sdb_crossbar.crossbar.matrix_old[3]" BEL
        "cmp_sdb_crossbar.crossbar.matrix_old[5]" BEL
        "cmp_sdb_crossbar.crossbar.matrix_old[6]" BEL
        "cmp_sdb_crossbar.crossbar.matrix_old[7]" BEL
        "cmp_sdb_crossbar.crossbar.matrix_old[8]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[0]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[1]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[2]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[3]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[4]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[5]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[6]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[7]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[8]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[9]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[10]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[11]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[12]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[13]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[14]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[15]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[16]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[17]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[18]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[19]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[20]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[21]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[22]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[23]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[24]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[25]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[26]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[27]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[28]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[29]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[30]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter[31]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[0]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[1]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[2]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[3]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[4]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[5]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[6]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[7]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[8]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[9]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[10]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[11]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[12]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[13]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[14]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[15]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[16]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[17]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[18]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[19]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[20]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[21]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[22]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[23]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[24]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[25]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[26]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[27]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[28]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[29]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[30]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter[31]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[0]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[1]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[2]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[3]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[4]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[5]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[6]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[7]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[8]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[9]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[10]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[11]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[12]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[13]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[14]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[15]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[16]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[17]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[18]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[19]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[20]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[21]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[22]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[23]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[24]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[25]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[26]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[27]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[28]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[29]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[30]" BEL
        "tdc_core.acam_timing_block.window_active_counter.counter[31]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[0]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[1]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[2]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[3]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[4]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[5]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[6]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[7]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[8]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[9]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[10]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[11]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[12]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[13]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[14]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[15]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[16]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[17]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[18]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[19]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[20]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[21]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[22]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[23]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[24]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[25]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[26]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[27]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[28]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[29]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[30]" BEL
        "tdc_core.start_retrigger_block.retrig_nb_counter.counter[31]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[0]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[1]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[2]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[3]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[4]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[5]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[6]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[7]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[8]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[9]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[10]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[11]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[12]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[13]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[14]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[15]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[16]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[17]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[18]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[19]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[20]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[21]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[22]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[23]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[24]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[25]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[26]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[27]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[28]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[29]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[30]" BEL
        "tdc_core.start_retrigger_block.roll_over_counter.counter[31]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[0]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[1]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[2]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[3]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[4]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[5]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[6]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[7]" BEL
        "tdc_core.interrupts_generator.tstamps_counter.counter[8]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[0]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[1]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[2]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[3]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[4]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[5]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[6]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[7]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[8]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[9]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[10]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[11]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[12]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[13]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[14]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[15]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[16]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[17]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[18]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[19]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[20]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[21]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[22]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[23]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[24]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[25]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[26]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[27]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[28]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[29]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[30]" BEL
        "tdc_core.interrupts_generator.time_counter.counter[31]" BEL
        "tdc_core.data_formatting_block.wr_index[0]" BEL
        "tdc_core.data_formatting_block.wr_index[1]" BEL
        "tdc_core.data_formatting_block.wr_index[2]" BEL
        "tdc_core.data_formatting_block.wr_index[3]" BEL
        "tdc_core.data_formatting_block.wr_index[4]" BEL
        "tdc_core.data_formatting_block.wr_index[5]" BEL
        "tdc_core.data_formatting_block.wr_index[6]" BEL
        "tdc_core.data_formatting_block.wr_index[7]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[0]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[1]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[2]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[3]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[4]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[5]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[6]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[7]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[8]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[9]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[10]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[11]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[12]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[13]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[14]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[15]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[16]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[17]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[18]" BEL
        "tdc_core.data_formatting_block.dacapo_counter[19]" BEL
        "tdc_core.one_second_block.local_utc[0]" BEL
        "tdc_core.one_second_block.local_utc[1]" BEL
        "tdc_core.one_second_block.local_utc[2]" BEL
        "tdc_core.one_second_block.local_utc[3]" BEL
        "tdc_core.one_second_block.local_utc[4]" BEL
        "tdc_core.one_second_block.local_utc[5]" BEL
        "tdc_core.one_second_block.local_utc[6]" BEL
        "tdc_core.one_second_block.local_utc[7]" BEL
        "tdc_core.one_second_block.local_utc[8]" BEL
        "tdc_core.one_second_block.local_utc[9]" BEL
        "tdc_core.one_second_block.local_utc[10]" BEL
        "tdc_core.one_second_block.local_utc[11]" BEL
        "tdc_core.one_second_block.local_utc[12]" BEL
        "tdc_core.one_second_block.local_utc[13]" BEL
        "tdc_core.one_second_block.local_utc[14]" BEL
        "tdc_core.one_second_block.local_utc[15]" BEL
        "tdc_core.one_second_block.local_utc[16]" BEL
        "tdc_core.one_second_block.local_utc[17]" BEL
        "tdc_core.one_second_block.local_utc[18]" BEL
        "tdc_core.one_second_block.local_utc[19]" BEL
        "tdc_core.one_second_block.local_utc[20]" BEL
        "tdc_core.one_second_block.local_utc[21]" BEL
        "tdc_core.one_second_block.local_utc[22]" BEL
        "tdc_core.one_second_block.local_utc[23]" BEL
        "tdc_core.one_second_block.local_utc[24]" BEL
        "tdc_core.one_second_block.local_utc[25]" BEL
        "tdc_core.one_second_block.local_utc[26]" BEL
        "tdc_core.one_second_block.local_utc[27]" BEL
        "tdc_core.one_second_block.local_utc[28]" BEL
        "tdc_core.one_second_block.local_utc[29]" BEL
        "tdc_core.one_second_block.local_utc[30]" BEL
        "tdc_core.one_second_block.local_utc[31]" BEL
        "tdc_core.acam_timing_block.window_delayer_counter.counter_is_zero_o"
        BEL "tdc_core.data_engine_block.config_adr_c[2]" BEL
        "tdc_core.leds_and_buttons.tdc_led_status_o_oreg" PIN
        "cmp_sdb_crossbar.rom.slave_o.dat_0_0_pins<28>" BEL
        "tdc_core.reg_control_block.clear_ctrl_reg" BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg"
        BEL "cmp_sdb_crossbar.crossbar.matrix_old[4]" BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg_0[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[5]"
        BEL "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.owr_oen_i" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen_rep0"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen_rep0"
        BEL "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_oen_i" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[31]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[30]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[29]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[28]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[27]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[26]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[25]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[24]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[23]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[22]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[21]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[20]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[19]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[18]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[17]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[16]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[15]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[14]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[13]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[12]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[11]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[10]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[9]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[8]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[7]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[6]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[5]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[4]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[3]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[2]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[1]" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter[0]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[31]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[30]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[29]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[28]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[27]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[26]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[25]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[24]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[23]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[22]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[21]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[20]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[19]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[18]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[17]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[16]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[15]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[14]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[13]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[12]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[11]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[10]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[9]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[8]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[7]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[6]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[5]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[4]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[3]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[2]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[1]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter[0]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[15]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[14]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[13]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[12]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[11]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[10]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[9]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[8]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[7]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[6]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[5]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[4]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[3]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[2]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[1]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.div[0]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[7]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[6]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[5]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[4]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[3]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[2]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[1]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[0]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[15]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[14]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[13]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[12]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[11]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[10]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[9]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[8]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[7]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[6]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[5]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[4]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[3]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cnt[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[13]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[12]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[11]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[10]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[9]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[8]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[7]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[6]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[5]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[4]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[3]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.filter_cnt[0]"
        BEL "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[15]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[14]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[13]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[12]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[11]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[10]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[9]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[8]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[7]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[6]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[5]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[4]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[3]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[2]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[1]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.div[0]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[7]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[6]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[5]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[4]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[3]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[2]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[1]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_write_cnt[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.wb_ack_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_read_cnt[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[31]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[30]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[29]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[28]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[27]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[26]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[25]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[24]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[23]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[22]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[21]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[20]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[19]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[18]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[17]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[16]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[15]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[14]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[13]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[12]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[11]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[10]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.wb_ack_cnt[0]" BEL
        "tdc_core.data_engine_block.config_adr_c[6]" BEL
        "tdc_core.data_engine_block.config_adr_c[5]" BEL
        "tdc_core.data_engine_block.config_adr_c[4]" BEL
        "tdc_core.data_engine_block.config_adr_c[0]" BEL
        "tdc_core.data_engine_block.config_adr_c[7]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter_is_zero_o"
        BEL "tdc_core.circular_buffer_block.tstamp_rd_wb_st[0]" BEL
        "tdc_core.circular_buffer_block.tstamp_wr_ack_p" BEL
        "tdc_core.interrupts_generator.irq_st[0]" BEL
        "tdc_core.interrupts_generator.irq_st[1]" BEL
        "tdc_core.acam_timing_block.start_from_fpga_o" BEL
        "cmp_irq_controller.multi_irq[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_1" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_2" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_3" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_4" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_5" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_6" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_7" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_8" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_9" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_10" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_11" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_12" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_13" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_14" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_15" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_16" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_17" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_18" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_19" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_20" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_21" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_22" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_23" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_24" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_25" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_26" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_27" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_28" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_29" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_30" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_31" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_32" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_33" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_34" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_35" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_36" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_37" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_38" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_39" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_40" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_41" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_42" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_43" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_44" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_45" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_46" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_47" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_48" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_49" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_50" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_51" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_52" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_53" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_54" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_55" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_56" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_57" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_58" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_59" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_60" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_61" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_62" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_63" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_64" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_65" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_66" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_67" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_68" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_69" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_70" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_71" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_72" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_73" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_74" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_75" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_76" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_77" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_78" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_79" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_80" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_81" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_82" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_83" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_84" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_85" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_86" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_87" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_88" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_89" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_90" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_91" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_92" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_93" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_94" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_95" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_96" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_97" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_98" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_99" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_100" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_101" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_102" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_103" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_104" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_105" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_106" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_107" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_108" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_109" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_110" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_111" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_112" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_113" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_114" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_115" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_116" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_117" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_118" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_119" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_120" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_121" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_122" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_123" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_124" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_125" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_126" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_127" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_128" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_129" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_130" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_131" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_132" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_133" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_134" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_135" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_136" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_137" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_138" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_139" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_140" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_141" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_142" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_143" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_144" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_145" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_146" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_147" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_148" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_149" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_150" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_151" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_152" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_153" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_154" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_155" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_156" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_157" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_158" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_159" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_160" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_161" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_162" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_163" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_164" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_165" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_166" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_167" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_168" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_169" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_170" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_171" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_172" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_173" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_174" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_175" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_176" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_177" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_178" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_179" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_180" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_181" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_182" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_183" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_184" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_185" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_186" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_187" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_188" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_189" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_190" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_191" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_192" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_193" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_194" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_195" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_196" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_197" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_198" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_199" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_din_ret_200" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[31]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[30]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[29]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[28]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[27]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[26]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[25]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[24]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[23]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[22]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[21]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[20]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[19]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[18]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[17]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[16]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[15]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[14]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[13]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[12]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[11]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[10]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[9]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[8]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[7]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[6]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[5]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[4]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[3]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[2]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[1]" BEL
        "cmp_sdb_crossbar.rom.slave_o.dat_0_dreg[0]" BEL
        "cmp_carrier_csr.ack_sreg[0]" BEL "cmp_carrier_csr.ack_in_progress"
        BEL "cmp_carrier_csr.carrier_csr_ctrl_dac_clr_n_int" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_led_green_int" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_led_red_int" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[28]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[27]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[26]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[25]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[24]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[23]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[22]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[21]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[20]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[19]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[18]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[17]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[16]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[15]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[14]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[13]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[12]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[11]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[10]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[9]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[8]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[7]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[6]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[5]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[4]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[3]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[2]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[1]" BEL
        "cmp_carrier_csr.carrier_csr_ctrl_reserved_int[0]" BEL
        "cmp_carrier_csr.rddata_reg[31]" BEL "cmp_carrier_csr.rddata_reg[30]"
        BEL "cmp_carrier_csr.rddata_reg[29]" BEL
        "cmp_carrier_csr.rddata_reg[28]" BEL "cmp_carrier_csr.rddata_reg[27]"
        BEL "cmp_carrier_csr.rddata_reg[26]" BEL
        "cmp_carrier_csr.rddata_reg[25]" BEL "cmp_carrier_csr.rddata_reg[24]"
        BEL "cmp_carrier_csr.rddata_reg[23]" BEL
        "cmp_carrier_csr.rddata_reg[22]" BEL "cmp_carrier_csr.rddata_reg[21]"
        BEL "cmp_carrier_csr.rddata_reg[20]" BEL
        "cmp_carrier_csr.rddata_reg[19]" BEL "cmp_carrier_csr.rddata_reg[18]"
        BEL "cmp_carrier_csr.rddata_reg[17]" BEL
        "cmp_carrier_csr.rddata_reg[16]" BEL "cmp_carrier_csr.rddata_reg[15]"
        BEL "cmp_carrier_csr.rddata_reg[14]" BEL
        "cmp_carrier_csr.rddata_reg[13]" BEL "cmp_carrier_csr.rddata_reg[12]"
        BEL "cmp_carrier_csr.rddata_reg[11]" BEL
        "cmp_carrier_csr.rddata_reg[10]" BEL "cmp_carrier_csr.rddata_reg[9]"
        BEL "cmp_carrier_csr.rddata_reg[8]" BEL
        "cmp_carrier_csr.rddata_reg[7]" BEL "cmp_carrier_csr.rddata_reg[6]"
        BEL "cmp_carrier_csr.rddata_reg[5]" BEL
        "cmp_carrier_csr.rddata_reg[4]" BEL "cmp_carrier_csr.rddata_reg[3]"
        BEL "cmp_carrier_csr.rddata_reg[2]" BEL
        "cmp_carrier_csr.rddata_reg[1]" BEL "cmp_carrier_csr.rddata_reg[0]"
        BEL "tdc_core.one_second_block.onesec_counter_en" BEL
        "tdc_core.one_second_block.clk_periods_counter.counter_is_zero_o" BEL
        "tdc_core.leds_and_buttons.spec_aux_led_3_o_1" BEL
        "tdc_core.leds_and_buttons.tdc_led_trig5_o" BEL
        "tdc_core.leds_and_buttons.tdc_led_trig4_o" BEL
        "tdc_core.leds_and_buttons.tdc_led_trig3_o" BEL
        "tdc_core.leds_and_buttons.tdc_led_trig2_o" BEL
        "tdc_core.leds_and_buttons.tdc_led_trig1_o" BEL
        "tdc_core.clks_rsts_mgment.internal_rst_synch[1]" BEL
        "tdc_core.clks_rsts_mgment.internal_rst_synch[0]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[28]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[27]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[26]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[25]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[24]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[23]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[22]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[21]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[20]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[19]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[18]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[17]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[16]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[12]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[11]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[10]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[8]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[7]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[6]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[5]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[4]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[3]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[2]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[1]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.adp_in.dat[0]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[15]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[14]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[13]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[12]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[11]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[10]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[9]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[8]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[7]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[6]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[5]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[4]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[3]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[2]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[1]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[0]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[15]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[14]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[13]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[12]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[11]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[10]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[9]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[8]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[7]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[6]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[5]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[4]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[3]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[2]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[1]"
        BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[0]"
        BEL "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.genblk8.owr_pwr[0]"
        BEL "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.irq_ena" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.owr_ovd" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.owr_rst" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.owr_dat" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.owr_cyc" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.irq_sts" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.rxack" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.iack_o" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.tip" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.irq_flag" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.al" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.wb_dat_o[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.wb_dat_o[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.wb_dat_o[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.wb_dat_o[7]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.wb_dat_o[6]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.wb_dat_o[5]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.wb_dat_o[4]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.wb_dat_o[3]"
        BEL "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.ctr[7]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.ctr[6]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.ctr[5]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.ctr[4]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.ctr[3]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.ctr[2]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.ctr[1]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.ctr[0]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.txr[7]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.txr[6]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.txr[5]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.txr[4]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.txr[3]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.txr[2]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.txr[1]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.txr[0]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.cr[7]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.cr[6]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.cr[5]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.cr[4]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.host_ack"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.ld"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.shift"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.core_txd"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.c_state[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.c_state[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.c_state[3]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.c_state[4]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.c_state[5]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.dcnt[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.c_state[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.dcnt[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.dcnt[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.ack_out"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.core_cmd[3]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.core_cmd[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.core_cmd[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.dSDA"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.dSCL"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cmd_ack"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.ial"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.clk_en"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.dscl_oen"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.ibusy"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.sSDA"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.sSCL"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.sto_condition"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.sta_condition"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.slave_wait"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[6]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[7]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[8]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[9]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[10]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[11]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[12]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[13]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[14]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[15]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[16]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[17]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[3]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[4]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.c_state[5]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cSCL[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cSCL[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cSDA[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.cmd_stop"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.iscl_oen"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.sda_chk"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.dout"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.isda_oen"
        BEL "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[31]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[30]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[29]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[28]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[27]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[26]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[25]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[24]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[23]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[22]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[21]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[20]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[19]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[18]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[17]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[16]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[15]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[14]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[13]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[12]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[11]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[10]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[9]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[8]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[7]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[6]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[5]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[4]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[3]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[2]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[1]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.adp_in.dat[0]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[15]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[14]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[13]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[12]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[11]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[10]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[9]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[8]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[7]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[6]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[5]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[4]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[3]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[2]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[1]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_o[0]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[15]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[14]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[13]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[12]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[11]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[10]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[9]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[8]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[7]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[6]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[5]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[4]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[3]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[2]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[1]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk7.genblk1.cdr_n[0]"
        BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.genblk8.owr_pwr[0]"
        BEL "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.irq_ena" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_ovd" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_rst" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_dat" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_cyc" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.irq_sts" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.ack_sreg[0]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.ack_in_progress" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[31]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[30]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[29]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[28]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[27]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[26]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[25]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[24]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[23]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[22]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[21]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[20]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[19]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[18]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[17]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[16]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[15]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[14]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[13]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[12]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[11]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[10]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[9]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[8]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[7]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[6]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[5]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[4]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[3]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[2]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[1]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_en_mask_int[0]"
        BEL
        "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_multi_irq_load_o"
        BEL "cmp_irq_controller.cmp_irq_controller_regs.irq_ctrl_src_load_o"
        BEL "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[31]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[30]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[29]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[28]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[27]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[26]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[25]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[24]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[23]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[22]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[21]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[20]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[19]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[18]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[17]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[16]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[15]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[14]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[13]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[12]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[11]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[10]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[9]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[8]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[7]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[6]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[5]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[4]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[3]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[2]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[1]" BEL
        "cmp_irq_controller.cmp_irq_controller_regs.rddata_reg[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_sel_o_1[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.to_wb_fifo_valid" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_adr_o_1[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[31]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[30]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[29]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[28]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[27]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[26]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[25]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[24]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[23]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[22]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[21]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[20]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[19]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[18]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[17]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[16]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[15]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[14]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[13]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[12]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[11]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[10]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[9]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[8]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[7]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[6]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[5]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[4]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[3]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[2]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[1]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_dat_o[0]" BEL
        "gnum_interface_block.cmp_p2l_dma_master.p2l_dma_cyc_t" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_sel_o_1[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.addr_fifo_valid" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[9]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[8]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[7]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[6]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[5]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[4]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[3]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[2]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_adr_o[0]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.l2p_dma_cyc_t" BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.prog_full_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_9"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.gpf.wrpf.diff_pntr_pad_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.wsts.ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.gras.rsts.ram_empty_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.gras.rsts.ram_empty_fb_i"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_8"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_0"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_7"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_d1_8"
        BEL
        "gnum_interface_block.l_dma_irq_sync.1.cmp_dma_irq_sync.s_input_sync[2]"
        BEL
        "gnum_interface_block.l_dma_irq_sync.1.cmp_dma_irq_sync.s_input_sync[1]"
        BEL
        "gnum_interface_block.l_dma_irq_sync.1.cmp_dma_irq_sync.s_input_sync[0]"
        BEL
        "gnum_interface_block.l_dma_irq_sync.0.cmp_dma_irq_sync.s_input_sync[2]"
        BEL
        "gnum_interface_block.l_dma_irq_sync.0.cmp_dma_irq_sync.s_input_sync[1]"
        BEL
        "gnum_interface_block.l_dma_irq_sync.0.cmp_dma_irq_sync.s_input_sync[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.ack_sreg[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_int_write[0]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_rwsel"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_delay"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw_read_in_progress"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[31]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[30]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[29]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[28]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[27]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[26]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[25]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[24]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[23]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[22]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[21]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[20]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[19]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[18]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[17]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[16]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[15]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[14]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[13]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[12]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[11]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[10]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[9]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[8]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[7]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[6]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[5]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[4]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[3]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[2]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[1]"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.rddata_reg[0]"
        BEL "gnum_interface_block.cmp_wbmaster32.wishbone_current_state[1]"
        BEL "gnum_interface_block.cmp_wbmaster32.wishbone_current_state[0]"
        BEL "gnum_interface_block.cmp_wbmaster32.wb_we_t" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_adr_t[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[31]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[30]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[29]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[28]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[27]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[26]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[25]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[24]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[23]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[22]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[21]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[20]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[19]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[18]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[17]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[16]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[15]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[14]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[13]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[12]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[11]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[10]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[9]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[8]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[7]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[6]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[5]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[4]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[3]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[2]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[1]" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_dat_o_t[0]" BEL
        "gnum_interface_block.cmp_wbmaster32.to_wb_fifo_rd" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_stb_t" BEL
        "gnum_interface_block.cmp_wbmaster32.wb_cyc_t" BEL
        "gnum_interface_block.cmp_wbmaster32.from_wb_fifo_wr" BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.wr_pntr_gc_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_gc_asreg_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gcx.clkx.rd_pntr_bin_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.gwas.wsts.ram_full_fb_i"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.RST_FULL_GEN"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d1_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d2_8"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_4"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_7"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_d3_8"
        BEL "cmp_sdb_crossbar.rom.slave_o.ack" BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_d1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.rd_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg_d2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.wr_rst_asreg_d1"
        BEL "tdc_core.clks_rsts_mgment.internal_rst_synch_0[1]" BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2_0"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.rstblk.grstd1.grst_full.rst_d2_0"
        BEL "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[20]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[19]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[18]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[16]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[14]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[9]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[8]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[7]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[6]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[5]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[31]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[30]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[29]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[28]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[27]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[26]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[25]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[24]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[22]" BEL
        "tdc_core.data_engine_block.engine_st[10]" BEL
        "tdc_core.data_engine_block.engine_st[1]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[23]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[11]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[12]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[17]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[2]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[21]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[3]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[4]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[10]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[13]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[15]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[0]" BEL
        "tdc_core.leds_and_buttons.tdc_led_blink_counter.counter[1]" BEL
        "tdc_core.data_engine_block.engine_st[2]" BEL
        "tdc_core.data_engine_block.engine_st[5]" BEL
        "tdc_core.data_engine_block.engine_st[6]" BEL
        "tdc_core.data_engine_block.engine_st[3]" BEL
        "tdc_core.data_engine_block.engine_st[8]" BEL
        "tdc_core.data_engine_block.engine_st[4]" BEL
        "cmp_irq_controller.multi_irq[2]" BEL
        "cmp_irq_controller.multi_irq[1]" BEL
        "cmp_irq_controller.multi_irq[3]" BEL
        "cmp_irq_controller.irq_pending[0]" BEL
        "tdc_core.data_engine_block.engine_st[7]" BEL
        "tdc_core.acam_data_block.acam_data_st[0]" BEL
        "tdc_core.acam_data_block.acam_data_st[1]" BEL
        "tdc_core.acam_data_block.acam_data_st[3]" BEL
        "tdc_core.acam_data_block.acam_data_st[4]" BEL
        "tdc_core.one_second_block.pulse_delayer_counter.counter_is_zero_o"
        BEL "tdc_core.data_engine_block.engine_st[0]" BEL
        "tdc_core.acam_data_block.acam_data_st[5]" BEL
        "tdc_core.acam_data_block.acam_data_st[2]" BEL
        "cmp_irq_controller.irq_pending[3]" BEL
        "cmp_irq_controller.irq_pending[2]" BEL
        "tdc_core.data_engine_block.config_adr_c[1]" BEL
        "tdc_core.data_engine_block.config_adr_c[3]" BEL
        "cmp_irq_controller.irq_pending[1]" BEL
        "tdc_core.data_engine_block.engine_st[9]" BEL
        "tdc_core.acam_data_block.acam_data_st[6]" BEL
        "tdc_core.circular_buffer_block.tstamp_rd_wb_st[1]" BEL
        "tdc_core.reg_control_block.Pulse_stretcher.counter[1]" BEL
        "tdc_core.reg_control_block.Pulse_stretcher.counter[2]" BEL
        "tdc_core.start_retrigger_block.retrig_period_counter.counter_is_zero_o"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_3"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_wbmaster32.cmp_from_wb_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_0"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_stat_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nextl_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_nexth_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_len_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstartl_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_hstarth_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_ctrl_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_cstart_lw"
        BEL
        "gnum_interface_block.cmp_dma_controller.dma_controller_wb_slave_0.dma_attrib_lw"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_4"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_3"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_addr_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.rd.rpntr.gc0.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_6"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_5"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_2"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_1"
        BEL
        "gnum_interface_block.cmp_l2p_dma_master.cmp_data_fifo.gen_fifo_32bit.cmp_fifo_32x512.BU2.U0.grf.rf.gl0.wr.wpntr.gic0.gc1.count_0"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.fSDA[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.fSDA[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.fSDA[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.fSCL[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.fSCL[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.bit_ctrl.fSCL[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.core_cmd[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.sr[0]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.sr[1]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.sr[2]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.sr[3]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.sr[4]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.sr[5]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.sr[6]"
        BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.byte_ctrl.sr[7]"
        BEL "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.cr[0]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.cr[1]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.cr[2]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.cr[3]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[0]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[1]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[2]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[3]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[4]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[5]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[6]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[7]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[8]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[9]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[10]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[11]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[12]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[13]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[14]" BEL
        "mezzanine_I2C_master_EEPROM.U_Wrapped_I2C.Wrapped_I2C.prer[15]" BEL
        "tdc_core.reg_control_block.ctrl_reg[11]" BEL
        "tdc_core.reg_control_block.ctrl_reg[10]" BEL
        "tdc_core.reg_control_block.ctrl_reg[9]" BEL
        "tdc_core.reg_control_block.ctrl_reg[8]" BEL
        "tdc_core.reg_control_block.ctrl_reg[7]" BEL
        "tdc_core.reg_control_block.ctrl_reg[6]" BEL
        "tdc_core.reg_control_block.ctrl_reg[5]" BEL
        "tdc_core.reg_control_block.ctrl_reg[4]" BEL
        "tdc_core.reg_control_block.ctrl_reg[3]" BEL
        "tdc_core.reg_control_block.ctrl_reg[2]" BEL
        "tdc_core.reg_control_block.ctrl_reg[1]" BEL
        "tdc_core.reg_control_block.ctrl_reg[0]" BEL
        "tdc_core.reg_control_block.Pulse_stretcher.counter[0]" BEL
        "tdc_core.clks_rsts_mgment.acam_refclk_synch[0]" BEL
        "cmp_carrier_onewire.U_Wrapped_1W.Wrapped_1wire.owr_smp" BEL
        "tdc_core.acam_data_block.ef1_synch[1]" BEL
        "tdc_core.acam_data_block.ef2_synch[1]" BEL
        "tdc_core.acam_timing_block.int_flag_synch[2]" BEL
        "cmp_fmc_onewire.U_Wrapped_1W.Wrapped_1wire.owr_smp";
PIN "tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]_pins<92>"
        = BEL
        "tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]"
        PINNAME CLK;
PIN tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0_pins<26> = BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0" PINNAME
        CLKAWRCLK;
TIMEGRP spec_clk_i = BEL "tdc_core.clks_rsts_mgment.spec_clk_gbuf" BEL
        "tdc_core.clks_rsts_mgment.pll_bit_index[0]" BEL
        "tdc_core.clks_rsts_mgment.pll_bit_index[1]" BEL
        "tdc_core.clks_rsts_mgment.pll_bit_index[2]" BEL
        "tdc_core.clks_rsts_mgment.pll_bit_index[3]" BEL
        "tdc_core.clks_rsts_mgment.dac_bit_index[3]" BEL
        "tdc_core.clks_rsts_mgment.pll_cs_o" BEL
        "tdc_core.clks_rsts_mgment.pll_dac_sync_o" BEL
        "tdc_core.clks_rsts_mgment.dac_word[0]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[1]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[2]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[3]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[4]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[5]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[6]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[7]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[8]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[9]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[10]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[11]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[12]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[13]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[14]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[15]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[16]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[17]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[18]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[19]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[20]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[21]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[22]" BEL
        "tdc_core.clks_rsts_mgment.dac_word[23]" BEL
        "tdc_core.clks_rsts_mgment.send_dac_word_p_synch[0]" BEL
        "tdc_core.clks_rsts_mgment.send_dac_word_p_synch[1]" BEL
        "tdc_core.clks_rsts_mgment.send_dac_word_p_synch[2]" BEL
        "tdc_core.clks_rsts_mgment.rst" BEL
        "tdc_core.clks_rsts_mgment.pll_status_synch[1]" BEL
        "tdc_core.leds_and_buttons.spec_led_red_o" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[0]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[1]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[2]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[3]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[4]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[5]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[6]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[7]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[8]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[9]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[10]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[11]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[12]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[13]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[14]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[15]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[16]" BEL
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_dreg[17]" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_9" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_8" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_7" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_6" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_5" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_4" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_3" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_2" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret_1" BEL
        "tdc_core.clks_rsts_mgment.pll_sdi_o_ret" PIN
        "tdc_core.leds_and_buttons.spec_led_period_counter.counter[31:0]_pins<92>"
        BEL "tdc_core.clks_rsts_mgment.sclk" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter_is_zero_o"
        BEL "tdc_core.clks_rsts_mgment.pll_byte_index[1]" BEL
        "tdc_core.clks_rsts_mgment.pll_byte_index[0]" BEL
        "tdc_core.clks_rsts_mgment.pll_byte_index[6]" BEL
        "tdc_core.clks_rsts_mgment.pll_byte_index[5]" BEL
        "tdc_core.clks_rsts_mgment.pll_byte_index[3]" BEL
        "tdc_core.leds_and_buttons.spec_led_red_o_oreg" BEL
        "tdc_core.clks_rsts_mgment.pll_status_synch_oreg[1]" BEL
        "tdc_core.clks_rsts_mgment.sclk_oreg" PIN
        "tdc_core.clks_rsts_mgment.un6_pll_word_being_sent_0_0_pins<26>" BEL
        "tdc_core.clks_rsts_mgment.pll_byte_index[4]" BEL
        "tdc_core.clks_rsts_mgment.pll_byte_index[2]" BEL
        "tdc_core.leds_and_buttons.spec_aux_led_1_o_1" BEL
        "tdc_core.leds_and_buttons.spec_led_period_counter.counter_is_zero_o"
        BEL "tdc_core.clks_rsts_mgment.gnum_rst_synch[1]" BEL
        "tdc_core.clks_rsts_mgment.gnum_rst_synch[0]" BEL
        "tdc_core.clks_rsts_mgment.config_st[1]" BEL
        "tdc_core.clks_rsts_mgment.config_st[2]" BEL
        "tdc_core.clks_rsts_mgment.config_st[3]" BEL
        "tdc_core.clks_rsts_mgment.config_st[4]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[3]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[1]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[13]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[12]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[11]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[10]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[20]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[18]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[17]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[23]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[15]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[4]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[21]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[19]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[16]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[14]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[9]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[8]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[7]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[6]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[5]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[31]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[30]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[29]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[28]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[27]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[26]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[25]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[24]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[22]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[0]" BEL
        "tdc_core.leds_and_buttons.spec_led_blink_counter.counter[2]" BEL
        "tdc_core.clks_rsts_mgment.config_st[5]" BEL
        "tdc_core.clks_rsts_mgment.dac_bit_index[4]" BEL
        "tdc_core.clks_rsts_mgment.dac_bit_index[2]" BEL
        "tdc_core.clks_rsts_mgment.dac_bit_index[1]" BEL
        "tdc_core.clks_rsts_mgment.dac_bit_index[0]" BEL
        "tdc_core.clks_rsts_mgment.pll_status_synch[0]";
TIMEGRP from_1023_0 = BEL "gnum_interface_block.rst_reg";
TIMEGRP from_1022_0 = BEL "rst_n_a_i";
TIMEGRP from_1008_0 = BEL "spec_aux0_i";
TIMEGRP from_1009_0 = BEL "spec_aux1_i";
TIMEGRP to_1016_0 = BEL "tdc_led_status_o";
TIMEGRP to_1017_0 = BEL "tdc_led_trig1_o";
TIMEGRP to_1018_0 = BEL "tdc_led_trig2_o";
TIMEGRP to_1019_0 = BEL "tdc_led_trig3_o";
TIMEGRP to_1020_0 = BEL "tdc_led_trig4_o";
TIMEGRP to_1021_0 = BEL "tdc_led_trig5_o";
TIMEGRP to_1014_0 = BEL "spec_led_green_o";
TIMEGRP to_1015_0 = BEL "spec_led_red_o";
TIMEGRP to_1010_0 = BEL "spec_aux2_o";
TIMEGRP to_1012_0 = BEL "spec_aux4_o";
TIMEGRP to_1011_0 = BEL "spec_aux3_o";
TIMEGRP to_1013_0 = BEL "spec_aux5_o";
TIMEGRP acam_refclk_p_i = BEL
        "tdc_core.clks_rsts_mgment.acam_refclk_synch[0]";
TS_acam_refclk_p_i = PERIOD TIMEGRP "acam_refclk_p_i" 32 ns HIGH 50%;
TS_gnum_interface_block_sys_clk = PERIOD TIMEGRP
        "gnum_interface_block_sys_clk" 5 ns HIGH 50%;
TS_spec_clk_i = PERIOD TIMEGRP "spec_clk_i" 50 ns HIGH 50%;
TS_tdc_clk_p_i = PERIOD TIMEGRP "tdc_clk_p_i" 8 ns HIGH 50%;
PATH TS_1008_0_path = FROM TIMEGRP "from_1008_0";
PATH "TS_1008_0_path" TIG;
PATH TS_1009_0_path = FROM TIMEGRP "from_1009_0";
PATH "TS_1009_0_path" TIG;
PATH TS_1010_0_path = TO TIMEGRP "to_1010_0";
PATH "TS_1010_0_path" TIG;
PATH TS_1011_0_path = TO TIMEGRP "to_1011_0";
PATH "TS_1011_0_path" TIG;
PATH TS_1012_0_path = TO TIMEGRP "to_1012_0";
PATH "TS_1012_0_path" TIG;
PATH TS_1013_0_path = TO TIMEGRP "to_1013_0";
PATH "TS_1013_0_path" TIG;
PATH TS_1014_0_path = TO TIMEGRP "to_1014_0";
PATH "TS_1014_0_path" TIG;
PATH TS_1015_0_path = TO TIMEGRP "to_1015_0";
PATH "TS_1015_0_path" TIG;
PATH TS_1016_0_path = TO TIMEGRP "to_1016_0";
PATH "TS_1016_0_path" TIG;
PATH TS_1017_0_path = TO TIMEGRP "to_1017_0";
PATH "TS_1017_0_path" TIG;
PATH TS_1018_0_path = TO TIMEGRP "to_1018_0";
PATH "TS_1018_0_path" TIG;
PATH TS_1019_0_path = TO TIMEGRP "to_1019_0";
PATH "TS_1019_0_path" TIG;
PATH TS_1020_0_path = TO TIMEGRP "to_1020_0";
PATH "TS_1020_0_path" TIG;
PATH TS_1021_0_path = TO TIMEGRP "to_1021_0";
PATH "TS_1021_0_path" TIG;
PATH TS_1022_0_path = FROM TIMEGRP "from_1022_0";
PATH "TS_1022_0_path" TIG;
PATH TS_1023_0_path = FROM TIMEGRP "from_1023_0";
PATH "TS_1023_0_path" TIG;
SCHEMATIC END;

