//! Backend abstraction for heavy ops. Today: matmul forward only.
//!
//! Transformer training is ~90% matmul FLOPs; moving matmul to GPU swings the
//! big lever without requiring device-resident tensors. Host `Vec<f32>`
//! stays authoritative; GPU backends upload, compute, and download per
//! call. Non-matmul ops (softmax, elementwise, norm, gather) stay on CPU.
//!
//! The trait is additive — future ops land as new methods with CPU
//! fallbacks so a backend does not need to implement every op day one.

use crate::Result;
#[cfg(any(feature = "metal", feature = "cuda"))]
use std::sync::Arc;

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum Device {
    Cpu,
    Metal,
    Cuda,
}

#[cfg(feature = "metal")]
#[derive(Debug, Clone)]
pub struct MlxHandle {
    inner: Arc<MlxHandleInner>,
}

#[cfg(feature = "metal")]
#[derive(Debug)]
struct MlxHandleInner {
    ptr: *mut mlx_sys::mlx_array,
}

#[cfg(feature = "metal")]
// Safety: `MlxHandleInner` is just an opaque MLX array pointer. All MLX FFI
// access in this crate is serialized through `mlx_sys::mlx_guard()`, so moving
// or sharing the pointer wrapper across threads does not introduce
// unsynchronized MLX calls.
unsafe impl Send for MlxHandleInner {}

#[cfg(feature = "metal")]
// Safety: see the `Send` impl above. Shared access only hands the opaque
// pointer back to MLX while holding `mlx_guard()`.
unsafe impl Sync for MlxHandleInner {}

#[cfg(feature = "metal")]
impl MlxHandle {
    pub(crate) fn from_raw(ptr: *mut mlx_sys::mlx_array) -> Self {
        Self {
            inner: Arc::new(MlxHandleInner { ptr }),
        }
    }

    pub(crate) fn as_ptr(&self) -> *mut mlx_sys::mlx_array {
        self.inner.ptr
    }
}

#[cfg(feature = "metal")]
impl Drop for MlxHandleInner {
    fn drop(&mut self) {
        if self.ptr.is_null() {
            return;
        }

        let _guard = crate::backend_metal::mlx_guard();

        // Safety: `ptr` is owned by this handle, came from MLX FFI allocation,
        // and this Drop impl is the unique free path for the wrapped array.
        // `mlx_guard()` serializes the free against all other guarded MLX FFI calls.
        unsafe {
            mlx_sys::mlx_array_free(self.ptr);
        }
    }
}

#[cfg(feature = "metal")]
// Safety: `MlxHandle` owns an MLX array pointer. MLX's global stream is not
// safe for concurrent mutation, but all MLX FFI use in this crate is
// serialized by `mlx_sys::mlx_guard()`, which is the synchronization
// boundary for moving these opaque handles across threads.
unsafe impl Send for MlxHandle {}

#[cfg(feature = "metal")]
// Safety: see the `Send` impl above. Shared references are only used to pass
// opaque handles into MLX while holding `mlx_guard()`.
unsafe impl Sync for MlxHandle {}

#[cfg(feature = "cuda")]
#[derive(Debug, Clone)]
#[cfg_attr(feature = "no-cuda", allow(dead_code))]
pub struct CudaStorage {
    inner: Arc<cudarc::driver::CudaSlice<f32>>,
}

#[cfg(feature = "cuda")]
#[cfg_attr(feature = "no-cuda", allow(dead_code))]
impl CudaStorage {
    pub(crate) fn new(inner: cudarc::driver::CudaSlice<f32>) -> Self {
        Self {
            inner: Arc::new(inner),
        }
    }

    pub(crate) fn slice(&self) -> &cudarc::driver::CudaSlice<f32> {
        self.inner.as_ref()
    }
}

#[derive(Debug, Clone)]
pub enum DeviceHandle {
    Cpu(Vec<f32>),
    #[cfg(feature = "metal")]
    Metal(MlxHandle),
    #[cfg(feature = "cuda")]
    Cuda(CudaStorage),
}

pub trait Backend: std::fmt::Debug + Send + Sync {
    fn device(&self) -> Device;

    fn upload(&self, host: &[f32], _shape: &[usize]) -> Result<DeviceHandle> {
        Ok(DeviceHandle::Cpu(host.to_vec()))
    }

    fn readback(&self, handle: &DeviceHandle) -> Result<Vec<f32>> {
        match handle {
            DeviceHandle::Cpu(data) => Ok(data.clone()),
            #[cfg(feature = "metal")]
            DeviceHandle::Metal(_) => Err(crate::AutogradError::TapeInvariant(
                "device handle readback not implemented for metal on this backend",
            )),
            #[cfg(feature = "cuda")]
            DeviceHandle::Cuda(_) => Err(crate::AutogradError::TapeInvariant(
                "device handle readback not implemented for cuda on this backend",
            )),
        }
    }

    fn eval(&self, _handles: &[&DeviceHandle]) -> Result<()> {
        Ok(())
    }

    /// Whether `Tape::backward` should `flush_to_host_batch` every
    /// device-resident tape output **before** walking backward. Metal
    /// returns `true` because each `mlx_eval` round-trip dominates at
    /// small shapes and batching N FFI guards into 1 is a real win.
    /// CUDA returns `false` (default) — the batch readback there is the
    /// 1 GB DtoH the M5.3b / Wave 1 / P1 / P2 / P3 milestones could
    /// never kill, and per-op lazy readback is strictly cheaper because
    /// device-resident downstream backward ops never need the host
    /// snapshot in the first place. See
    /// `docs/research/2026-05-17-cuda-training-architectural-correction.md`
    /// and the P3 wins entry.
    fn prefers_pre_backward_flush(&self) -> bool {
        false
    }

    /// Compute `C = A @ B` for rank-2 or rank-3 (batched) row-major tensors.
    /// Returns a device handle for the output plus its logical shape.
    fn matmul(
        &self,
        a: &DeviceHandle,
        a_shape: &[usize],
        b: &DeviceHandle,
        b_shape: &[usize],
    ) -> Result<(DeviceHandle, Vec<usize>)>;

    /// Compute `C = A @ B` for rank-2 or rank-3 (batched) row-major tensors.
    /// Returns `(data, output_shape)`. Backends that cannot accelerate a
    /// given shape should fall back to `cpu_matmul_forward`.
    fn matmul_forward(
        &self,
        a: &[f32],
        a_shape: &[usize],
        b: &[f32],
        b_shape: &[usize],
    ) -> Result<(Vec<f32>, Vec<usize>)>;

    /// Compute the gradients for `C = A @ B` given upstream gradient `dC`.
    /// `need_grad_a`/`need_grad_b` let the caller skip one side; each returned
    /// vector is empty (`vec![]`) if the corresponding `need_grad_*` is false.
    ///
    /// Shapes:
    /// - rank-2: `A:[M,K]`, `B:[K,N]`, `dC:[M,N]`.
    /// - rank-3 (batched): `A:[B,M,K]`, `B:[B,K,N]`, `dC:[B,M,N]`.
    ///
    /// Semantics: `grad_a = dC @ B^T` and `grad_b = A^T @ dC`. The default
    /// implementation forwards to `cpu_matmul_backward`; Metal/CUDA override
    /// to run on-device.
    fn matmul_backward(
        &self,
        a: &[f32],
        a_shape: &[usize],
        b: &[f32],
        b_shape: &[usize],
        grad_out: &[f32],
        grad_out_shape: &[usize],
        need_grad_a: bool,
        need_grad_b: bool,
    ) -> Result<(Vec<f32>, Vec<f32>)> {
        cpu_matmul_backward(
            a,
            a_shape,
            b,
            b_shape,
            grad_out,
            grad_out_shape,
            need_grad_a,
            need_grad_b,
        )
    }

    /// Device-handle variant of `matmul_backward`. Foundation for the
    /// device-resident gradient tape — see
    /// `docs/research/2026-05-17-cuda-training-architectural-correction.md`.
    ///
    /// Computes `grad_a = grad_out @ B^T` and `grad_b = A^T @ grad_out` and
    /// returns each as an *unevaluated* `DeviceHandle` so the caller can
    /// batch a single terminal `backend.eval(...)` per training step (mirrors
    /// the M5.3b.11 contract used by `adamw_step` /
    /// `log_softmax_last_axis_backward`). `need_grad_a` / `need_grad_b`
    /// short-circuit to `None` so the unused SGEMM is never launched.
    ///
    /// The default implementation does
    /// `readback → cpu_matmul_backward → upload` so non-CUDA backends silently
    /// inherit correct (but slow) behaviour; CUDA overrides to keep both
    /// SGEMMs on-device with no host roundtrip.
    ///
    /// The existing host-buffer `matmul_backward` stays in place — both
    /// methods coexist while the dispatch wiring lands in a follow-up
    /// subagent.
    fn matmul_backward_device(
        &self,
        a: &DeviceHandle,
        a_shape: &[usize],
        b: &DeviceHandle,
        b_shape: &[usize],
        grad_out: &DeviceHandle,
        grad_out_shape: &[usize],
        need_grad_a: bool,
        need_grad_b: bool,
    ) -> Result<(Option<DeviceHandle>, Option<DeviceHandle>)> {
        if !need_grad_a && !need_grad_b {
            return Ok((None, None));
        }
        let a_host = self.readback(a)?;
        let b_host = self.readback(b)?;
        let grad_host = self.readback(grad_out)?;
        let (grad_a, grad_b) = cpu_matmul_backward(
            &a_host,
            a_shape,
            &b_host,
            b_shape,
            &grad_host,
            grad_out_shape,
            need_grad_a,
            need_grad_b,
        )?;
        let grad_a_handle = if need_grad_a {
            Some(self.upload(&grad_a, a_shape)?)
        } else {
            None
        };
        let grad_b_handle = if need_grad_b {
            Some(self.upload(&grad_b, b_shape)?)
        } else {
            None
        };
        Ok((grad_a_handle, grad_b_handle))
    }

    /// Elementwise `C = A + B` over identically-shaped contiguous tensors.
    /// Lazy on backends that support it (e.g. Metal defers to `mlx_eval`).
    fn add(&self, a: &DeviceHandle, b: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle>;

    /// In-place gradient accumulation: returns a fresh `DeviceHandle`
    /// holding `dest + src` elementwise. Foundation for the device-resident
    /// gradient tape — when two backward paths converge on the same
    /// parameter, the merge runs through this op rather than a host
    /// `accumulate_grad` roundtrip. See
    /// `docs/research/2026-05-17-cuda-training-architectural-correction.md`.
    ///
    /// `dest` and `src` must share `shape` and `product(shape)` elements.
    /// The returned handle is *unevaluated* on backends with a lazy graph
    /// (CUDA returns a `CudaSlice` ready for the batched `eval`).
    ///
    /// The default implementation does `readback both → host add → upload`
    /// so CPU/Metal inherit correct behaviour; CUDA overrides with a
    /// 1D NVRTC kernel.
    fn add_into_device(
        &self,
        dest: &DeviceHandle,
        src: &DeviceHandle,
        shape: &[usize],
    ) -> Result<DeviceHandle> {
        let dest_host = self.readback(dest)?;
        let src_host = self.readback(src)?;
        let size = shape_size(shape);
        if dest_host.len() != size || src_host.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: dest_host.len().min(src_host.len()),
                shape: shape.to_vec(),
                size,
            });
        }
        let out: Vec<f32> = dest_host
            .iter()
            .zip(src_host.iter())
            .map(|(d, s)| d + s)
            .collect();
        self.upload(&out, shape)
    }

    /// Reduce-sum **all** elements of `x` into a rank-0 scalar device handle.
    /// `shape` describes the input layout (`product(shape)` elements; an
    /// empty shape means a 1-element scalar).
    ///
    /// Lazy on backends that support it: Metal composes this into the MLX
    /// graph (`reshape -> sum_axis(0)`) and defers `mlx_eval` to whatever
    /// terminal op forces a host readback. CPU/CUDA remain eager and return
    /// a fully-realized handle.
    fn sum_all(&self, x: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle>;

    /// Row-wise softmax over the last dim. `shape` describes a contiguous
    /// tensor of rank ≥ 1; softmax is applied along the final axis.
    fn softmax_forward_last_axis(&self, x: &[f32], shape: &[usize]) -> Result<Vec<f32>> {
        cpu_softmax_forward_last_axis(x, shape)
    }

    /// Row-wise log-softmax over the last dim. Numerically stable
    /// (subtract max, log-sum-exp) — mirrors `ops::softmax::log_softmax`.
    fn log_softmax_forward_last_axis(&self, x: &[f32], shape: &[usize]) -> Result<Vec<f32>> {
        cpu_log_softmax_forward_last_axis(x, shape)
    }

    /// Device-handle variant of `softmax_forward_last_axis`. Lazy on backends
    /// that can compose softmax into their graph (Metal: `mlx_softmax_axis`);
    /// the default implementation falls back to `readback → host compute →
    /// upload` so CPU/CUDA need no special-case. M5.3b.2.
    fn softmax_last_axis(&self, x: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out = self.softmax_forward_last_axis(&host, shape)?;
        self.upload(&out, shape)
    }

    /// Device-handle variant of `log_softmax_forward_last_axis`. Lazy on
    /// backends that can compose into their graph (Metal uses
    /// `mlx_logsumexp_axis` + `mlx_subtract`); the default implementation
    /// falls back to `readback → host compute → upload`. M5.3b.2.
    fn log_softmax_last_axis(&self, x: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out = self.log_softmax_forward_last_axis(&host, shape)?;
        self.upload(&out, shape)
    }

    /// Device-handle variant of `cpu_log_softmax_backward`. Computes
    /// `grad_input = upstream - exp(log_softmax_output) * sum(upstream, axis=-1, keepdim=true)`
    /// row-wise over the last axis.
    ///
    /// `log_softmax_output` is the saved forward output (NOT the input —
    /// `softmax(x) = exp(log_softmax(x))` and the backward identity uses the
    /// softmax probability, which is just `exp(saved_output)`). `upstream`
    /// has the same shape as `log_softmax_output`.
    ///
    /// Wave 1 (post-M5.3b-nsys attribution): the default fallback runs
    /// the host formula via `cpu_log_softmax_backward`, so non-CUDA
    /// backends inherit correct behaviour. CUDA overrides this with a
    /// single per-row NVRTC kernel that consumes the saved forward output
    /// without a host roundtrip — kills the `[B, S, V]` × 4 B ≈ 1 GB DtoH
    /// copy that nsys identified as the single largest readback per
    /// training step (see
    /// `docs/research/2026-05-17-cuda-training-step-nsys-attribution.md`).
    fn log_softmax_last_axis_backward(
        &self,
        upstream: &DeviceHandle,
        log_softmax_output: &DeviceHandle,
        shape: &[usize],
    ) -> Result<DeviceHandle> {
        let upstream_host = self.readback(upstream)?;
        let output_host = self.readback(log_softmax_output)?;
        let grad = cpu_log_softmax_backward(&upstream_host, &output_host, shape)?;
        self.upload(&grad, shape)
    }

    /// Device-handle variant of `silu_forward`. Lazy on backends that can
    /// compose `x * sigmoid(x)` into their graph (Metal: `mlx_multiply` +
    /// `mlx_sigmoid`); the default implementation falls back to
    /// `readback → host compute → upload` so CPU/CUDA need no special-case.
    /// M5.3b.3.
    fn silu(&self, x: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out = self.silu_forward(&host)?;
        self.upload(&out, shape)
    }

    /// Device-handle variant of `exp_forward`. Lazy on backends with a
    /// native `exp` graph node (Metal: `mlx_exp`); the default
    /// implementation falls back to `readback → host compute → upload`
    /// so CPU/CUDA need no special-case. M5.3b.4.
    fn exp(&self, x: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out = self.exp_forward(&host)?;
        self.upload(&out, shape)
    }

    /// Elementwise `out = 1 / (1 + exp(-a))`.
    fn sigmoid_forward(&self, a: &[f32]) -> Result<Vec<f32>> {
        cpu_sigmoid_forward(a)
    }

    /// Device-handle variant of `sigmoid_forward`. Lazy on backends with a
    /// native `sigmoid` graph node (Metal: `mlx_sigmoid`); the default
    /// implementation falls back to `readback → host compute → upload`
    /// so CPU/CUDA need no special-case. M5.3b.18.
    fn sigmoid(&self, x: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out = self.sigmoid_forward(&host)?;
        self.upload(&out, shape)
    }

    /// Elementwise `out = a * b` over identically-sized contiguous tensors.
    fn mul_forward(&self, a: &[f32], b: &[f32]) -> Result<Vec<f32>> {
        cpu_mul_forward(a, b)
    }

    /// Device-handle variant of `mul_forward`. Lazy on backends that can
    /// compose `a * b` into their graph (Metal: `mlx_multiply`); default
    /// falls back to `readback(a) → readback(b) → host compute → upload`
    /// so CPU/CUDA need no special-case. Shapes must match on both sides
    /// (elementwise, not broadcasted — use `add_broadcast`'s `mul` twin if
    /// broadcast multiplication is ever needed). M5.3b.17.
    fn mul(&self, a: &DeviceHandle, b: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let a_host = self.readback(a)?;
        let b_host = self.readback(b)?;
        let out = self.mul_forward(&a_host, &b_host)?;
        self.upload(&out, shape)
    }

    /// Elementwise `out = a * s` for scalar `s`.
    fn mul_scalar_forward(&self, a: &[f32], s: f32) -> Result<Vec<f32>> {
        cpu_mul_scalar_forward(a, s)
    }

    /// Device-handle variant of `mul_scalar_forward`. Lazy on backends
    /// that can compose `x * s` into their graph (Metal: broadcast
    /// `mlx_multiply` against a rank-0 scalar `mlx_array`); the default
    /// implementation falls back to `readback → host compute → upload`
    /// so CPU/CUDA need no special-case. M5.3b.13.
    fn mul_scalar(&self, x: &DeviceHandle, s: f32, shape: &[usize]) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out = self.mul_scalar_forward(&host, s)?;
        self.upload(&out, shape)
    }

    /// P3: device-resident backward for `mul_scalar(x, k)`. Computes
    /// `grad_x[i] = upstream[i] * k` and returns an unevaluated handle.
    ///
    /// The default fallback runs `readback → host multiply → upload` so
    /// CPU/Metal inherit correct behaviour. CUDA overrides with a 1D
    /// NVRTC kernel.
    ///
    /// Wires the CE-loss backward chain that P2 / Wave 1 / M5.3b.x already
    /// device-overrode: `mul_scalar_backward` was the *first* host op in
    /// `d_loss → mul_scalar_backward → mean_backward → gather_backward →
    /// log_softmax_backward → matmul_backward`, so its host fallback
    /// demoted every downstream `device_path_ok` gate to host. Keeping
    /// this on-device unblocks the whole chain — see
    /// `docs/research/2026-05-17-cuda-training-architectural-correction.md`.
    fn mul_scalar_backward_device(
        &self,
        upstream_grad: &DeviceHandle,
        scale: f32,
        shape: &[usize],
    ) -> Result<DeviceHandle> {
        let upstream_host = self.readback(upstream_grad)?;
        let grad = self.mul_scalar_forward(&upstream_host, scale)?;
        self.upload(&grad, shape)
    }

    /// P3: device-resident backward for `mean(x)`. The forward reduces
    /// `elem_count = product(output_shape)` elements to a rank-0 scalar;
    /// the backward broadcasts `upstream_grad / elem_count` across
    /// `elem_count` slots of the returned `d_input` handle.
    ///
    /// `upstream_grad` must be a rank-0 scalar (shape `[]` or `[1]`).
    /// `output_shape` is the shape of the input to the original `mean`
    /// op (i.e. the shape of the returned `d_input`).
    ///
    /// The default fallback runs `readback scalar → host broadcast-scale
    /// → upload` so CPU/Metal inherit correct behaviour. CUDA overrides
    /// with a 1D NVRTC kernel that fetches the upstream scalar from
    /// device memory (free L1 broadcast) and writes one slot per thread.
    ///
    /// Pairs with `mul_scalar_backward_device` to keep the CE-loss
    /// backward chain device-resident — see
    /// `docs/research/2026-05-17-cuda-training-architectural-correction.md`.
    fn mean_backward_device(
        &self,
        upstream_grad: &DeviceHandle,
        output_shape: &[usize],
        elem_count: usize,
    ) -> Result<DeviceHandle> {
        let upstream_host = self.readback(upstream_grad)?;
        if upstream_host.len() != 1 {
            return Err(crate::AutogradError::ShapeMismatch {
                expected: Vec::new(),
                got: vec![upstream_host.len()],
            });
        }
        let inv = if elem_count == 0 {
            0.0
        } else {
            1.0 / elem_count as f32
        };
        let value = upstream_host[0] * inv;
        let grad = vec![value; elem_count];
        self.upload(&grad, output_shape)
    }

    /// Right-aligned broadcast-add `out[i..] = a[i..] + b[broadcast_offset(i)]`.
    ///
    /// `b_shape.len() <= a_shape.len()`. Each `b`-axis of size 1 broadcasts
    /// across the corresponding `a`-axis; otherwise the size must match.
    /// Output shape equals `a_shape`.
    fn add_broadcast_forward(
        &self,
        a: &[f32],
        a_shape: &[usize],
        b: &[f32],
        b_shape: &[usize],
    ) -> Result<Vec<f32>> {
        cpu_add_broadcast_forward(a, a_shape, b, b_shape)
    }

    /// Device-handle variant of `add_broadcast_forward`. Lazy on backends
    /// whose native add already broadcasts (Metal: `mlx_add` — NumPy-style
    /// right-aligned broadcasting, no explicit `broadcast_to` needed); the
    /// default implementation falls back to `readback → host compute →
    /// upload` so CPU/CUDA need no special-case. Output shape equals
    /// `a_shape` (the same contract as `add_broadcast_forward`). M5.3b.14.
    fn add_broadcast(
        &self,
        a: &DeviceHandle,
        a_shape: &[usize],
        b: &DeviceHandle,
        b_shape: &[usize],
    ) -> Result<DeviceHandle> {
        let a_host = self.readback(a)?;
        let b_host = self.readback(b)?;
        let out = self.add_broadcast_forward(&a_host, a_shape, &b_host, b_shape)?;
        self.upload(&out, a_shape)
    }

    /// Elementwise `out = exp(a)`.
    fn exp_forward(&self, a: &[f32]) -> Result<Vec<f32>> {
        cpu_exp_forward(a)
    }

    /// Elementwise `out = -a`.
    fn neg_forward(&self, a: &[f32]) -> Result<Vec<f32>> {
        cpu_neg_forward(a)
    }

    /// Elementwise GELU (tanh approximation), matches `ops::activation::gelu`.
    fn gelu_forward(&self, a: &[f32]) -> Result<Vec<f32>> {
        cpu_gelu_forward(a)
    }

    /// Elementwise SiLU (Swish) — `out = a * sigmoid(a)`.
    fn silu_forward(&self, a: &[f32]) -> Result<Vec<f32>> {
        cpu_silu_forward(a)
    }

    /// Row-wise RMSNorm over the last axis. `weight` has length = last_dim;
    /// `x` is a contiguous tensor of any rank ≥ 1 with last dim matching.
    fn rms_norm_forward(
        &self,
        x: &[f32],
        weight: &[f32],
        shape: &[usize],
        eps: f32,
    ) -> Result<Vec<f32>> {
        cpu_rms_norm_forward(x, weight, shape, eps)
    }

    /// Device-handle variant of `rms_norm_forward`. Lazy on backends with
    /// a native fused rms-norm op (Metal: `mlx_fast_rms_norm` over a
    /// borrowed `x` handle + per-call `weight` upload); the default
    /// implementation falls back to `readback → host compute → upload`.
    /// Backward path recomputes `inv_rms` host-side — see `ops::norm`
    /// for the saved-context encoding. M5.3b.6.
    fn rms_norm(
        &self,
        x: &DeviceHandle,
        weight: &[f32],
        shape: &[usize],
        eps: f32,
    ) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out = self.rms_norm_forward(&host, weight, shape, eps)?;
        self.upload(&out, shape)
    }

    /// Gather embedding rows by token ids.
    /// `weight` is `[vocab, dim]` row-major; `ids` has length `n_ids`.
    /// Returns a contiguous `[n_ids * dim]` buffer shaped by the caller.
    fn embedding_forward(
        &self,
        weight: &[f32],
        vocab: usize,
        dim: usize,
        ids: &[i32],
    ) -> Result<Vec<f32>> {
        cpu_embedding_forward(weight, vocab, dim, ids)
    }

    /// Device-handle variant of `embedding_forward`. Lazy on backends that
    /// can compose the row-gather into their eval stream (Metal: upload
    /// `ids` as a tiny int32 array + `mlx_take_axis` + reshape, no eval).
    /// Output shape is `[1, ids.len(), dim]` — matching
    /// `ops::embedding`'s convention of treating raw ids as a single batch
    /// row. Default implementation falls back to `readback → host compute →
    /// upload`. M5.3b.7.
    fn embedding(
        &self,
        table: &DeviceHandle,
        table_shape: &[usize],
        ids: &[i32],
    ) -> Result<DeviceHandle> {
        if table_shape.len() != 2 {
            return Err(crate::AutogradError::InvalidRank {
                expected: "2",
                got: table_shape.len(),
            });
        }
        let vocab = table_shape[0];
        let hidden = table_shape[1];
        let host = self.readback(table)?;
        let out = self.embedding_forward(&host, vocab, hidden, ids)?;
        self.upload(&out, &[1, ids.len(), hidden])
    }

    /// Device-handle lazy GELU (erf form), matching `ops::activation::gelu`'s
    /// CPU body: `0.5 * x * (1 + erf(x / sqrt(2)))`. NOT the tanh-approx
    /// variant exposed by `gelu_forward` — those two formulas differ at the
    /// ~1e-3 level, and `gelu_backward` hard-codes the erf-derivative via
    /// the saved input, so forward must stay on the erf form for the
    /// saved-input derivative to be consistent. Default implementation
    /// falls back to `readback → host erf compute → upload`. M5.3b.8.
    fn gelu(&self, x: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out: Vec<f32> = host
            .iter()
            .map(|&value| 0.5 * value * (1.0 + libm::erff(value * 0.707_106_77)))
            .collect();
        self.upload(&out, shape)
    }

    /// Reduce-sum over the last axis. Output has length `product(shape[..-1])`
    /// (or 1 if `shape.len() == 1`).
    fn sum_last_axis_forward(&self, x: &[f32], shape: &[usize]) -> Result<Vec<f32>> {
        cpu_sum_last_axis_forward(x, shape)
    }

    /// Reduce-mean over the last axis.
    fn mean_last_axis_forward(&self, x: &[f32], shape: &[usize]) -> Result<Vec<f32>> {
        cpu_mean_last_axis_forward(x, shape)
    }

    /// Rotary position embedding (NeoX / `rotate_half` layout, matches Qwen3.5).
    /// `x` is `[batch, heads, seq, head_dim]`; `cos`/`sin` are
    /// `[seq, rotary_dim/2]`, where `rotary_dim <= head_dim`. When
    /// `rotary_dim < head_dim`, only the prefix is rotated and the suffix is
    /// copied through unchanged.
    fn rope_forward(
        &self,
        x: &[f32],
        x_shape: &[usize],
        cos: &[f32],
        sin: &[f32],
    ) -> Result<Vec<f32>> {
        cpu_rope_forward(x, x_shape, cos, sin)
    }

    /// Device-handle variant of `rope_forward`. Lazy on backends that can
    /// compose the half-split rotation graph into their eval stream (Metal:
    /// `mlx_slice` → `mlx_multiply` → `mlx_subtract`/`mlx_add` → `mlx_concatenate_axis`,
    /// no eval). `cos`/`sin` stay as host slices — the caches are precomputed
    /// per seq length and seldom benefit from being device-resident, and
    /// keeping them host-side means no merge of device handles is required.
    /// Default implementation falls back to `readback → host compute →
    /// upload`. M5.3b.5.
    fn rope(
        &self,
        x: &DeviceHandle,
        x_shape: &[usize],
        cos: &[f32],
        sin: &[f32],
    ) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let out = self.rope_forward(&host, x_shape, cos, sin)?;
        self.upload(&out, x_shape)
    }

    /// Gather along the last axis: `out[prefix] = src[prefix * vocab + ids[prefix]]`.
    /// `src_shape[..-1]` dictates the prefix shape; `ids.len()` must equal the
    /// prefix product. The caller is expected to have bounds-checked the ids.
    fn gather_last_dim_forward(
        &self,
        src: &[f32],
        src_shape: &[usize],
        ids: &[i32],
    ) -> Result<Vec<f32>> {
        cpu_gather_last_dim_forward(src, src_shape, ids)
    }

    /// Device-handle variant of `gather_last_dim_forward`. Lazy on backends
    /// that can compose `flatten → take_axis → reshape` into their eval
    /// stream (Metal: `mlx_reshape` to `[prefix*vocab]`, `mlx_take_axis`
    /// with remapped `i * vocab + ids[i]` flat ids, `mlx_reshape` back to
    /// `src_shape[..-1]`). Default implementation falls back to
    /// `readback → host compute → upload`. Output shape is
    /// `src_shape[..-1]` (empty for rank-1 input). M5.3b.9.
    fn gather_last_dim(
        &self,
        src: &DeviceHandle,
        src_shape: &[usize],
        ids: &[i32],
    ) -> Result<DeviceHandle> {
        let host = self.readback(src)?;
        let out = self.gather_last_dim_forward(&host, src_shape, ids)?;
        let out_shape: Vec<usize> = if src_shape.len() <= 1 {
            Vec::new()
        } else {
            src_shape[..src_shape.len() - 1].to_vec()
        };
        self.upload(&out, &out_shape)
    }

    /// Device-handle backward for `gather_last_dim`. Zero-fills a
    /// `[prefix_rows, vocab] = src_shape` output and scatters the per-prefix
    /// `upstream` values into the `(row, ids[row])` slots. Equivalent to the
    /// flat `scatter_add_rows_forward(upstream, prefix_rows, 1,
    /// remapped_ids, prefix_rows * vocab)` path the host backward takes, but
    /// the trait-level signature exposes the natural `[B, S, V]` output
    /// shape so backends can pick block tiling (one block per prefix row of
    /// `vocab` cols) without un-flattening.
    ///
    /// `upstream` has length `product(src_shape[..-1])` (one scalar per
    /// prefix position). `indices.len() == prefix_rows == upstream.len()`.
    /// Negative or out-of-range indices are silently skipped, matching
    /// `cpu_gather_last_dim_backward` / `cpu_scatter_add_rows_forward`.
    ///
    /// Wave 1: CUDA overrides this with a single per-row NVRTC kernel so
    /// the `[B, S, V]` grad stays device-resident — keeps the `1 GB`
    /// scatter-add output off the host-roundtrip path that the host
    /// `gather_last_dim_backward` previously forced (see
    /// `docs/research/2026-05-17-cuda-training-step-nsys-attribution.md`).
    fn gather_last_dim_backward(
        &self,
        upstream: &DeviceHandle,
        indices: &[i32],
        src_shape: &[usize],
    ) -> Result<DeviceHandle> {
        let upstream_host = self.readback(upstream)?;
        let grad = cpu_gather_last_dim_backward(&upstream_host, indices, src_shape)?;
        self.upload(&grad, src_shape)
    }

    /// Pure-layout reshape: returns a handle whose view is `new_shape` over
    /// the same logical elements. Numel must match (`product(new_shape) ==
    /// product(old_shape)`); the caller is expected to have checked that.
    /// Default: readback → host (no-op reshape, contiguous) → upload.
    /// Metal overrides to `mlx_reshape` so the whole graph stays lazy —
    /// reshape is a free metadata op on MLX side. M5.3b.12.
    fn reshape(&self, x: &DeviceHandle, new_shape: &[usize]) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        self.upload(&host, new_shape)
    }

    /// Swap two axes of `x`. `old_shape` is the pre-swap shape; the caller is
    /// responsible for computing the post-swap shape (just swap the two
    /// entries). `axis1`/`axis2` must be valid axes into `old_shape`. Default:
    /// readback → host transpose loop → upload. Metal overrides to
    /// `mlx_transpose_axes` with a permutation that is identity except for
    /// the two swapped positions, composing into the lazy graph. M5.3b.12.
    fn transpose_axes_swap(
        &self,
        x: &DeviceHandle,
        old_shape: &[usize],
        axis1: usize,
        axis2: usize,
    ) -> Result<(DeviceHandle, Vec<usize>)> {
        let host = self.readback(x)?;
        let (data, new_shape) = cpu_transpose_swap(&host, old_shape, axis1, axis2)?;
        let handle = self.upload(&data, &new_shape)?;
        Ok((handle, new_shape))
    }

    /// Contiguous-stride slice of `x` over `old_shape` from per-axis `starts`
    /// (inclusive) to `ends` (exclusive). Returns a new device handle whose
    /// logical shape is `ends - starts` (caller computes). Default: readback →
    /// host slice loop → upload. Metal overrides to `mlx_slice` with
    /// strides=1, wrapping the non-contiguous view in `mlx_contiguous` so
    /// readback respects the sliced window (same rationale as the
    /// `transpose_axes_swap` override). M5.3b.16.
    fn slice(
        &self,
        x: &DeviceHandle,
        old_shape: &[usize],
        starts: &[usize],
        ends: &[usize],
    ) -> Result<DeviceHandle> {
        let host = self.readback(x)?;
        let (data, new_shape) = cpu_slice(&host, old_shape, starts, ends)?;
        self.upload(&data, &new_shape)
    }

    /// In-place AdamW step for a single parameter given host-resident
    /// gradient `grad` and device-resident `param` / `m` / `v` handles.
    ///
    /// Returns the updated `(param, m, v)` device handles. The caller owns
    /// installing them back into its store (`TensorStore::replace_device_handle`
    /// + its own moment map). Shape / length invariants:
    ///
    /// - `grad.len() == product(shape)` — the caller typically sources `grad`
    ///   via `store.to_host(grad_id)`; `matmul_backward` currently returns
    ///   host `Vec<f32>`, so keeping `grad` host avoids an upload-then-readback
    ///   round-trip just to land in this op.
    /// - `param` / `m` / `v` must already be device-resident and share `shape`.
    /// - `bc1` / `bc2` are the Adam bias-correction denominators
    ///   `1 - beta1^step` / `1 - beta2^step`, passed in so this op never sees
    ///   the step counter (matches how CUDA AdamW kernels are usually driven).
    ///
    /// Default implementation: `readback(param, m, v) → host formula → upload`.
    /// This is CPU-correct by construction and gives non-Metal backends a
    /// working fallback. Metal overrides to compose the update into its lazy
    /// MLX graph so `m` / `v` / `param` stay device-resident across steps —
    /// killing the ~200-param × param-size re-upload churn that the prior
    /// `get_mut`-triggered `Dirty::Host` path caused on Qwen3.5-class models
    /// (see `docs/experience/wins/2026-04-21-adamw-on-device-metal.md`).
    ///
    /// **Eval contract (M5.3b.11):** implementations MUST return the updated
    /// handles *unevaluated*. The caller (`AdamW::step_device`) collects every
    /// param's `(new_param, new_m, new_v)` triple and fires a single
    /// `backend.eval(&handles)` at the end of the optimizer step. This turns
    /// the per-step eval count from `num_params` (~200 on Qwen3.5) into `1`
    /// regardless of parameter count — the independent per-param MLX chains
    /// share no sub-node, so batching them into one eval is safe. Backends
    /// whose `eval` is a no-op (CPU default) silently get the old semantics
    /// (work already done during the formula); only lazy-graph backends
    /// (Metal) benefit from the batching, and they MUST NOT call
    /// `mlx_eval` inside this method.
    #[allow(clippy::too_many_arguments)]
    fn adamw_step(
        &self,
        param: &DeviceHandle,
        m: &DeviceHandle,
        v: &DeviceHandle,
        grad: &[f32],
        shape: &[usize],
        lr: f32,
        beta1: f32,
        beta2: f32,
        eps: f32,
        wd: f32,
        bc1: f32,
        bc2: f32,
    ) -> Result<(DeviceHandle, DeviceHandle, DeviceHandle)> {
        let size = shape_size(shape);
        if grad.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: grad.len(),
                shape: shape.to_vec(),
                size,
            });
        }
        let mut param_host = self.readback(param)?;
        let mut m_host = self.readback(m)?;
        let mut v_host = self.readback(v)?;
        if param_host.len() != size || m_host.len() != size || v_host.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: param_host.len().min(m_host.len()).min(v_host.len()),
                shape: shape.to_vec(),
                size,
            });
        }
        cpu_adamw_step_in_place(
            &mut param_host,
            &mut m_host,
            &mut v_host,
            grad,
            lr,
            beta1,
            beta2,
            eps,
            wd,
            bc1,
            bc2,
        );
        let new_param = self.upload(&param_host, shape)?;
        let new_m = self.upload(&m_host, shape)?;
        let new_v = self.upload(&v_host, shape)?;
        Ok((new_param, new_m, new_v))
    }

    /// Wave 2.0: device-grad variant of `adamw_step`. Accepts the gradient as
    /// a `DeviceHandle` so device-resident backward ops
    /// (`embedding_backward_device`, `add_broadcast_backward_device`,
    /// `matmul_backward_device`, ...) skip the per-param `to_host(grad_id)` DtoH
    /// that turned Wave 2 Commit A into a +1.8% wash (and added 41.5 GB DtoH /
    /// step). See `docs/experience/wins/2026-05-17-bench-pretrain-wave2a-embedding-addbcast.md`.
    ///
    /// Same semantics + eval contract as `adamw_step`: returns the updated
    /// `(param, m, v)` *unevaluated* so the caller batches a single terminal
    /// `backend.eval(...)` per optimizer step. Default impl: `readback(grad) →
    /// self.adamw_step(...)` so CPU/Metal silently inherit correctness through
    /// the host fallback. CUDA overrides to keep the gradient on-device and
    /// reuse the existing fused `adamw_step_f32` NVRTC kernel.
    #[allow(clippy::too_many_arguments)]
    fn adamw_step_device(
        &self,
        param: &DeviceHandle,
        m: &DeviceHandle,
        v: &DeviceHandle,
        grad: &DeviceHandle,
        shape: &[usize],
        lr: f32,
        beta1: f32,
        beta2: f32,
        eps: f32,
        wd: f32,
        bc1: f32,
        bc2: f32,
    ) -> Result<(DeviceHandle, DeviceHandle, DeviceHandle)> {
        let grad_host = self.readback(grad)?;
        self.adamw_step(
            param, m, v, &grad_host, shape, lr, beta1, beta2, eps, wd, bc1, bc2,
        )
    }

    /// Scatter-add rows into a `[vocab, feature_dim]` output.
    ///
    /// `upstream` is `[prefix_rows * feature_dim]` row-major. For each prefix
    /// position `row`, `upstream[row * feature_dim .. (row+1) * feature_dim]`
    /// is summed into `out[indices[row] * feature_dim .. (indices[row]+1) * feature_dim]`.
    /// Out-of-range or negative indices are skipped (matches the CPU/CUDA
    /// scatter-add semantics used by `embedding_backward` and
    /// `gather_last_dim_backward`). Covers both shapes:
    ///
    /// - `embedding_backward`: `feature_dim = hidden`, `vocab = weight_shape[0]`.
    /// - `gather_last_dim_backward`: `feature_dim = 1`, `vocab = src_shape.last()`.
    fn scatter_add_rows_forward(
        &self,
        upstream: &[f32],
        prefix_rows: usize,
        feature_dim: usize,
        indices: &[i32],
        vocab: usize,
    ) -> Result<Vec<f32>> {
        cpu_scatter_add_rows_forward(upstream, prefix_rows, feature_dim, indices, vocab)
    }

    /// Wave 2 Commit A: device-resident backward for `embedding`. Scatter-adds
    /// the per-token-position upstream gradient `[1, n_ids, hidden]` (or any
    /// rank that flattens to `n_ids * hidden`) into the `[vocab, hidden]`
    /// embedding table gradient. `atomicAdd` is mandatory — duplicate token
    /// ids within a single batch are normal (e.g. `the` appears N times in a
    /// 1024-token sequence) and must accumulate correctly.
    ///
    /// Default fallback runs `readback → cpu_scatter_add_rows_forward →
    /// upload` so CPU/Metal inherit correct behaviour. CUDA overrides with
    /// an NVRTC kernel that initializes the `[vocab, hidden]` output to zero
    /// and accumulates each `(b*S + s)`-row of upstream into
    /// `out[ids[b*S+s], :]` via `atomicAdd`.
    ///
    /// Keeps the embedding backward off the host so the `[B, S, H]` upstream
    /// tensor — second largest per-step DtoH in the P3.1 residue — never
    /// crosses PCIe. See
    /// `docs/research/2026-05-17-candle-kernel-vendor-survey.md` §1 for why
    /// hand-write (candle's `scatter_add` deliberately omits atomics).
    fn embedding_backward_device(
        &self,
        upstream_grad: &DeviceHandle,
        indices: &[i32],
        vocab_size: usize,
        hidden_dim: usize,
    ) -> Result<DeviceHandle> {
        let n_ids = indices.len();
        let upstream_host = self.readback(upstream_grad)?;
        let grad =
            self.scatter_add_rows_forward(&upstream_host, n_ids, hidden_dim, indices, vocab_size)?;
        self.upload(&grad, &[vocab_size, hidden_dim])
    }

    /// Wave 2 Commit A: device-resident backward for `add_broadcast`.
    /// Given the forward `out = a + broadcast(b, a_shape)`, this returns
    /// `grad_b = sum_over_broadcast_axes(upstream)` with output shape
    /// `b_shape`. Axes whose `b_shape` dim is 1 (or are absent from `b_shape`
    /// via right-alignment) are reduced over; matching axes pass through.
    ///
    /// `upstream` has shape `a_shape` (the output shape of the forward). The
    /// reduction is implemented as one block per output element — each block
    /// strides through the broadcast-source slots and shared-memory-reduces.
    ///
    /// Default fallback runs `readback → host loop (mirrors
    /// `add_broadcast_backward` host path) → upload`. CUDA overrides with an
    /// NVRTC kernel.
    fn add_broadcast_backward_device(
        &self,
        upstream: &DeviceHandle,
        a_shape: &[usize],
        b_shape: &[usize],
    ) -> Result<DeviceHandle> {
        validate_broadcast(a_shape, b_shape)?;
        let upstream_host = self.readback(upstream)?;
        let out_total: usize = if a_shape.is_empty() {
            1
        } else {
            a_shape.iter().product()
        };
        if upstream_host.len() != out_total {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: upstream_host.len(),
                shape: a_shape.to_vec(),
                size: out_total,
            });
        }
        let b_size: usize = if b_shape.is_empty() {
            1
        } else {
            b_shape.iter().product()
        };
        let mut grad_b = vec![0.0_f32; b_size];
        for (out_index, value) in upstream_host.iter().enumerate() {
            let offset = broadcast_offset(out_index, a_shape, b_shape);
            grad_b[offset] += *value;
        }
        self.upload(&grad_b, b_shape)
    }

    /// Wave 2.1: device-resident backward for `silu(x)`. Elementwise
    /// `grad_x[i] = upstream[i] * silu'(x[i])` where
    /// `silu'(x) = sigmoid(x) * (1 + x * (1 - sigmoid(x)))`. The saved
    /// context is the original input `x` (not the output), matching the
    /// host `silu_backward`.
    ///
    /// Default fallback: `readback(upstream) → readback(x) → host loop →
    /// upload`. CUDA overrides with a 1D NVRTC kernel. Returned handle is
    /// unevaluated per the M5.3b.11 batched-eval contract.
    fn silu_backward_device(
        &self,
        upstream: &DeviceHandle,
        x: &DeviceHandle,
        shape: &[usize],
    ) -> Result<DeviceHandle> {
        let upstream_host = self.readback(upstream)?;
        let x_host = self.readback(x)?;
        let size = shape_size(shape);
        if upstream_host.len() != size || x_host.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: upstream_host.len().min(x_host.len()),
                shape: shape.to_vec(),
                size,
            });
        }
        let grad: Vec<f32> = x_host
            .iter()
            .zip(upstream_host.iter())
            .map(|(&xv, &up)| {
                let sigmoid = 1.0 / (1.0 + (-xv).exp());
                let deriv = sigmoid + (xv * sigmoid * (1.0 - sigmoid));
                up * deriv
            })
            .collect();
        self.upload(&grad, shape)
    }

    /// Wave 2.1: device-resident backward for `gelu(x)` (erf form, matches
    /// the autograd `gelu_host_eager` forward). Elementwise
    /// `grad_x[i] = upstream[i] * gelu'(x[i])` where
    /// `gelu'(x) = 0.5*(1 + erf(x/√2)) + x * (1/√(2π)) * exp(-x²/2)`.
    ///
    /// Default fallback: `readback → host loop → upload`. CUDA overrides
    /// with a 1D NVRTC kernel. Returned handle is unevaluated.
    fn gelu_backward_device(
        &self,
        upstream: &DeviceHandle,
        x: &DeviceHandle,
        shape: &[usize],
    ) -> Result<DeviceHandle> {
        const INV_SQRT_2: f32 = 0.707_106_77;
        const INV_SQRT_2PI: f32 = 0.398_942_3;
        let upstream_host = self.readback(upstream)?;
        let x_host = self.readback(x)?;
        let size = shape_size(shape);
        if upstream_host.len() != size || x_host.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: upstream_host.len().min(x_host.len()),
                shape: shape.to_vec(),
                size,
            });
        }
        let grad: Vec<f32> = x_host
            .iter()
            .zip(upstream_host.iter())
            .map(|(&xv, &up)| {
                let erf_term = libm::erff(xv * INV_SQRT_2);
                let exp_term = (-0.5 * xv * xv).exp();
                let deriv = 0.5 * (1.0 + erf_term) + (xv * INV_SQRT_2PI * exp_term);
                up * deriv
            })
            .collect();
        self.upload(&grad, shape)
    }

    /// Wave 2.1: device-resident backward for `sigmoid(x)`. Consumes the
    /// saved output `y`: `grad_x[i] = upstream[i] * y[i] * (1 - y[i])`.
    ///
    /// Default fallback: `readback → host loop → upload`. CUDA overrides
    /// with a 1D NVRTC kernel.
    fn sigmoid_backward_device(
        &self,
        upstream: &DeviceHandle,
        y: &DeviceHandle,
        shape: &[usize],
    ) -> Result<DeviceHandle> {
        let upstream_host = self.readback(upstream)?;
        let y_host = self.readback(y)?;
        let size = shape_size(shape);
        if upstream_host.len() != size || y_host.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: upstream_host.len().min(y_host.len()),
                shape: shape.to_vec(),
                size,
            });
        }
        let grad: Vec<f32> = y_host
            .iter()
            .zip(upstream_host.iter())
            .map(|(&yv, &up)| up * yv * (1.0 - yv))
            .collect();
        self.upload(&grad, shape)
    }

    /// Wave 2.1: device-resident backward for `exp(x)`. Consumes the saved
    /// output `y = exp(x)`: `grad_x[i] = upstream[i] * y[i]`.
    ///
    /// Default fallback: `readback → host multiply → upload`. CUDA
    /// overrides with a 1D NVRTC kernel.
    fn exp_backward_device(
        &self,
        upstream: &DeviceHandle,
        y: &DeviceHandle,
        shape: &[usize],
    ) -> Result<DeviceHandle> {
        let upstream_host = self.readback(upstream)?;
        let y_host = self.readback(y)?;
        let size = shape_size(shape);
        if upstream_host.len() != size || y_host.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: upstream_host.len().min(y_host.len()),
                shape: shape.to_vec(),
                size,
            });
        }
        let grad: Vec<f32> = y_host
            .iter()
            .zip(upstream_host.iter())
            .map(|(&yv, &up)| up * yv)
            .collect();
        self.upload(&grad, shape)
    }

    /// Wave 2.1: device-resident backward for `mul(a, b)`. Returns
    /// `(grad_a, grad_b)` where `grad_a[i] = upstream[i] * b[i]` and
    /// `grad_b[i] = upstream[i] * a[i]`. `need_grad_a` / `need_grad_b`
    /// short-circuit each side to `None` (mirrors `matmul_backward_device`).
    ///
    /// Default fallback: `readback → host multiply → upload` for each
    /// requested side. CUDA overrides with two 1D NVRTC kernels.
    fn mul_backward_device(
        &self,
        upstream: &DeviceHandle,
        a: &DeviceHandle,
        b: &DeviceHandle,
        shape: &[usize],
        need_grad_a: bool,
        need_grad_b: bool,
    ) -> Result<(Option<DeviceHandle>, Option<DeviceHandle>)> {
        if !need_grad_a && !need_grad_b {
            return Ok((None, None));
        }
        let upstream_host = self.readback(upstream)?;
        let a_host = if need_grad_b {
            Some(self.readback(a)?)
        } else {
            None
        };
        let b_host = if need_grad_a {
            Some(self.readback(b)?)
        } else {
            None
        };
        let size = shape_size(shape);
        if upstream_host.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: upstream_host.len(),
                shape: shape.to_vec(),
                size,
            });
        }
        let grad_a = if need_grad_a {
            let b = b_host.as_ref().expect("requested above");
            let grad: Vec<f32> = upstream_host
                .iter()
                .zip(b.iter())
                .map(|(&up, &bv)| up * bv)
                .collect();
            Some(self.upload(&grad, shape)?)
        } else {
            None
        };
        let grad_b = if need_grad_b {
            let a = a_host.as_ref().expect("requested above");
            let grad: Vec<f32> = upstream_host
                .iter()
                .zip(a.iter())
                .map(|(&up, &av)| up * av)
                .collect();
            Some(self.upload(&grad, shape)?)
        } else {
            None
        };
        Ok((grad_a, grad_b))
    }

    /// Wave 2.1: device-resident backward for `rms_norm(x, weight, eps)`.
    /// Returns `(grad_x, grad_w)` where each side is gated by the
    /// corresponding `need_grad_*` flag (default impl skips the host
    /// allocation for skipped sides).
    ///
    /// Math (mirrors `cpu_rmsnorm_backward`):
    ///   inv_rms[r] = 1 / sqrt(mean(x[r,:]^2) + eps)
    ///   dot[r]     = sum_j(upstream[r,j] * weight[j] * x[r,j])
    ///   grad_x[r,j] = inv*upstream[r,j]*weight[j] - x[r,j]*inv*inv*dot/H
    ///   grad_w[j]   = sum_r(upstream[r,j] * x[r,j] * inv_rms[r])
    ///
    /// Default fallback: `readback → host loop → upload`. CUDA overrides
    /// with three NVRTC kernels (per-row inv_rms scratch, then per-row
    /// grad_x with shared-mem `dot` reduce, then per-col grad_w reduce).
    fn rms_norm_backward_device(
        &self,
        upstream: &DeviceHandle,
        x: &DeviceHandle,
        weight: &DeviceHandle,
        shape: &[usize],
        eps: f32,
        need_grad_x: bool,
        need_grad_w: bool,
    ) -> Result<(Option<DeviceHandle>, Option<DeviceHandle>)> {
        if !need_grad_x && !need_grad_w {
            return Ok((None, None));
        }
        let hidden = *shape.last().ok_or(crate::AutogradError::InvalidRank {
            expected: "at least 1",
            got: 0,
        })?;
        let total = shape_size(shape);
        let rows = total.checked_div(hidden).unwrap_or(0);

        let upstream_host = self.readback(upstream)?;
        let x_host = self.readback(x)?;
        let weight_host = self.readback(weight)?;
        if upstream_host.len() != total || x_host.len() != total || weight_host.len() != hidden {
            return Err(crate::AutogradError::ShapeMismatch {
                expected: shape.to_vec(),
                got: vec![upstream_host.len()],
            });
        }

        // Per-row inv_rms.
        let mut inv_rms = vec![0.0_f32; rows];
        for (row, inv_slot) in inv_rms.iter_mut().enumerate() {
            let base = row * hidden;
            let mut sum_sq = 0.0_f32;
            for col in 0..hidden {
                let v = x_host[base + col];
                sum_sq += v * v;
            }
            *inv_slot = 1.0 / ((sum_sq / hidden as f32) + eps).sqrt();
        }

        let grad_x = if need_grad_x {
            let mut grad = vec![0.0_f32; total];
            for (row, &inv) in inv_rms.iter().enumerate() {
                let base = row * hidden;
                let mut dot = 0.0_f32;
                for col in 0..hidden {
                    dot += upstream_host[base + col] * weight_host[col] * x_host[base + col];
                }
                let correction = inv * inv * dot / hidden as f32;
                for col in 0..hidden {
                    grad[base + col] = (inv * upstream_host[base + col] * weight_host[col])
                        - (x_host[base + col] * inv * correction);
                }
            }
            Some(self.upload(&grad, shape)?)
        } else {
            None
        };
        let grad_w = if need_grad_w {
            let mut grad = vec![0.0_f32; hidden];
            for (row, &inv) in inv_rms.iter().enumerate() {
                let base = row * hidden;
                for col in 0..hidden {
                    grad[col] += upstream_host[base + col] * x_host[base + col] * inv;
                }
            }
            Some(self.upload(&grad, &[hidden])?)
        } else {
            None
        };
        Ok((grad_x, grad_w))
    }

    /// Wave 2.1: device-resident backward for `rope(x, cos, sin)`. The
    /// backward is identical to the forward with `sin` negated:
    ///   grad_x = rope_forward(upstream, cos, -sin)
    ///
    /// `cos`/`sin` stay host-side (mirrors `rope` forward — caches are
    /// per-seq and seldom benefit from being device-resident).
    ///
    /// Default fallback: `readback(upstream) → host neg(sin) →
    /// cpu_rope_forward → upload`. CUDA overrides with a dedicated NVRTC
    /// kernel that inlines the sign flip.
    fn rope_backward_device(
        &self,
        upstream: &DeviceHandle,
        x_shape: &[usize],
        cos: &[f32],
        sin: &[f32],
    ) -> Result<DeviceHandle> {
        let upstream_host = self.readback(upstream)?;
        let neg_sin: Vec<f32> = sin.iter().map(|&v| -v).collect();
        let grad = cpu_rope_forward(&upstream_host, x_shape, cos, &neg_sin)?;
        self.upload(&grad, x_shape)
    }
}

#[derive(Debug, Default, Clone, Copy)]
pub struct CpuBackend;

impl Backend for CpuBackend {
    fn device(&self) -> Device {
        Device::Cpu
    }

    fn upload(&self, host: &[f32], _shape: &[usize]) -> Result<DeviceHandle> {
        Ok(DeviceHandle::Cpu(host.to_vec()))
    }

    fn readback(&self, handle: &DeviceHandle) -> Result<Vec<f32>> {
        match handle {
            DeviceHandle::Cpu(data) => Ok(data.clone()),
            #[cfg(feature = "metal")]
            DeviceHandle::Metal(_) => Err(crate::AutogradError::TapeInvariant(
                "cpu backend cannot read back a metal device handle",
            )),
            #[cfg(feature = "cuda")]
            DeviceHandle::Cuda(_) => Err(crate::AutogradError::TapeInvariant(
                "cpu backend cannot read back a cuda device handle",
            )),
        }
    }

    fn eval(&self, _handles: &[&DeviceHandle]) -> Result<()> {
        Ok(())
    }

    #[allow(irrefutable_let_patterns)]
    fn matmul(
        &self,
        a: &DeviceHandle,
        a_shape: &[usize],
        b: &DeviceHandle,
        b_shape: &[usize],
    ) -> Result<(DeviceHandle, Vec<usize>)> {
        let DeviceHandle::Cpu(a_data) = a else {
            return Err(crate::AutogradError::TapeInvariant(
                "cpu backend cannot matmul a non-cpu device handle",
            ));
        };
        let DeviceHandle::Cpu(b_data) = b else {
            return Err(crate::AutogradError::TapeInvariant(
                "cpu backend cannot matmul a non-cpu device handle",
            ));
        };
        let (out, out_shape) = cpu_matmul_forward(a_data, a_shape, b_data, b_shape)?;
        Ok((DeviceHandle::Cpu(out), out_shape))
    }

    fn matmul_forward(
        &self,
        a: &[f32],
        a_shape: &[usize],
        b: &[f32],
        b_shape: &[usize],
    ) -> Result<(Vec<f32>, Vec<usize>)> {
        cpu_matmul_forward(a, a_shape, b, b_shape)
    }

    #[allow(irrefutable_let_patterns)]
    fn add(&self, a: &DeviceHandle, b: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let DeviceHandle::Cpu(a_data) = a else {
            return Err(crate::AutogradError::TapeInvariant(
                "cpu backend cannot add a non-cpu device handle",
            ));
        };
        let DeviceHandle::Cpu(b_data) = b else {
            return Err(crate::AutogradError::TapeInvariant(
                "cpu backend cannot add a non-cpu device handle",
            ));
        };
        let size = shape_size(shape);
        if a_data.len() != size || b_data.len() != size {
            return Err(crate::AutogradError::ShapeMismatch {
                expected: vec![size],
                got: vec![a_data.len().min(b_data.len())],
            });
        }
        let out: Vec<f32> = a_data
            .iter()
            .zip(b_data.iter())
            .map(|(lhs, rhs)| lhs + rhs)
            .collect();
        Ok(DeviceHandle::Cpu(out))
    }

    #[allow(irrefutable_let_patterns)]
    fn sum_all(&self, x: &DeviceHandle, shape: &[usize]) -> Result<DeviceHandle> {
        let DeviceHandle::Cpu(data) = x else {
            return Err(crate::AutogradError::TapeInvariant(
                "cpu backend cannot sum a non-cpu device handle",
            ));
        };
        let size = shape_size(shape);
        if data.len() != size {
            return Err(crate::AutogradError::DataLengthMismatch {
                len: data.len(),
                shape: shape.to_vec(),
                size,
            });
        }
        let total: f32 = data.iter().sum();
        Ok(DeviceHandle::Cpu(vec![total]))
    }
}

fn shape_size(shape: &[usize]) -> usize {
    if shape.is_empty() {
        1
    } else {
        shape.iter().product()
    }
}

/// CPU reference implementation of row-major matmul (2D + batched 3D).
/// Exposed so other backends can reuse it as a fallback.
pub fn cpu_matmul_forward(
    a: &[f32],
    a_shape: &[usize],
    b: &[f32],
    b_shape: &[usize],
) -> Result<(Vec<f32>, Vec<usize>)> {
    use crate::AutogradError;
    match (a_shape.len(), b_shape.len()) {
        (2, 2) => {
            let out_shape = matmul_output_shape(a_shape, b_shape)?;
            let m = a_shape[0];
            let k = a_shape[1];
            let n = b_shape[1];
            let mut out = vec![0.0f32; m * n];
            for row in 0..m {
                let a_row = &a[row * k..(row + 1) * k];
                let out_row = &mut out[row * n..(row + 1) * n];
                for inner in 0..k {
                    let a_value = a_row[inner];
                    let b_row = &b[inner * n..(inner + 1) * n];
                    for col in 0..n {
                        out_row[col] += a_value * b_row[col];
                    }
                }
            }
            Ok((out, out_shape))
        }
        (3, 3) => {
            let out_shape = matmul_output_shape(a_shape, b_shape)?;
            let batch = a_shape[0];
            let m = a_shape[1];
            let k = a_shape[2];
            let n = b_shape[2];
            let mut out = vec![0.0f32; batch * m * n];
            let a_batch_stride = m * k;
            let b_batch_stride = k * n;
            let out_batch_stride = m * n;
            for batch_index in 0..batch {
                let a_base = batch_index * a_batch_stride;
                let b_base = batch_index * b_batch_stride;
                let out_base = batch_index * out_batch_stride;
                for row in 0..m {
                    let a_row = &a[a_base + (row * k)..a_base + ((row + 1) * k)];
                    let out_row = &mut out[out_base + (row * n)..out_base + ((row + 1) * n)];
                    for inner in 0..k {
                        let a_value = a_row[inner];
                        let b_row = &b[b_base + (inner * n)..b_base + ((inner + 1) * n)];
                        for col in 0..n {
                            out_row[col] += a_value * b_row[col];
                        }
                    }
                }
            }
            Ok((out, out_shape))
        }
        _ => Err(AutogradError::InvalidRank {
            expected: "both operands must be rank-2 or rank-3",
            got: a_shape.len().max(b_shape.len()),
        }),
    }
}

/// CPU reference matmul backward. Computes `grad_a = grad_out @ B^T` and
/// `grad_b = A^T @ grad_out`. Physically transposes the last two axes of the
/// saved operand on the host and then calls `cpu_matmul_forward` — this is
/// the authoritative numerical reference every GPU backend must match.
///
/// `need_grad_a`/`need_grad_b` skip the corresponding SGEMM when false; the
/// returned `Vec<f32>` is empty in that case so callers can cheaply detect
/// "no grad produced" without allocating.
pub fn cpu_matmul_backward(
    a: &[f32],
    a_shape: &[usize],
    b: &[f32],
    b_shape: &[usize],
    grad_out: &[f32],
    grad_out_shape: &[usize],
    need_grad_a: bool,
    need_grad_b: bool,
) -> Result<(Vec<f32>, Vec<f32>)> {
    let expected_out = matmul_output_shape(a_shape, b_shape)?;
    if grad_out_shape != expected_out.as_slice() {
        return Err(crate::AutogradError::ShapeMismatch {
            expected: expected_out,
            got: grad_out_shape.to_vec(),
        });
    }

    let grad_a = if need_grad_a {
        // grad_a = grad_out @ b^T
        let (b_t, b_t_shape) = transpose_last_two_ref(b, b_shape);
        let (data, _) = cpu_matmul_forward(grad_out, grad_out_shape, &b_t, &b_t_shape)?;
        data
    } else {
        Vec::new()
    };
    let grad_b = if need_grad_b {
        // grad_b = a^T @ grad_out
        let (a_t, a_t_shape) = transpose_last_two_ref(a, a_shape);
        let (data, _) = cpu_matmul_forward(&a_t, &a_t_shape, grad_out, grad_out_shape)?;
        data
    } else {
        Vec::new()
    };
    Ok((grad_a, grad_b))
}

/// Transpose the inner-most two axes of a rank-2 or rank-3 row-major buffer.
/// Pure-host scratch used by `cpu_matmul_backward` and the `no-cuda`
/// type-check path of the CUDA backend.
pub(crate) fn transpose_last_two_ref(data: &[f32], shape: &[usize]) -> (Vec<f32>, Vec<usize>) {
    match shape.len() {
        2 => {
            let rows = shape[0];
            let cols = shape[1];
            let mut out = vec![0.0f32; rows * cols];
            for row in 0..rows {
                for col in 0..cols {
                    out[col * rows + row] = data[row * cols + col];
                }
            }
            (out, vec![cols, rows])
        }
        3 => {
            let batch = shape[0];
            let rows = shape[1];
            let cols = shape[2];
            let plane = rows * cols;
            let mut out = vec![0.0f32; batch * plane];
            for batch_index in 0..batch {
                let base = batch_index * plane;
                for row in 0..rows {
                    for col in 0..cols {
                        out[base + col * rows + row] = data[base + row * cols + col];
                    }
                }
            }
            (out, vec![batch, cols, rows])
        }
        _ => (data.to_vec(), shape.to_vec()),
    }
}

/// CPU reference for row-wise softmax over the last axis. Matches the
/// numerically-stable implementation in `ops::softmax::softmax` so that
/// backends can fall back to this when GPU acceleration is unavailable.
pub fn cpu_softmax_forward_last_axis(x: &[f32], shape: &[usize]) -> Result<Vec<f32>> {
    let last_dim = *shape.last().ok_or(crate::AutogradError::InvalidRank {
        expected: "at least 1",
        got: 0,
    })?;
    if last_dim == 0 {
        return Err(crate::AutogradError::InvalidRank {
            expected: "non-zero last dim",
            got: 0,
        });
    }
    let rows = x.len() / last_dim;
    let mut out = vec![0.0f32; x.len()];
    for row in 0..rows {
        let base = row * last_dim;
        let slice = &x[base..base + last_dim];
        let max_value = slice.iter().copied().fold(f32::NEG_INFINITY, f32::max);
        let denom = slice
            .iter()
            .map(|value| (*value - max_value).exp())
            .sum::<f32>();
        for col in 0..last_dim {
            out[base + col] = (slice[col] - max_value).exp() / denom;
        }
    }
    Ok(out)
}

/// CPU reference for row-wise log-softmax over the last axis.
pub fn cpu_log_softmax_forward_last_axis(x: &[f32], shape: &[usize]) -> Result<Vec<f32>> {
    let last_dim = *shape.last().ok_or(crate::AutogradError::InvalidRank {
        expected: "at least 1",
        got: 0,
    })?;
    if last_dim == 0 {
        return Err(crate::AutogradError::InvalidRank {
            expected: "non-zero last dim",
            got: 0,
        });
    }
    let rows = x.len() / last_dim;
    let mut out = vec![0.0f32; x.len()];
    for row in 0..rows {
        let base = row * last_dim;
        let slice = &x[base..base + last_dim];
        let max_value = slice.iter().copied().fold(f32::NEG_INFINITY, f32::max);
        let denom = slice
            .iter()
            .map(|value| (*value - max_value).exp())
            .sum::<f32>();
        let log_denom = denom.ln();
        for col in 0..last_dim {
            out[base + col] = (slice[col] - max_value) - log_denom;
        }
    }
    Ok(out)
}

/// CPU reference for `log_softmax_last_axis_backward`. Computes
/// `grad_input[i, j] = upstream[i, j] - exp(log_softmax_output[i, j]) * sum_j(upstream[i, j])`
/// row-wise over the last axis. `log_softmax_output` is the saved
/// forward output — `softmax(x) = exp(log_softmax(x))`, so the
/// derivative identity reuses it without recomputing softmax.
///
/// Mirrors the inline math in `ops::softmax::log_softmax_backward`
/// (host-eager path). Kept as a free function so the device-handle
/// fallback in `Backend::log_softmax_last_axis_backward` can reuse the
/// same reference and parity tests can compare device against CPU.
pub fn cpu_log_softmax_backward(
    upstream: &[f32],
    log_softmax_output: &[f32],
    shape: &[usize],
) -> Result<Vec<f32>> {
    let last_dim = *shape.last().ok_or(crate::AutogradError::InvalidRank {
        expected: "at least 1",
        got: 0,
    })?;
    if last_dim == 0 {
        return Err(crate::AutogradError::InvalidRank {
            expected: "non-zero last dim",
            got: 0,
        });
    }
    let expected = shape_size(shape);
    if upstream.len() != expected {
        return Err(crate::AutogradError::DataLengthMismatch {
            len: upstream.len(),
            shape: shape.to_vec(),
            size: expected,
        });
    }
    if log_softmax_output.len() != expected {
        return Err(crate::AutogradError::DataLengthMismatch {
            len: log_softmax_output.len(),
            shape: shape.to_vec(),
            size: expected,
        });
    }
    let rows = expected / last_dim;
    let mut grad = vec![0.0_f32; expected];
    for row in 0..rows {
        let base = row * last_dim;
        let mut sum_grad = 0.0_f32;
        for col in 0..last_dim {
            sum_grad += upstream[base + col];
        }
        for col in 0..last_dim {
            grad[base + col] =
                upstream[base + col] - log_softmax_output[base + col].exp() * sum_grad;
        }
    }
    Ok(grad)
}

/// CPU reference `out = a * b` for equal-length contiguous slices.
pub fn cpu_mul_forward(a: &[f32], b: &[f32]) -> Result<Vec<f32>> {
    if a.len() != b.len() {
        return Err(crate::AutogradError::ShapeMismatch {
            expected: vec![a.len()],
            got: vec![b.len()],
        });
    }
    Ok(a.iter().zip(b.iter()).map(|(x, y)| x * y).collect())
}

/// CPU reference `out = a * s`.
pub fn cpu_mul_scalar_forward(a: &[f32], s: f32) -> Result<Vec<f32>> {
    Ok(a.iter().map(|x| x * s).collect())
}

/// CPU reference right-aligned broadcast-add.
///
/// Output shape equals `a_shape`; `b` is broadcast into `a`. `b_shape.len()`
/// must be `<= a_shape.len()`; each matching `b`-axis must be either `1` or
/// equal to the corresponding `a`-axis. See `broadcast_offset` for the
/// index rule.
pub fn cpu_add_broadcast_forward(
    a: &[f32],
    a_shape: &[usize],
    b: &[f32],
    b_shape: &[usize],
) -> Result<Vec<f32>> {
    validate_broadcast(a_shape, b_shape)?;
    let a_size: usize = shape_size(a_shape);
    let b_size: usize = shape_size(b_shape);
    if a.len() != a_size {
        return Err(crate::AutogradError::DataLengthMismatch {
            len: a.len(),
            shape: a_shape.to_vec(),
            size: a_size,
        });
    }
    if b.len() != b_size {
        return Err(crate::AutogradError::DataLengthMismatch {
            len: b.len(),
            shape: b_shape.to_vec(),
            size: b_size,
        });
    }
    let mut out = vec![0.0f32; a_size];
    for (index, slot) in out.iter_mut().enumerate() {
        *slot = a[index] + b[broadcast_offset(index, a_shape, b_shape)];
    }
    Ok(out)
}

/// Validate that `b_shape` is right-aligned broadcast-compatible into `a_shape`.
pub(crate) fn validate_broadcast(a_shape: &[usize], b_shape: &[usize]) -> Result<()> {
    if b_shape.len() > a_shape.len() {
        return Err(crate::AutogradError::ShapeMismatch {
            expected: a_shape.to_vec(),
            got: b_shape.to_vec(),
        });
    }

    let rank_offset = a_shape.len() - b_shape.len();
    for (index, &dim) in b_shape.iter().enumerate() {
        let target = a_shape[rank_offset + index];
        if dim != 1 && dim != target {
            return Err(crate::AutogradError::ShapeMismatch {
                expected: a_shape.to_vec(),
                got: b_shape.to_vec(),
            });
        }
    }

    Ok(())
}

/// Map an output linear index in `out_shape` to the corresponding flat offset
/// into a right-aligned broadcast operand with shape `b_shape`.
pub(crate) fn broadcast_offset(out_index: usize, out_shape: &[usize], b_shape: &[usize]) -> usize {
    if b_shape.is_empty() {
        return 0;
    }

    let coords = linear_to_coords(out_index, out_shape);
    let rank_offset = out_shape.len() - b_shape.len();
    let b_strides = broadcast_strides(b_shape);
    let mut offset = 0usize;
    for (index, stride) in b_strides.iter().enumerate() {
        let coord = if b_shape[index] == 1 {
            0
        } else {
            coords[rank_offset + index]
        };
        offset += coord * stride;
    }
    offset
}

/// Row-major contiguous strides for `shape`. Shared helper used by broadcast
/// math (not the `Tensor` layout stride — that lives in `tensor.rs`).
pub(crate) fn broadcast_strides(shape: &[usize]) -> Vec<usize> {
    if shape.is_empty() {
        return Vec::new();
    }

    let mut strides = vec![0; shape.len()];
    let mut stride = 1usize;
    for (index, dim) in shape.iter().enumerate().rev() {
        strides[index] = stride;
        stride *= *dim;
    }
    strides
}

/// Unravel a linear index into per-axis coordinates (row-major).
pub(crate) fn linear_to_coords(mut linear: usize, shape: &[usize]) -> Vec<usize> {
    if shape.is_empty() {
        return Vec::new();
    }

    let mut coords = vec![0; shape.len()];
    for index in (0..shape.len()).rev() {
        let dim = shape[index];
        coords[index] = linear % dim;
        linear /= dim;
    }
    coords
}

/// CPU reference `out = exp(a)`.
pub fn cpu_exp_forward(a: &[f32]) -> Result<Vec<f32>> {
    Ok(a.iter().map(|x| x.exp()).collect())
}

/// CPU reference `out = -a`.
pub fn cpu_neg_forward(a: &[f32]) -> Result<Vec<f32>> {
    Ok(a.iter().map(|x| -x).collect())
}

/// CPU reference GELU (tanh approximation). Matches the CUDA `gelu_f32` kernel.
pub fn cpu_gelu_forward(a: &[f32]) -> Result<Vec<f32>> {
    const K: f32 = 0.797_884_6_f32; // sqrt(2/pi)
    Ok(a.iter()
        .map(|&x| {
            let inner = K * (x + 0.044_715_f32 * x * x * x);
            0.5_f32 * x * (1.0_f32 + inner.tanh())
        })
        .collect())
}

/// CPU reference SiLU (Swish): `out = a * sigmoid(a)`.
pub fn cpu_silu_forward(a: &[f32]) -> Result<Vec<f32>> {
    Ok(a.iter()
        .map(|&x| x * (1.0_f32 / (1.0_f32 + (-x).exp())))
        .collect())
}

/// CPU reference sigmoid: `out = 1 / (1 + exp(-a))`.
pub fn cpu_sigmoid_forward(a: &[f32]) -> Result<Vec<f32>> {
    Ok(a.iter()
        .map(|&x| 1.0_f32 / (1.0_f32 + (-x).exp()))
        .collect())
}

/// CPU reference RMSNorm over the last axis.
pub fn cpu_rms_norm_forward(
    x: &[f32],
    weight: &[f32],
    shape: &[usize],
    eps: f32,
) -> Result<Vec<f32>> {
    let last_dim = *shape.last().ok_or(crate::AutogradError::InvalidRank {
        expected: "at least 1",
        got: 0,
    })?;
    if last_dim == 0 {
        return Err(crate::AutogradError::InvalidRank {
            expected: "non-zero last dim",
            got: 0,
        });
    }
    let expected: usize = shape.iter().product();
    if x.len() != expected {
        return Err(crate::AutogradError::ShapeMismatch {
            expected: vec![expected],
            got: vec![x.len()],
        });
    }
    if weight.len() != last_dim {
        return Err(crate::AutogradError::ShapeMismatch {
            expected: vec![last_dim],
            got: vec![weight.len()],
        });
    }

    let rows = expected / last_dim;
    let mut out = vec![0.0_f32; expected];
    for row in 0..rows {
        let base = row * last_dim;
        let slice = &x[base..base + last_dim];
        let mean_sq = slice.iter().map(|v| v * v).sum::<f32>() / last_dim as f32;
        let inv_rms = (mean_sq + eps).sqrt().recip();
        for col in 0..last_dim {
            out[base + col] = slice[col] * inv_rms * weight[col];
        }
    }
    Ok(out)
}

/// CPU reference embedding gather. Returns `[n_ids * dim]` row-major; ids out
/// of range produce a zero row (matches the CUDA kernel's behavior).
pub fn cpu_embedding_forward(
    weight: &[f32],
    vocab: usize,
    dim: usize,
    ids: &[i32],
) -> Result<Vec<f32>> {
    if weight.len() != vocab * dim {
        return Err(crate::AutogradError::ShapeMismatch {
            expected: vec![vocab * dim],
            got: vec![weight.len()],
        });
    }
    let mut out = vec![0.0_f32; ids.len() * dim];
    for (row, &id) in ids.iter().enumerate() {
        if id < 0 {
            continue;
        }
        let id = id as usize;
        if id >= vocab {
            continue;
        }
        let src = &weight[id * dim..(id + 1) * dim];
        let dst = &mut out[row * dim..(row + 1) * dim];
        dst.copy_from_slice(src);
    }
    Ok(out)
}

/// CPU reference sum over the last axis.
pub fn cpu_sum_last_axis_forward(x: &[f32], shape: &[usize]) -> Result<Vec<f32>> {
    let last_dim = *shape.last().ok_or(crate::AutogradError::InvalidRank {
        expected: "at least 1",
        got: 0,
    })?;
    if last_dim == 0 {
        return Err(crate::AutogradError::InvalidRank {
            expected: "non-zero last dim",
            got: 0,
        });
    }
    let expected: usize = shape.iter().product();
    if x.len() != expected {
        return Err(crate::AutogradError::ShapeMismatch {
            expected: vec![expected],
            got: vec![x.len()],
        });
    }
    let rows = expected / last_dim;
    let mut out = vec![0.0_f32; rows];
    for (row, slot) in out.iter_mut().enumerate().take(rows) {
        let base = row * last_dim;
        *slot = x[base..base + last_dim].iter().sum();
    }
    Ok(out)
}

/// CPU reference mean over the last axis.
pub fn cpu_mean_last_axis_forward(x: &[f32], shape: &[usize]) -> Result<Vec<f32>> {
    let last_dim = *shape.last().ok_or(crate::AutogradError::InvalidRank {
        expected: "at least 1",
        got: 0,
    })?;
    let mut out = cpu_sum_last_axis_forward(x, shape)?;
    let inv = 1.0_f32 / last_dim as f32;
    for v in out.iter_mut() {
        *v *= inv;
    }
    Ok(out)
}

/// CPU reference for NeoX RoPE (matches `ops::rope::rope` — element `i` pairs
/// with `i + half_dim`). `x_shape = [batch, heads, seq, head_dim]`; `cos`/`sin`
/// are `[seq, half_dim]` row-major.
pub fn cpu_rope_forward(
    x: &[f32],
    x_shape: &[usize],
    cos: &[f32],
    sin: &[f32],
) -> Result<Vec<f32>> {
    use crate::AutogradError;
    if x_shape.len() != 4 {
        return Err(AutogradError::InvalidRank {
            expected: "4",
            got: x_shape.len(),
        });
    }
    let batch = x_shape[0];
    let heads = x_shape[1];
    let seq = x_shape[2];
    let head_dim = x_shape[3];
    if !head_dim.is_multiple_of(2) {
        return Err(AutogradError::InvalidRank {
            expected: "even head dim",
            got: head_dim,
        });
    }
    let half_dim = head_dim / 2;
    let expected_x = batch * heads * seq * head_dim;
    if x.len() != expected_x {
        return Err(AutogradError::ShapeMismatch {
            expected: vec![expected_x],
            got: vec![x.len()],
        });
    }
    if cos.len() != sin.len() || !cos.len().is_multiple_of(seq.max(1)) {
        return Err(AutogradError::ShapeMismatch {
            expected: vec![seq * half_dim],
            got: vec![cos.len().min(sin.len())],
        });
    }
    let rotary_half_dim = cos.len() / seq.max(1);
    if rotary_half_dim == 0 || rotary_half_dim > half_dim {
        return Err(AutogradError::ShapeMismatch {
            expected: vec![seq * half_dim],
            got: vec![cos.len()],
        });
    }
    let rotary_dim = rotary_half_dim * 2;
    let mut out = vec![0.0_f32; expected_x];
    for b in 0..batch {
        for h in 0..heads {
            for t in 0..seq {
                let rope_base = t * rotary_half_dim;
                let base = (((b * heads) + h) * seq + t) * head_dim;
                for i in 0..rotary_half_dim {
                    let x0 = x[base + i];
                    let x1 = x[base + i + rotary_half_dim];
                    let c = cos[rope_base + i];
                    let s = sin[rope_base + i];
                    out[base + i] = (x0 * c) - (x1 * s);
                    out[base + i + rotary_half_dim] = (x1 * c) + (x0 * s);
                }
                out[(base + rotary_dim)..(base + head_dim)]
                    .copy_from_slice(&x[(base + rotary_dim)..(base + head_dim)]);
            }
        }
    }
    Ok(out)
}

/// CPU reference gather along the last axis.
/// `out[prefix] = src[prefix * vocab + ids[prefix]]`. Out-of-range or negative
/// ids produce an error (unlike embedding which zero-fills — the caller is
/// responsible for validating ids).
pub fn cpu_gather_last_dim_forward(
    src: &[f32],
    src_shape: &[usize],
    ids: &[i32],
) -> Result<Vec<f32>> {
    use crate::AutogradError;
    if src_shape.is_empty() {
        return Err(AutogradError::InvalidRank {
            expected: "at least 1",
            got: 0,
        });
    }
    let vocab = *src_shape.last().expect("non-empty shape above");
    let prefix: usize = src_shape[..src_shape.len() - 1]
        .iter()
        .product::<usize>()
        .max(1);
    let expected: usize = src_shape.iter().product();
    if src.len() != expected {
        return Err(AutogradError::ShapeMismatch {
            expected: vec![expected],
            got: vec![src.len()],
        });
    }
    if ids.len() != prefix {
        return Err(AutogradError::InvalidIndicesLen {
            expected: prefix,
            got: ids.len(),
        });
    }
    let mut out = vec![0.0_f32; prefix];
    for (i, &id) in ids.iter().enumerate() {
        if id < 0 || (id as usize) >= vocab {
            return Err(AutogradError::IndexOutOfBounds {
                index: id as usize,
                upper: vocab,
            });
        }
        out[i] = src[i * vocab + id as usize];
    }
    Ok(out)
}

/// CPU reference for `gather_last_dim_backward`. Zero-fills a
/// `src_shape = [prefix..., vocab]` buffer then writes
/// `upstream[row]` into `out[row * vocab + indices[row]]` for each
/// prefix position. Equivalent to the `scatter_add_rows_forward` call
/// in `ops::gather::gather_last_dim_backward` with `feature_dim = 1`
/// and remapped flat ids — kept as a dedicated function so the device
/// backward override returns the same `[B, S, V]` grad shape the
/// autograd graph expects without needing the caller to know about
/// the flat-id trick.
///
/// Negative or out-of-range indices are silently skipped (matches
/// `cpu_scatter_add_rows_forward` and the CUDA kernel's OOB handling).
pub fn cpu_gather_last_dim_backward(
    upstream: &[f32],
    indices: &[i32],
    src_shape: &[usize],
) -> Result<Vec<f32>> {
    use crate::AutogradError;
    if src_shape.is_empty() {
        return Err(AutogradError::InvalidRank {
            expected: "at least 1",
            got: 0,
        });
    }
    let vocab = *src_shape.last().expect("non-empty shape above");
    let prefix: usize = src_shape[..src_shape.len() - 1]
        .iter()
        .product::<usize>()
        .max(1);
    if upstream.len() != prefix {
        return Err(AutogradError::DataLengthMismatch {
            len: upstream.len(),
            shape: src_shape[..src_shape.len() - 1].to_vec(),
            size: prefix,
        });
    }
    if indices.len() != prefix {
        return Err(AutogradError::InvalidIndicesLen {
            expected: prefix,
            got: indices.len(),
        });
    }
    let total = prefix * vocab;
    let mut grad = vec![0.0_f32; total];
    for (row, &id) in indices.iter().enumerate() {
        if id < 0 {
            continue;
        }
        let id_usize = id as usize;
        if id_usize >= vocab {
            continue;
        }
        grad[row * vocab + id_usize] = upstream[row];
    }
    Ok(grad)
}

/// CPU reference scatter-add into a `[vocab, feature_dim]` output.
///
/// `upstream` has length `prefix_rows * feature_dim`; `indices.len() == prefix_rows`.
/// For each row, the feature slice is added into the bin selected by the
/// corresponding index. Negative or out-of-range indices are silently
/// skipped — matches the prior inline scatter in `embedding_backward`
/// (which bounds-checked at the op layer) and the CUDA kernel's OOB
/// handling so behavior is identical across backends.
pub fn cpu_scatter_add_rows_forward(
    upstream: &[f32],
    prefix_rows: usize,
    feature_dim: usize,
    indices: &[i32],
    vocab: usize,
) -> Result<Vec<f32>> {
    let expected_upstream = prefix_rows * feature_dim;
    if upstream.len() != expected_upstream {
        return Err(crate::AutogradError::ShapeMismatch {
            expected: vec![expected_upstream],
            got: vec![upstream.len()],
        });
    }
    if indices.len() != prefix_rows {
        return Err(crate::AutogradError::InvalidIndicesLen {
            expected: prefix_rows,
            got: indices.len(),
        });
    }
    let mut out = vec![0.0_f32; vocab * feature_dim];
    for (row, &id) in indices.iter().enumerate() {
        if id < 0 {
            continue;
        }
        let id = id as usize;
        if id >= vocab {
            continue;
        }
        let src_base = row * feature_dim;
        let dst_base = id * feature_dim;
        for col in 0..feature_dim {
            out[dst_base + col] += upstream[src_base + col];
        }
    }
    Ok(out)
}

/// CPU reference transpose-swap: swap `axis1` and `axis2` of a contiguous
/// row-major tensor with shape `old_shape`. Returns `(data, new_shape)`.
/// Used by the `Backend::transpose_axes_swap` default fallback and by the
/// ops-layer host-eager path — keeping both on the same function means the
/// device-default-fallback and the host path produce byte-identical output
/// for a given input.
pub fn cpu_transpose_swap(
    data: &[f32],
    old_shape: &[usize],
    axis1: usize,
    axis2: usize,
) -> Result<(Vec<f32>, Vec<usize>)> {
    let rank = old_shape.len();
    if axis1 >= rank {
        return Err(crate::AutogradError::AxisOutOfBounds { axis: axis1, rank });
    }
    if axis2 >= rank {
        return Err(crate::AutogradError::AxisOutOfBounds { axis: axis2, rank });
    }
    if axis1 == axis2 {
        return Ok((data.to_vec(), old_shape.to_vec()));
    }

    let mut new_shape = old_shape.to_vec();
    new_shape.swap(axis1, axis2);

    // Contiguous strides over `old_shape` — the source we're reading from.
    let mut old_strides = vec![0usize; rank];
    let mut stride = 1usize;
    for (index, dim) in old_shape.iter().enumerate().rev() {
        old_strides[index] = stride;
        stride *= *dim;
    }

    let mut out = vec![0.0_f32; data.len()];
    for (out_index, slot) in out.iter_mut().enumerate() {
        // Decompose out_index into new_shape coords, then swap the two
        // axes to recover the original source coords.
        let mut coords = vec![0usize; rank];
        let mut linear = out_index;
        for axis in (0..rank).rev() {
            let dim = new_shape[axis];
            coords[axis] = linear % dim;
            linear /= dim;
        }
        coords.swap(axis1, axis2);
        let input_index: usize = coords
            .iter()
            .zip(old_strides.iter())
            .map(|(c, s)| c * s)
            .sum();
        *slot = data[input_index];
    }
    Ok((out, new_shape))
}

/// CPU reference contiguous slice: copy elements of `data` (row-major over
/// `old_shape`) whose per-axis coordinate is in `[starts[i], ends[i])`.
/// Returns `(sliced_data, new_shape)` with `new_shape[i] = ends[i] - starts[i]`.
/// Used by the `Backend::slice` default fallback so device-default and host
/// paths share one numerical reference. M5.3b.16.
pub fn cpu_slice(
    data: &[f32],
    old_shape: &[usize],
    starts: &[usize],
    ends: &[usize],
) -> Result<(Vec<f32>, Vec<usize>)> {
    let rank = old_shape.len();
    if starts.len() != rank {
        return Err(crate::AutogradError::InvalidIndicesLen {
            expected: rank,
            got: starts.len(),
        });
    }
    if ends.len() != rank {
        return Err(crate::AutogradError::InvalidIndicesLen {
            expected: rank,
            got: ends.len(),
        });
    }
    for ((&start, &end), &dim) in starts.iter().zip(ends.iter()).zip(old_shape.iter()) {
        if start > end {
            return Err(crate::AutogradError::TapeInvariant(
                "cpu_slice: start must be <= end for every axis",
            ));
        }
        if end > dim {
            return Err(crate::AutogradError::IndexOutOfBounds {
                index: end,
                upper: dim,
            });
        }
    }

    let new_shape: Vec<usize> = starts
        .iter()
        .zip(ends.iter())
        .map(|(&s, &e)| e - s)
        .collect();
    let new_numel: usize = if new_shape.is_empty() {
        1
    } else {
        new_shape.iter().product()
    };

    let mut old_strides = vec![0usize; rank];
    let mut stride = 1usize;
    for (index, dim) in old_shape.iter().enumerate().rev() {
        old_strides[index] = stride;
        stride *= *dim;
    }

    let mut out = vec![0.0_f32; new_numel];
    for (out_index, slot) in out.iter_mut().enumerate() {
        let mut coords = vec![0usize; rank];
        let mut linear = out_index;
        for axis in (0..rank).rev() {
            let dim = new_shape[axis];
            if dim > 0 {
                coords[axis] = linear % dim;
                linear /= dim;
            }
        }
        let input_index: usize = coords
            .iter()
            .enumerate()
            .map(|(axis, &c)| (c + starts[axis]) * old_strides[axis])
            .sum();
        *slot = data[input_index];
    }
    Ok((out, new_shape))
}

/// CPU reference in-place AdamW update. Matches the formula in
/// `optim.rs::AdamW::step`:
///
/// - weight decay (decoupled): `param *= 1 - lr * wd`
/// - EMAs: `m = β1·m + (1-β1)·g`, `v = β2·v + (1-β2)·g²`
/// - bias-corrected step: `param -= lr · (m/bc1) / (√(v/bc2) + eps)`
///
/// Exposed as a free fn so `Backend::adamw_step` default impl and the
/// optimizer's host path share one numerical reference. Any backend
/// override (e.g. `MetalBackend::adamw_step`) MUST match this to the
/// 1e-5 gate enforced by `metal_adamw_step_stays_device_resident`.
#[allow(clippy::too_many_arguments)]
pub fn cpu_adamw_step_in_place(
    param: &mut [f32],
    m: &mut [f32],
    v: &mut [f32],
    grad: &[f32],
    lr: f32,
    beta1: f32,
    beta2: f32,
    eps: f32,
    wd: f32,
    bc1: f32,
    bc2: f32,
) {
    debug_assert_eq!(param.len(), m.len());
    debug_assert_eq!(param.len(), v.len());
    debug_assert_eq!(param.len(), grad.len());

    if wd > 0.0 {
        let decay = 1.0 - (lr * wd);
        for value in param.iter_mut() {
            *value *= decay;
        }
    }

    for index in 0..param.len() {
        let g = grad[index];
        m[index] = (beta1 * m[index]) + ((1.0 - beta1) * g);
        v[index] = (beta2 * v[index]) + ((1.0 - beta2) * g * g);
        let m_hat = m[index] / bc1;
        let v_hat = v[index] / bc2;
        param[index] -= lr * m_hat / (v_hat.sqrt() + eps);
    }
}

pub(crate) fn matmul_output_shape(a_shape: &[usize], b_shape: &[usize]) -> Result<Vec<usize>> {
    use crate::AutogradError;

    match (a_shape.len(), b_shape.len()) {
        (2, 2) => {
            if a_shape[1] != b_shape[0] {
                return Err(AutogradError::ShapeMismatch {
                    expected: vec![a_shape[1]],
                    got: vec![b_shape[0]],
                });
            }
            Ok(vec![a_shape[0], b_shape[1]])
        }
        (3, 3) => {
            if a_shape[0] != b_shape[0] {
                return Err(AutogradError::ShapeMismatch {
                    expected: vec![a_shape[0]],
                    got: vec![b_shape[0]],
                });
            }
            if a_shape[2] != b_shape[1] {
                return Err(AutogradError::ShapeMismatch {
                    expected: vec![a_shape[2]],
                    got: vec![b_shape[1]],
                });
            }
            Ok(vec![a_shape[0], a_shape[1], b_shape[2]])
        }
        _ => Err(AutogradError::InvalidRank {
            expected: "both operands must be rank-2 or rank-3",
            got: a_shape.len().max(b_shape.len()),
        }),
    }
}
