// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ethernet_header_inserter_compute_and_insert_ip_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ip_header_out_dout,
        ip_header_out_num_data_valid,
        ip_header_out_fifo_cap,
        ip_header_out_empty_n,
        ip_header_out_read,
        ip_header_checksum_din,
        ip_header_checksum_num_data_valid,
        ip_header_checksum_fifo_cap,
        ip_header_checksum_full_n,
        ip_header_checksum_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] ip_header_out_dout;
input  [4:0] ip_header_out_num_data_valid;
input  [4:0] ip_header_out_fifo_cap;
input   ip_header_out_empty_n;
output   ip_header_out_read;
output  [1023:0] ip_header_checksum_din;
input  [4:0] ip_header_checksum_num_data_valid;
input  [4:0] ip_header_checksum_fifo_cap;
input   ip_header_checksum_full_n;
output   ip_header_checksum_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ip_header_out_read;
reg ip_header_checksum_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_342_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_2221;
reg   [0:0] tmp_i_reg_2221_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
reg    ip_header_out_blk_n;
wire    ap_block_pp0_stage0;
reg    ip_header_checksum_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_2221_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2221_pp0_iter2_reg;
reg   [1023:0] ip_header_out_read_reg_2225;
wire   [511:0] currWord_data_fu_363_p1;
reg   [511:0] currWord_data_reg_2231;
reg   [511:0] currWord_data_reg_2231_pp0_iter1_reg;
reg   [511:0] currWord_data_reg_2231_pp0_iter2_reg;
wire   [15:0] select_ln260_fu_407_p3;
reg   [15:0] select_ln260_reg_2236;
wire   [15:0] select_ln260_1_fu_449_p3;
reg   [15:0] select_ln260_1_reg_2242;
wire   [15:0] select_ln260_2_fu_501_p3;
reg   [15:0] select_ln260_2_reg_2248;
wire   [15:0] select_ln260_3_fu_553_p3;
reg   [15:0] select_ln260_3_reg_2254;
wire   [0:0] icmp_ln260_4_fu_561_p2;
reg   [0:0] icmp_ln260_4_reg_2260;
wire   [15:0] select_ln260_7_fu_705_p3;
reg   [15:0] select_ln260_7_reg_2265;
wire   [15:0] select_ln260_8_fu_747_p3;
reg   [15:0] select_ln260_8_reg_2271;
wire   [15:0] select_ln260_9_fu_789_p3;
reg   [15:0] select_ln260_9_reg_2277;
wire   [15:0] select_ln260_10_fu_831_p3;
reg   [15:0] select_ln260_10_reg_2283;
wire   [15:0] select_ln260_11_fu_873_p3;
reg   [15:0] select_ln260_11_reg_2289;
wire   [15:0] select_ln260_12_fu_915_p3;
reg   [15:0] select_ln260_12_reg_2295;
wire   [15:0] select_ln260_13_fu_959_p3;
reg   [15:0] select_ln260_13_reg_2301;
wire   [15:0] select_ln260_14_fu_995_p3;
reg   [15:0] select_ln260_14_reg_2307;
wire   [15:0] select_ln260_15_fu_1037_p3;
reg   [15:0] select_ln260_15_reg_2313;
wire   [15:0] select_ln260_16_fu_1079_p3;
reg   [15:0] select_ln260_16_reg_2319;
wire   [15:0] select_ln260_17_fu_1121_p3;
reg   [15:0] select_ln260_17_reg_2325;
wire   [15:0] select_ln260_18_fu_1163_p3;
reg   [15:0] select_ln260_18_reg_2331;
wire   [15:0] select_ln260_19_fu_1205_p3;
reg   [15:0] select_ln260_19_reg_2337;
wire   [15:0] select_ln260_20_fu_1247_p3;
reg   [15:0] select_ln260_20_reg_2343;
wire   [15:0] select_ln260_21_fu_1289_p3;
reg   [15:0] select_ln260_21_reg_2349;
wire   [15:0] select_ln260_22_fu_1331_p3;
reg   [15:0] select_ln260_22_reg_2355;
wire   [15:0] select_ln260_23_fu_1373_p3;
reg   [15:0] select_ln260_23_reg_2361;
wire   [15:0] select_ln260_24_fu_1415_p3;
reg   [15:0] select_ln260_24_reg_2367;
wire   [15:0] select_ln260_25_fu_1457_p3;
reg   [15:0] select_ln260_25_reg_2373;
wire   [15:0] select_ln260_26_fu_1499_p3;
reg   [15:0] select_ln260_26_reg_2379;
wire   [15:0] select_ln260_27_fu_1541_p3;
reg   [15:0] select_ln260_27_reg_2385;
wire   [15:0] select_ln260_28_fu_1577_p3;
reg   [15:0] select_ln260_28_reg_2391;
wire   [16:0] add_ln271_2_fu_1593_p2;
reg   [16:0] add_ln271_2_reg_2397;
reg   [64:0] tmp_reg_2402;
reg   [64:0] tmp_reg_2402_pp0_iter1_reg;
reg   [64:0] tmp_reg_2402_pp0_iter2_reg;
reg   [64:0] tmp_reg_2402_pp0_iter3_reg;
wire   [18:0] add_ln284_fu_1995_p2;
reg   [18:0] add_ln284_reg_2407;
wire   [18:0] add_ln284_1_fu_2009_p2;
reg   [18:0] add_ln284_1_reg_2412;
wire   [18:0] add_ln284_2_fu_2023_p2;
reg   [18:0] add_ln284_2_reg_2417;
wire   [18:0] add_ln284_3_fu_2037_p2;
reg   [18:0] add_ln284_3_reg_2422;
wire   [15:0] add_ln290_fu_2079_p2;
reg   [15:0] add_ln290_reg_2427;
reg   [15:0] add_ln290_reg_2427_pp0_iter2_reg;
reg   [4:0] tmp_72_i_reg_2433;
wire   [511:0] currWord_data_1_fu_2199_p5;
reg   [511:0] currWord_data_1_reg_2439;
reg    ap_block_pp0_stage0_01001;
wire   [3:0] trunc_ln253_fu_367_p1;
wire   [7:0] trunc_ln259_fu_389_p1;
wire   [7:0] tmp_13_i_fu_379_p4;
wire   [0:0] icmp_ln260_fu_401_p2;
wire   [15:0] temp_fu_393_p3;
wire   [7:0] tmp_16_i_fu_425_p4;
wire   [7:0] tmp_15_i_fu_415_p4;
wire   [0:0] icmp_ln260_1_fu_443_p2;
wire   [15:0] temp_1_fu_435_p3;
wire   [7:0] tmp_18_i_fu_467_p4;
wire   [7:0] tmp_17_i_fu_457_p4;
wire   [2:0] tmp_2_fu_485_p4;
wire   [0:0] icmp_ln260_2_fu_495_p2;
wire   [15:0] temp_2_fu_477_p3;
wire   [7:0] tmp_20_i_fu_519_p4;
wire   [7:0] tmp_19_i_fu_509_p4;
wire   [2:0] tmp_3_fu_537_p4;
wire   [0:0] icmp_ln260_3_fu_547_p2;
wire   [15:0] temp_3_fu_529_p3;
wire   [7:0] tmp_24_i_fu_577_p4;
wire   [7:0] tmp_23_i_fu_567_p4;
wire   [1:0] tmp_4_fu_595_p4;
wire   [0:0] icmp_ln260_5_fu_605_p2;
wire   [15:0] temp_5_fu_587_p3;
wire   [7:0] tmp_26_i_fu_629_p4;
wire   [7:0] tmp_25_i_fu_619_p4;
wire   [1:0] tmp_5_fu_647_p4;
wire   [0:0] icmp_ln260_6_fu_657_p2;
wire   [15:0] temp_6_fu_639_p3;
wire   [7:0] tmp_28_i_fu_681_p4;
wire   [7:0] tmp_27_i_fu_671_p4;
wire   [0:0] icmp_ln260_7_fu_699_p2;
wire   [15:0] temp_7_fu_691_p3;
wire   [7:0] tmp_30_i_fu_723_p4;
wire   [7:0] tmp_29_i_fu_713_p4;
wire   [4:0] mul_i_i_i_fu_371_p3;
wire   [0:0] icmp_ln260_8_fu_741_p2;
wire   [15:0] temp_8_fu_733_p3;
wire   [7:0] tmp_32_i_fu_765_p4;
wire   [7:0] tmp_31_i_fu_755_p4;
wire   [0:0] icmp_ln260_9_fu_783_p2;
wire   [15:0] temp_9_fu_775_p3;
wire   [7:0] tmp_34_i_fu_807_p4;
wire   [7:0] tmp_33_i_fu_797_p4;
wire   [0:0] icmp_ln260_10_fu_825_p2;
wire   [15:0] temp_10_fu_817_p3;
wire   [7:0] tmp_36_i_fu_849_p4;
wire   [7:0] tmp_35_i_fu_839_p4;
wire   [0:0] icmp_ln260_11_fu_867_p2;
wire   [15:0] temp_11_fu_859_p3;
wire   [7:0] tmp_38_i_fu_891_p4;
wire   [7:0] tmp_37_i_fu_881_p4;
wire   [0:0] icmp_ln260_12_fu_909_p2;
wire   [15:0] temp_12_fu_901_p3;
wire   [7:0] tmp_40_i_fu_933_p4;
wire   [7:0] tmp_39_i_fu_923_p4;
wire   [0:0] tmp_6_fu_951_p3;
wire   [15:0] temp_13_fu_943_p3;
wire   [7:0] tmp_42_i_fu_977_p4;
wire   [7:0] tmp_41_i_fu_967_p4;
wire   [15:0] temp_14_fu_987_p3;
wire   [7:0] tmp_44_i_fu_1013_p4;
wire   [7:0] tmp_43_i_fu_1003_p4;
wire   [0:0] icmp_ln260_13_fu_1031_p2;
wire   [15:0] temp_15_fu_1023_p3;
wire   [7:0] tmp_46_i_fu_1055_p4;
wire   [7:0] tmp_45_i_fu_1045_p4;
wire   [0:0] icmp_ln260_14_fu_1073_p2;
wire   [15:0] temp_16_fu_1065_p3;
wire   [7:0] tmp_48_i_fu_1097_p4;
wire   [7:0] tmp_47_i_fu_1087_p4;
wire   [0:0] icmp_ln260_15_fu_1115_p2;
wire   [15:0] temp_17_fu_1107_p3;
wire   [7:0] tmp_50_i_fu_1139_p4;
wire   [7:0] tmp_49_i_fu_1129_p4;
wire   [0:0] icmp_ln260_16_fu_1157_p2;
wire   [15:0] temp_18_fu_1149_p3;
wire   [7:0] tmp_52_i_fu_1181_p4;
wire   [7:0] tmp_51_i_fu_1171_p4;
wire   [0:0] icmp_ln260_17_fu_1199_p2;
wire   [15:0] temp_19_fu_1191_p3;
wire   [7:0] tmp_54_i_fu_1223_p4;
wire   [7:0] tmp_53_i_fu_1213_p4;
wire   [0:0] icmp_ln260_18_fu_1241_p2;
wire   [15:0] temp_20_fu_1233_p3;
wire   [7:0] tmp_56_i_fu_1265_p4;
wire   [7:0] tmp_55_i_fu_1255_p4;
wire   [0:0] icmp_ln260_19_fu_1283_p2;
wire   [15:0] temp_21_fu_1275_p3;
wire   [7:0] tmp_58_i_fu_1307_p4;
wire   [7:0] tmp_57_i_fu_1297_p4;
wire   [0:0] icmp_ln260_20_fu_1325_p2;
wire   [15:0] temp_22_fu_1317_p3;
wire   [7:0] tmp_60_i_fu_1349_p4;
wire   [7:0] tmp_59_i_fu_1339_p4;
wire   [0:0] icmp_ln260_21_fu_1367_p2;
wire   [15:0] temp_23_fu_1359_p3;
wire   [7:0] tmp_62_i_fu_1391_p4;
wire   [7:0] tmp_61_i_fu_1381_p4;
wire   [0:0] icmp_ln260_22_fu_1409_p2;
wire   [15:0] temp_24_fu_1401_p3;
wire   [7:0] tmp_64_i_fu_1433_p4;
wire   [7:0] tmp_63_i_fu_1423_p4;
wire   [0:0] icmp_ln260_23_fu_1451_p2;
wire   [15:0] temp_25_fu_1443_p3;
wire   [7:0] tmp_66_i_fu_1475_p4;
wire   [7:0] tmp_65_i_fu_1465_p4;
wire   [0:0] icmp_ln260_24_fu_1493_p2;
wire   [15:0] temp_26_fu_1485_p3;
wire   [7:0] tmp_68_i_fu_1517_p4;
wire   [7:0] tmp_67_i_fu_1507_p4;
wire   [0:0] icmp_ln260_25_fu_1535_p2;
wire   [15:0] temp_27_fu_1527_p3;
wire   [7:0] tmp_70_i_fu_1559_p4;
wire   [7:0] tmp_69_i_fu_1549_p4;
wire   [15:0] temp_28_fu_1569_p3;
wire   [15:0] select_ln260_5_fu_611_p3;
wire   [15:0] select_ln260_6_fu_663_p3;
wire   [16:0] zext_ln271_5_fu_1589_p1;
wire   [16:0] zext_ln271_4_fu_1585_p1;
wire   [7:0] tmp_22_i_fu_1618_p4;
wire   [7:0] tmp_21_i_fu_1609_p4;
wire   [15:0] temp_4_fu_1627_p3;
wire   [16:0] zext_ln271_1_fu_1645_p1;
wire   [16:0] zext_ln271_fu_1642_p1;
wire   [16:0] zext_ln271_3_fu_1661_p1;
wire   [16:0] zext_ln271_2_fu_1658_p1;
wire   [16:0] zext_ln271_7_fu_1677_p1;
wire   [16:0] zext_ln271_6_fu_1674_p1;
wire   [16:0] zext_ln271_9_fu_1693_p1;
wire   [16:0] zext_ln271_8_fu_1690_p1;
wire   [16:0] zext_ln271_11_fu_1709_p1;
wire   [16:0] zext_ln271_10_fu_1706_p1;
wire   [16:0] zext_ln271_13_fu_1725_p1;
wire   [16:0] zext_ln271_12_fu_1722_p1;
wire   [16:0] zext_ln271_15_fu_1741_p1;
wire   [16:0] zext_ln271_14_fu_1738_p1;
wire   [16:0] zext_ln271_17_fu_1757_p1;
wire   [16:0] zext_ln271_16_fu_1754_p1;
wire   [16:0] zext_ln271_19_fu_1773_p1;
wire   [16:0] zext_ln271_18_fu_1770_p1;
wire   [16:0] zext_ln271_21_fu_1789_p1;
wire   [16:0] zext_ln271_20_fu_1786_p1;
wire   [16:0] zext_ln271_23_fu_1805_p1;
wire   [16:0] zext_ln271_22_fu_1802_p1;
wire   [16:0] zext_ln271_25_fu_1821_p1;
wire   [16:0] zext_ln271_24_fu_1818_p1;
wire   [16:0] zext_ln271_27_fu_1837_p1;
wire   [16:0] zext_ln271_26_fu_1834_p1;
wire   [16:0] add_ln271_1_fu_1668_p2;
wire   [16:0] add_ln271_fu_1652_p2;
wire   [15:0] add_ln271_16_fu_1664_p2;
wire   [15:0] add_ln271_15_fu_1648_p2;
wire   [17:0] zext_ln277_fu_1850_p1;
wire   [17:0] zext_ln277_1_fu_1854_p1;
wire   [15:0] select_ln260_4_fu_1635_p3;
wire   [17:0] zext_ln277_2_fu_1870_p1;
wire   [17:0] zext_ln277_3_fu_1873_p1;
wire   [16:0] add_ln271_4_fu_1700_p2;
wire   [16:0] add_ln271_3_fu_1684_p2;
wire   [15:0] add_ln271_18_fu_1696_p2;
wire   [15:0] add_ln271_17_fu_1680_p2;
wire   [17:0] zext_ln277_4_fu_1883_p1;
wire   [17:0] zext_ln277_5_fu_1887_p1;
wire   [16:0] add_ln271_6_fu_1732_p2;
wire   [16:0] add_ln271_5_fu_1716_p2;
wire   [15:0] add_ln271_20_fu_1728_p2;
wire   [15:0] add_ln271_19_fu_1712_p2;
wire   [17:0] zext_ln277_6_fu_1903_p1;
wire   [17:0] zext_ln277_7_fu_1907_p1;
wire   [16:0] add_ln271_8_fu_1764_p2;
wire   [16:0] add_ln271_7_fu_1748_p2;
wire   [15:0] add_ln271_22_fu_1760_p2;
wire   [15:0] add_ln271_21_fu_1744_p2;
wire   [17:0] zext_ln277_8_fu_1923_p1;
wire   [17:0] zext_ln277_9_fu_1927_p1;
wire   [16:0] add_ln271_10_fu_1796_p2;
wire   [16:0] add_ln271_9_fu_1780_p2;
wire   [15:0] add_ln271_24_fu_1792_p2;
wire   [15:0] add_ln271_23_fu_1776_p2;
wire   [17:0] zext_ln277_10_fu_1943_p1;
wire   [17:0] zext_ln277_11_fu_1947_p1;
wire   [16:0] add_ln271_12_fu_1828_p2;
wire   [16:0] add_ln271_11_fu_1812_p2;
wire   [15:0] add_ln271_26_fu_1824_p2;
wire   [15:0] add_ln271_25_fu_1808_p2;
wire   [17:0] zext_ln277_12_fu_1963_p1;
wire   [17:0] zext_ln277_13_fu_1967_p1;
wire   [17:0] add_ln277_1_fu_1877_p2;
wire   [17:0] add_ln277_fu_1864_p2;
wire   [18:0] zext_ln284_fu_1983_p1;
wire   [18:0] zext_ln284_1_fu_1987_p1;
wire   [17:0] add_ln277_3_fu_1917_p2;
wire   [17:0] add_ln277_2_fu_1897_p2;
wire   [18:0] zext_ln284_2_fu_2001_p1;
wire   [18:0] zext_ln284_3_fu_2005_p1;
wire   [17:0] add_ln277_5_fu_1957_p2;
wire   [17:0] add_ln277_4_fu_1937_p2;
wire   [18:0] zext_ln284_4_fu_2015_p1;
wire   [18:0] zext_ln284_5_fu_2019_p1;
wire   [16:0] add_ln271_13_fu_1844_p2;
wire   [17:0] add_ln277_6_fu_1977_p2;
wire   [18:0] zext_ln284_7_fu_2033_p1;
wire   [18:0] zext_ln284_6_fu_2029_p1;
wire   [15:0] trunc_ln284_fu_1991_p1;
wire   [15:0] add_ln277_7_fu_1858_p2;
wire   [15:0] add_ln277_9_fu_1911_p2;
wire   [15:0] add_ln277_8_fu_1891_p2;
wire   [15:0] add_ln277_11_fu_1951_p2;
wire   [15:0] add_ln277_10_fu_1931_p2;
wire   [15:0] add_ln277_12_fu_1971_p2;
wire   [15:0] add_ln271_14_fu_1840_p2;
wire   [15:0] add_ln288_2_fu_2061_p2;
wire   [15:0] add_ln288_1_fu_2055_p2;
wire   [15:0] add_ln287_1_fu_2043_p2;
wire   [15:0] add_ln287_2_fu_2049_p2;
wire   [15:0] add_ln290_3_fu_2073_p2;
wire   [15:0] add_ln290_2_fu_2067_p2;
wire   [19:0] zext_ln287_fu_2085_p1;
wire   [19:0] zext_ln287_1_fu_2088_p1;
wire   [19:0] zext_ln288_fu_2097_p1;
wire   [19:0] zext_ln288_1_fu_2100_p1;
wire   [19:0] add_ln288_fu_2103_p2;
wire   [19:0] add_ln287_fu_2091_p2;
wire   [20:0] zext_ln290_fu_2109_p1;
wire   [20:0] zext_ln290_1_fu_2113_p1;
wire   [20:0] add_ln290_1_fu_2117_p2;
wire   [16:0] zext_ln291_fu_2133_p1;
wire   [16:0] zext_ln291_1_fu_2136_p1;
wire   [16:0] add_ln291_fu_2139_p2;
wire   [0:0] tmp_7_fu_2145_p3;
wire   [4:0] zext_ln292_fu_2153_p1;
wire   [4:0] add_ln292_1_fu_2157_p2;
wire   [15:0] zext_ln292_1_fu_2162_p1;
wire   [15:0] add_ln292_fu_2166_p2;
wire   [15:0] xor_ln293_fu_2171_p2;
wire   [7:0] trunc_ln296_fu_2177_p1;
wire   [7:0] tmp_75_i_fu_2181_p4;
wire   [15:0] tmp_1_i_fu_2191_p3;
wire   [576:0] tmp_1_fu_2210_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln271_2_reg_2397 <= add_ln271_2_fu_1593_p2;
        currWord_data_reg_2231 <= currWord_data_fu_363_p1;
        icmp_ln260_4_reg_2260 <= icmp_ln260_4_fu_561_p2;
        ip_header_out_read_reg_2225 <= ip_header_out_dout;
        select_ln260_10_reg_2283 <= select_ln260_10_fu_831_p3;
        select_ln260_11_reg_2289 <= select_ln260_11_fu_873_p3;
        select_ln260_12_reg_2295 <= select_ln260_12_fu_915_p3;
        select_ln260_13_reg_2301 <= select_ln260_13_fu_959_p3;
        select_ln260_14_reg_2307 <= select_ln260_14_fu_995_p3;
        select_ln260_15_reg_2313 <= select_ln260_15_fu_1037_p3;
        select_ln260_16_reg_2319 <= select_ln260_16_fu_1079_p3;
        select_ln260_17_reg_2325 <= select_ln260_17_fu_1121_p3;
        select_ln260_18_reg_2331 <= select_ln260_18_fu_1163_p3;
        select_ln260_19_reg_2337 <= select_ln260_19_fu_1205_p3;
        select_ln260_1_reg_2242 <= select_ln260_1_fu_449_p3;
        select_ln260_20_reg_2343 <= select_ln260_20_fu_1247_p3;
        select_ln260_21_reg_2349 <= select_ln260_21_fu_1289_p3;
        select_ln260_22_reg_2355 <= select_ln260_22_fu_1331_p3;
        select_ln260_23_reg_2361 <= select_ln260_23_fu_1373_p3;
        select_ln260_24_reg_2367 <= select_ln260_24_fu_1415_p3;
        select_ln260_25_reg_2373 <= select_ln260_25_fu_1457_p3;
        select_ln260_26_reg_2379 <= select_ln260_26_fu_1499_p3;
        select_ln260_27_reg_2385 <= select_ln260_27_fu_1541_p3;
        select_ln260_28_reg_2391 <= select_ln260_28_fu_1577_p3;
        select_ln260_2_reg_2248 <= select_ln260_2_fu_501_p3;
        select_ln260_3_reg_2254 <= select_ln260_3_fu_553_p3;
        select_ln260_7_reg_2265 <= select_ln260_7_fu_705_p3;
        select_ln260_8_reg_2271 <= select_ln260_8_fu_747_p3;
        select_ln260_9_reg_2277 <= select_ln260_9_fu_789_p3;
        select_ln260_reg_2236 <= select_ln260_fu_407_p3;
        tmp_reg_2402 <= {{ip_header_out_dout[576:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2221 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln284_1_reg_2412 <= add_ln284_1_fu_2009_p2;
        add_ln284_2_reg_2417 <= add_ln284_2_fu_2023_p2;
        add_ln284_3_reg_2422 <= add_ln284_3_fu_2037_p2;
        add_ln284_reg_2407 <= add_ln284_fu_1995_p2;
        add_ln290_reg_2427 <= add_ln290_fu_2079_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln290_reg_2427_pp0_iter2_reg <= add_ln290_reg_2427;
        currWord_data_reg_2231_pp0_iter2_reg <= currWord_data_reg_2231_pp0_iter1_reg;
        tmp_i_reg_2221_pp0_iter2_reg <= tmp_i_reg_2221_pp0_iter1_reg;
        tmp_i_reg_2221_pp0_iter3_reg <= tmp_i_reg_2221_pp0_iter2_reg;
        tmp_reg_2402_pp0_iter2_reg <= tmp_reg_2402_pp0_iter1_reg;
        tmp_reg_2402_pp0_iter3_reg <= tmp_reg_2402_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2221_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currWord_data_1_reg_2439 <= currWord_data_1_fu_2199_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_data_reg_2231_pp0_iter1_reg <= currWord_data_reg_2231;
        tmp_i_reg_2221 <= tmp_i_nbreadreq_fu_342_p3;
        tmp_i_reg_2221_pp0_iter1_reg <= tmp_i_reg_2221;
        tmp_reg_2402_pp0_iter1_reg <= tmp_reg_2402;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2221_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_72_i_reg_2433 <= {{add_ln290_1_fu_2117_p2[20:16]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_2221_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ip_header_checksum_blk_n = ip_header_checksum_full_n;
    end else begin
        ip_header_checksum_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2221_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ip_header_checksum_write = 1'b1;
    end else begin
        ip_header_checksum_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip_header_out_blk_n = ip_header_out_empty_n;
    end else begin
        ip_header_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip_header_out_read = 1'b1;
    end else begin
        ip_header_out_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln271_10_fu_1796_p2 = (zext_ln271_21_fu_1789_p1 + zext_ln271_20_fu_1786_p1);

assign add_ln271_11_fu_1812_p2 = (zext_ln271_23_fu_1805_p1 + zext_ln271_22_fu_1802_p1);

assign add_ln271_12_fu_1828_p2 = (zext_ln271_25_fu_1821_p1 + zext_ln271_24_fu_1818_p1);

assign add_ln271_13_fu_1844_p2 = (zext_ln271_27_fu_1837_p1 + zext_ln271_26_fu_1834_p1);

assign add_ln271_14_fu_1840_p2 = (select_ln260_28_reg_2391 + select_ln260_27_reg_2385);

assign add_ln271_15_fu_1648_p2 = (select_ln260_1_reg_2242 + select_ln260_reg_2236);

assign add_ln271_16_fu_1664_p2 = (select_ln260_3_reg_2254 + select_ln260_2_reg_2248);

assign add_ln271_17_fu_1680_p2 = (select_ln260_8_reg_2271 + select_ln260_7_reg_2265);

assign add_ln271_18_fu_1696_p2 = (select_ln260_10_reg_2283 + select_ln260_9_reg_2277);

assign add_ln271_19_fu_1712_p2 = (select_ln260_12_reg_2295 + select_ln260_11_reg_2289);

assign add_ln271_1_fu_1668_p2 = (zext_ln271_3_fu_1661_p1 + zext_ln271_2_fu_1658_p1);

assign add_ln271_20_fu_1728_p2 = (select_ln260_14_reg_2307 + select_ln260_13_reg_2301);

assign add_ln271_21_fu_1744_p2 = (select_ln260_16_reg_2319 + select_ln260_15_reg_2313);

assign add_ln271_22_fu_1760_p2 = (select_ln260_18_reg_2331 + select_ln260_17_reg_2325);

assign add_ln271_23_fu_1776_p2 = (select_ln260_20_reg_2343 + select_ln260_19_reg_2337);

assign add_ln271_24_fu_1792_p2 = (select_ln260_22_reg_2355 + select_ln260_21_reg_2349);

assign add_ln271_25_fu_1808_p2 = (select_ln260_24_reg_2367 + select_ln260_23_reg_2361);

assign add_ln271_26_fu_1824_p2 = (select_ln260_26_reg_2379 + select_ln260_25_reg_2373);

assign add_ln271_2_fu_1593_p2 = (zext_ln271_5_fu_1589_p1 + zext_ln271_4_fu_1585_p1);

assign add_ln271_3_fu_1684_p2 = (zext_ln271_7_fu_1677_p1 + zext_ln271_6_fu_1674_p1);

assign add_ln271_4_fu_1700_p2 = (zext_ln271_9_fu_1693_p1 + zext_ln271_8_fu_1690_p1);

assign add_ln271_5_fu_1716_p2 = (zext_ln271_11_fu_1709_p1 + zext_ln271_10_fu_1706_p1);

assign add_ln271_6_fu_1732_p2 = (zext_ln271_13_fu_1725_p1 + zext_ln271_12_fu_1722_p1);

assign add_ln271_7_fu_1748_p2 = (zext_ln271_15_fu_1741_p1 + zext_ln271_14_fu_1738_p1);

assign add_ln271_8_fu_1764_p2 = (zext_ln271_17_fu_1757_p1 + zext_ln271_16_fu_1754_p1);

assign add_ln271_9_fu_1780_p2 = (zext_ln271_19_fu_1773_p1 + zext_ln271_18_fu_1770_p1);

assign add_ln271_fu_1652_p2 = (zext_ln271_1_fu_1645_p1 + zext_ln271_fu_1642_p1);

assign add_ln277_10_fu_1931_p2 = (add_ln271_22_fu_1760_p2 + add_ln271_21_fu_1744_p2);

assign add_ln277_11_fu_1951_p2 = (add_ln271_24_fu_1792_p2 + add_ln271_23_fu_1776_p2);

assign add_ln277_12_fu_1971_p2 = (add_ln271_26_fu_1824_p2 + add_ln271_25_fu_1808_p2);

assign add_ln277_1_fu_1877_p2 = (zext_ln277_2_fu_1870_p1 + zext_ln277_3_fu_1873_p1);

assign add_ln277_2_fu_1897_p2 = (zext_ln277_4_fu_1883_p1 + zext_ln277_5_fu_1887_p1);

assign add_ln277_3_fu_1917_p2 = (zext_ln277_6_fu_1903_p1 + zext_ln277_7_fu_1907_p1);

assign add_ln277_4_fu_1937_p2 = (zext_ln277_8_fu_1923_p1 + zext_ln277_9_fu_1927_p1);

assign add_ln277_5_fu_1957_p2 = (zext_ln277_10_fu_1943_p1 + zext_ln277_11_fu_1947_p1);

assign add_ln277_6_fu_1977_p2 = (zext_ln277_12_fu_1963_p1 + zext_ln277_13_fu_1967_p1);

assign add_ln277_7_fu_1858_p2 = (add_ln271_16_fu_1664_p2 + add_ln271_15_fu_1648_p2);

assign add_ln277_8_fu_1891_p2 = (add_ln271_18_fu_1696_p2 + add_ln271_17_fu_1680_p2);

assign add_ln277_9_fu_1911_p2 = (add_ln271_20_fu_1728_p2 + add_ln271_19_fu_1712_p2);

assign add_ln277_fu_1864_p2 = (zext_ln277_fu_1850_p1 + zext_ln277_1_fu_1854_p1);

assign add_ln284_1_fu_2009_p2 = (zext_ln284_2_fu_2001_p1 + zext_ln284_3_fu_2005_p1);

assign add_ln284_2_fu_2023_p2 = (zext_ln284_4_fu_2015_p1 + zext_ln284_5_fu_2019_p1);

assign add_ln284_3_fu_2037_p2 = (zext_ln284_7_fu_2033_p1 + zext_ln284_6_fu_2029_p1);

assign add_ln284_fu_1995_p2 = (zext_ln284_fu_1983_p1 + zext_ln284_1_fu_1987_p1);

assign add_ln287_1_fu_2043_p2 = (trunc_ln284_fu_1991_p1 + add_ln277_7_fu_1858_p2);

assign add_ln287_2_fu_2049_p2 = (add_ln277_9_fu_1911_p2 + add_ln277_8_fu_1891_p2);

assign add_ln287_fu_2091_p2 = (zext_ln287_fu_2085_p1 + zext_ln287_1_fu_2088_p1);

assign add_ln288_1_fu_2055_p2 = (add_ln277_11_fu_1951_p2 + add_ln277_10_fu_1931_p2);

assign add_ln288_2_fu_2061_p2 = (add_ln277_12_fu_1971_p2 + add_ln271_14_fu_1840_p2);

assign add_ln288_fu_2103_p2 = (zext_ln288_fu_2097_p1 + zext_ln288_1_fu_2100_p1);

assign add_ln290_1_fu_2117_p2 = (zext_ln290_fu_2109_p1 + zext_ln290_1_fu_2113_p1);

assign add_ln290_2_fu_2067_p2 = (add_ln288_2_fu_2061_p2 + add_ln288_1_fu_2055_p2);

assign add_ln290_3_fu_2073_p2 = (add_ln287_1_fu_2043_p2 + add_ln287_2_fu_2049_p2);

assign add_ln290_fu_2079_p2 = (add_ln290_3_fu_2073_p2 + add_ln290_2_fu_2067_p2);

assign add_ln291_fu_2139_p2 = (zext_ln291_fu_2133_p1 + zext_ln291_1_fu_2136_p1);

assign add_ln292_1_fu_2157_p2 = (tmp_72_i_reg_2433 + zext_ln292_fu_2153_p1);

assign add_ln292_fu_2166_p2 = (zext_ln292_1_fu_2162_p1 + add_ln290_reg_2427_pp0_iter2_reg);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2221_pp0_iter3_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2221_pp0_iter3_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2221_pp0_iter3_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_342_p3 == 1'd1) & (ip_header_out_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = ((tmp_i_reg_2221_pp0_iter3_reg == 1'd1) & (ip_header_checksum_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign currWord_data_1_fu_2199_p5 = {{currWord_data_reg_2231_pp0_iter2_reg[511:96]}, {tmp_1_i_fu_2191_p3}, {currWord_data_reg_2231_pp0_iter2_reg[79:0]}};

assign currWord_data_fu_363_p1 = ip_header_out_dout[511:0];

assign icmp_ln260_10_fu_825_p2 = ((mul_i_i_i_fu_371_p3 > 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln260_11_fu_867_p2 = ((trunc_ln253_fu_367_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln260_12_fu_909_p2 = ((mul_i_i_i_fu_371_p3 > 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln260_13_fu_1031_p2 = ((trunc_ln253_fu_367_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln260_14_fu_1073_p2 = ((mul_i_i_i_fu_371_p3 > 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln260_15_fu_1115_p2 = ((trunc_ln253_fu_367_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln260_16_fu_1157_p2 = ((mul_i_i_i_fu_371_p3 > 5'd19) ? 1'b1 : 1'b0);

assign icmp_ln260_17_fu_1199_p2 = ((trunc_ln253_fu_367_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln260_18_fu_1241_p2 = ((mul_i_i_i_fu_371_p3 > 5'd21) ? 1'b1 : 1'b0);

assign icmp_ln260_19_fu_1283_p2 = ((trunc_ln253_fu_367_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln260_1_fu_443_p2 = ((trunc_ln253_fu_367_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln260_20_fu_1325_p2 = ((mul_i_i_i_fu_371_p3 > 5'd23) ? 1'b1 : 1'b0);

assign icmp_ln260_21_fu_1367_p2 = ((trunc_ln253_fu_367_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln260_22_fu_1409_p2 = ((mul_i_i_i_fu_371_p3 > 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln260_23_fu_1451_p2 = ((trunc_ln253_fu_367_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln260_24_fu_1493_p2 = ((mul_i_i_i_fu_371_p3 > 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln260_25_fu_1535_p2 = ((trunc_ln253_fu_367_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln260_2_fu_495_p2 = ((tmp_2_fu_485_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln260_3_fu_547_p2 = ((tmp_3_fu_537_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln260_4_fu_561_p2 = ((trunc_ln253_fu_367_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln260_5_fu_605_p2 = ((tmp_4_fu_595_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln260_6_fu_657_p2 = ((tmp_5_fu_647_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln260_7_fu_699_p2 = ((trunc_ln253_fu_367_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln260_8_fu_741_p2 = ((mul_i_i_i_fu_371_p3 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln260_9_fu_783_p2 = ((trunc_ln253_fu_367_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln260_fu_401_p2 = ((trunc_ln253_fu_367_p1 != 4'd0) ? 1'b1 : 1'b0);

assign ip_header_checksum_din = tmp_1_fu_2210_p3;

assign mul_i_i_i_fu_371_p3 = {{trunc_ln253_fu_367_p1}, {1'd0}};

assign select_ln260_10_fu_831_p3 = ((icmp_ln260_10_fu_825_p2[0:0] == 1'b1) ? temp_10_fu_817_p3 : 16'd0);

assign select_ln260_11_fu_873_p3 = ((icmp_ln260_11_fu_867_p2[0:0] == 1'b1) ? temp_11_fu_859_p3 : 16'd0);

assign select_ln260_12_fu_915_p3 = ((icmp_ln260_12_fu_909_p2[0:0] == 1'b1) ? temp_12_fu_901_p3 : 16'd0);

assign select_ln260_13_fu_959_p3 = ((tmp_6_fu_951_p3[0:0] == 1'b1) ? temp_13_fu_943_p3 : 16'd0);

assign select_ln260_14_fu_995_p3 = ((tmp_6_fu_951_p3[0:0] == 1'b1) ? temp_14_fu_987_p3 : 16'd0);

assign select_ln260_15_fu_1037_p3 = ((icmp_ln260_13_fu_1031_p2[0:0] == 1'b1) ? temp_15_fu_1023_p3 : 16'd0);

assign select_ln260_16_fu_1079_p3 = ((icmp_ln260_14_fu_1073_p2[0:0] == 1'b1) ? temp_16_fu_1065_p3 : 16'd0);

assign select_ln260_17_fu_1121_p3 = ((icmp_ln260_15_fu_1115_p2[0:0] == 1'b1) ? temp_17_fu_1107_p3 : 16'd0);

assign select_ln260_18_fu_1163_p3 = ((icmp_ln260_16_fu_1157_p2[0:0] == 1'b1) ? temp_18_fu_1149_p3 : 16'd0);

assign select_ln260_19_fu_1205_p3 = ((icmp_ln260_17_fu_1199_p2[0:0] == 1'b1) ? temp_19_fu_1191_p3 : 16'd0);

assign select_ln260_1_fu_449_p3 = ((icmp_ln260_1_fu_443_p2[0:0] == 1'b1) ? temp_1_fu_435_p3 : 16'd0);

assign select_ln260_20_fu_1247_p3 = ((icmp_ln260_18_fu_1241_p2[0:0] == 1'b1) ? temp_20_fu_1233_p3 : 16'd0);

assign select_ln260_21_fu_1289_p3 = ((icmp_ln260_19_fu_1283_p2[0:0] == 1'b1) ? temp_21_fu_1275_p3 : 16'd0);

assign select_ln260_22_fu_1331_p3 = ((icmp_ln260_20_fu_1325_p2[0:0] == 1'b1) ? temp_22_fu_1317_p3 : 16'd0);

assign select_ln260_23_fu_1373_p3 = ((icmp_ln260_21_fu_1367_p2[0:0] == 1'b1) ? temp_23_fu_1359_p3 : 16'd0);

assign select_ln260_24_fu_1415_p3 = ((icmp_ln260_22_fu_1409_p2[0:0] == 1'b1) ? temp_24_fu_1401_p3 : 16'd0);

assign select_ln260_25_fu_1457_p3 = ((icmp_ln260_23_fu_1451_p2[0:0] == 1'b1) ? temp_25_fu_1443_p3 : 16'd0);

assign select_ln260_26_fu_1499_p3 = ((icmp_ln260_24_fu_1493_p2[0:0] == 1'b1) ? temp_26_fu_1485_p3 : 16'd0);

assign select_ln260_27_fu_1541_p3 = ((icmp_ln260_25_fu_1535_p2[0:0] == 1'b1) ? temp_27_fu_1527_p3 : 16'd0);

assign select_ln260_28_fu_1577_p3 = ((icmp_ln260_25_fu_1535_p2[0:0] == 1'b1) ? temp_28_fu_1569_p3 : 16'd0);

assign select_ln260_2_fu_501_p3 = ((icmp_ln260_2_fu_495_p2[0:0] == 1'b1) ? temp_2_fu_477_p3 : 16'd0);

assign select_ln260_3_fu_553_p3 = ((icmp_ln260_3_fu_547_p2[0:0] == 1'b1) ? temp_3_fu_529_p3 : 16'd0);

assign select_ln260_4_fu_1635_p3 = ((icmp_ln260_4_reg_2260[0:0] == 1'b1) ? temp_4_fu_1627_p3 : 16'd0);

assign select_ln260_5_fu_611_p3 = ((icmp_ln260_5_fu_605_p2[0:0] == 1'b1) ? temp_5_fu_587_p3 : 16'd0);

assign select_ln260_6_fu_663_p3 = ((icmp_ln260_6_fu_657_p2[0:0] == 1'b1) ? temp_6_fu_639_p3 : 16'd0);

assign select_ln260_7_fu_705_p3 = ((icmp_ln260_7_fu_699_p2[0:0] == 1'b1) ? temp_7_fu_691_p3 : 16'd0);

assign select_ln260_8_fu_747_p3 = ((icmp_ln260_8_fu_741_p2[0:0] == 1'b1) ? temp_8_fu_733_p3 : 16'd0);

assign select_ln260_9_fu_789_p3 = ((icmp_ln260_9_fu_783_p2[0:0] == 1'b1) ? temp_9_fu_775_p3 : 16'd0);

assign select_ln260_fu_407_p3 = ((icmp_ln260_fu_401_p2[0:0] == 1'b1) ? temp_fu_393_p3 : 16'd0);

assign temp_10_fu_817_p3 = {{tmp_34_i_fu_807_p4}, {tmp_33_i_fu_797_p4}};

assign temp_11_fu_859_p3 = {{tmp_36_i_fu_849_p4}, {tmp_35_i_fu_839_p4}};

assign temp_12_fu_901_p3 = {{tmp_38_i_fu_891_p4}, {tmp_37_i_fu_881_p4}};

assign temp_13_fu_943_p3 = {{tmp_40_i_fu_933_p4}, {tmp_39_i_fu_923_p4}};

assign temp_14_fu_987_p3 = {{tmp_42_i_fu_977_p4}, {tmp_41_i_fu_967_p4}};

assign temp_15_fu_1023_p3 = {{tmp_44_i_fu_1013_p4}, {tmp_43_i_fu_1003_p4}};

assign temp_16_fu_1065_p3 = {{tmp_46_i_fu_1055_p4}, {tmp_45_i_fu_1045_p4}};

assign temp_17_fu_1107_p3 = {{tmp_48_i_fu_1097_p4}, {tmp_47_i_fu_1087_p4}};

assign temp_18_fu_1149_p3 = {{tmp_50_i_fu_1139_p4}, {tmp_49_i_fu_1129_p4}};

assign temp_19_fu_1191_p3 = {{tmp_52_i_fu_1181_p4}, {tmp_51_i_fu_1171_p4}};

assign temp_1_fu_435_p3 = {{tmp_16_i_fu_425_p4}, {tmp_15_i_fu_415_p4}};

assign temp_20_fu_1233_p3 = {{tmp_54_i_fu_1223_p4}, {tmp_53_i_fu_1213_p4}};

assign temp_21_fu_1275_p3 = {{tmp_56_i_fu_1265_p4}, {tmp_55_i_fu_1255_p4}};

assign temp_22_fu_1317_p3 = {{tmp_58_i_fu_1307_p4}, {tmp_57_i_fu_1297_p4}};

assign temp_23_fu_1359_p3 = {{tmp_60_i_fu_1349_p4}, {tmp_59_i_fu_1339_p4}};

assign temp_24_fu_1401_p3 = {{tmp_62_i_fu_1391_p4}, {tmp_61_i_fu_1381_p4}};

assign temp_25_fu_1443_p3 = {{tmp_64_i_fu_1433_p4}, {tmp_63_i_fu_1423_p4}};

assign temp_26_fu_1485_p3 = {{tmp_66_i_fu_1475_p4}, {tmp_65_i_fu_1465_p4}};

assign temp_27_fu_1527_p3 = {{tmp_68_i_fu_1517_p4}, {tmp_67_i_fu_1507_p4}};

assign temp_28_fu_1569_p3 = {{tmp_70_i_fu_1559_p4}, {tmp_69_i_fu_1549_p4}};

assign temp_2_fu_477_p3 = {{tmp_18_i_fu_467_p4}, {tmp_17_i_fu_457_p4}};

assign temp_3_fu_529_p3 = {{tmp_20_i_fu_519_p4}, {tmp_19_i_fu_509_p4}};

assign temp_4_fu_1627_p3 = {{tmp_22_i_fu_1618_p4}, {tmp_21_i_fu_1609_p4}};

assign temp_5_fu_587_p3 = {{tmp_24_i_fu_577_p4}, {tmp_23_i_fu_567_p4}};

assign temp_6_fu_639_p3 = {{tmp_26_i_fu_629_p4}, {tmp_25_i_fu_619_p4}};

assign temp_7_fu_691_p3 = {{tmp_28_i_fu_681_p4}, {tmp_27_i_fu_671_p4}};

assign temp_8_fu_733_p3 = {{tmp_30_i_fu_723_p4}, {tmp_29_i_fu_713_p4}};

assign temp_9_fu_775_p3 = {{tmp_32_i_fu_765_p4}, {tmp_31_i_fu_755_p4}};

assign temp_fu_393_p3 = {{trunc_ln259_fu_389_p1}, {tmp_13_i_fu_379_p4}};

assign tmp_13_i_fu_379_p4 = {{ip_header_out_dout[15:8]}};

assign tmp_15_i_fu_415_p4 = {{ip_header_out_dout[31:24]}};

assign tmp_16_i_fu_425_p4 = {{ip_header_out_dout[23:16]}};

assign tmp_17_i_fu_457_p4 = {{ip_header_out_dout[47:40]}};

assign tmp_18_i_fu_467_p4 = {{ip_header_out_dout[39:32]}};

assign tmp_19_i_fu_509_p4 = {{ip_header_out_dout[63:56]}};

assign tmp_1_fu_2210_p3 = {{tmp_reg_2402_pp0_iter3_reg}, {currWord_data_1_reg_2439}};

assign tmp_1_i_fu_2191_p3 = {{trunc_ln296_fu_2177_p1}, {tmp_75_i_fu_2181_p4}};

assign tmp_20_i_fu_519_p4 = {{ip_header_out_dout[55:48]}};

assign tmp_21_i_fu_1609_p4 = {{ip_header_out_read_reg_2225[79:72]}};

assign tmp_22_i_fu_1618_p4 = {{ip_header_out_read_reg_2225[71:64]}};

assign tmp_23_i_fu_567_p4 = {{ip_header_out_dout[111:104]}};

assign tmp_24_i_fu_577_p4 = {{ip_header_out_dout[103:96]}};

assign tmp_25_i_fu_619_p4 = {{ip_header_out_dout[127:120]}};

assign tmp_26_i_fu_629_p4 = {{ip_header_out_dout[119:112]}};

assign tmp_27_i_fu_671_p4 = {{ip_header_out_dout[143:136]}};

assign tmp_28_i_fu_681_p4 = {{ip_header_out_dout[135:128]}};

assign tmp_29_i_fu_713_p4 = {{ip_header_out_dout[159:152]}};

assign tmp_2_fu_485_p4 = {{ip_header_out_dout[3:1]}};

assign tmp_30_i_fu_723_p4 = {{ip_header_out_dout[151:144]}};

assign tmp_31_i_fu_755_p4 = {{ip_header_out_dout[175:168]}};

assign tmp_32_i_fu_765_p4 = {{ip_header_out_dout[167:160]}};

assign tmp_33_i_fu_797_p4 = {{ip_header_out_dout[191:184]}};

assign tmp_34_i_fu_807_p4 = {{ip_header_out_dout[183:176]}};

assign tmp_35_i_fu_839_p4 = {{ip_header_out_dout[207:200]}};

assign tmp_36_i_fu_849_p4 = {{ip_header_out_dout[199:192]}};

assign tmp_37_i_fu_881_p4 = {{ip_header_out_dout[223:216]}};

assign tmp_38_i_fu_891_p4 = {{ip_header_out_dout[215:208]}};

assign tmp_39_i_fu_923_p4 = {{ip_header_out_dout[239:232]}};

assign tmp_3_fu_537_p4 = {{ip_header_out_dout[3:1]}};

assign tmp_40_i_fu_933_p4 = {{ip_header_out_dout[231:224]}};

assign tmp_41_i_fu_967_p4 = {{ip_header_out_dout[255:248]}};

assign tmp_42_i_fu_977_p4 = {{ip_header_out_dout[247:240]}};

assign tmp_43_i_fu_1003_p4 = {{ip_header_out_dout[271:264]}};

assign tmp_44_i_fu_1013_p4 = {{ip_header_out_dout[263:256]}};

assign tmp_45_i_fu_1045_p4 = {{ip_header_out_dout[287:280]}};

assign tmp_46_i_fu_1055_p4 = {{ip_header_out_dout[279:272]}};

assign tmp_47_i_fu_1087_p4 = {{ip_header_out_dout[303:296]}};

assign tmp_48_i_fu_1097_p4 = {{ip_header_out_dout[295:288]}};

assign tmp_49_i_fu_1129_p4 = {{ip_header_out_dout[319:312]}};

assign tmp_4_fu_595_p4 = {{ip_header_out_dout[3:2]}};

assign tmp_50_i_fu_1139_p4 = {{ip_header_out_dout[311:304]}};

assign tmp_51_i_fu_1171_p4 = {{ip_header_out_dout[335:328]}};

assign tmp_52_i_fu_1181_p4 = {{ip_header_out_dout[327:320]}};

assign tmp_53_i_fu_1213_p4 = {{ip_header_out_dout[351:344]}};

assign tmp_54_i_fu_1223_p4 = {{ip_header_out_dout[343:336]}};

assign tmp_55_i_fu_1255_p4 = {{ip_header_out_dout[367:360]}};

assign tmp_56_i_fu_1265_p4 = {{ip_header_out_dout[359:352]}};

assign tmp_57_i_fu_1297_p4 = {{ip_header_out_dout[383:376]}};

assign tmp_58_i_fu_1307_p4 = {{ip_header_out_dout[375:368]}};

assign tmp_59_i_fu_1339_p4 = {{ip_header_out_dout[399:392]}};

assign tmp_5_fu_647_p4 = {{ip_header_out_dout[3:2]}};

assign tmp_60_i_fu_1349_p4 = {{ip_header_out_dout[391:384]}};

assign tmp_61_i_fu_1381_p4 = {{ip_header_out_dout[415:408]}};

assign tmp_62_i_fu_1391_p4 = {{ip_header_out_dout[407:400]}};

assign tmp_63_i_fu_1423_p4 = {{ip_header_out_dout[431:424]}};

assign tmp_64_i_fu_1433_p4 = {{ip_header_out_dout[423:416]}};

assign tmp_65_i_fu_1465_p4 = {{ip_header_out_dout[447:440]}};

assign tmp_66_i_fu_1475_p4 = {{ip_header_out_dout[439:432]}};

assign tmp_67_i_fu_1507_p4 = {{ip_header_out_dout[463:456]}};

assign tmp_68_i_fu_1517_p4 = {{ip_header_out_dout[455:448]}};

assign tmp_69_i_fu_1549_p4 = {{ip_header_out_dout[479:472]}};

assign tmp_6_fu_951_p3 = ip_header_out_dout[32'd3];

assign tmp_70_i_fu_1559_p4 = {{ip_header_out_dout[471:464]}};

assign tmp_75_i_fu_2181_p4 = {{xor_ln293_fu_2171_p2[15:8]}};

assign tmp_7_fu_2145_p3 = add_ln291_fu_2139_p2[32'd16];

assign tmp_i_nbreadreq_fu_342_p3 = ip_header_out_empty_n;

assign trunc_ln253_fu_367_p1 = ip_header_out_dout[3:0];

assign trunc_ln259_fu_389_p1 = ip_header_out_dout[7:0];

assign trunc_ln284_fu_1991_p1 = add_ln277_1_fu_1877_p2[15:0];

assign trunc_ln296_fu_2177_p1 = xor_ln293_fu_2171_p2[7:0];

assign xor_ln293_fu_2171_p2 = (16'd65535 ^ add_ln292_fu_2166_p2);

assign zext_ln271_10_fu_1706_p1 = select_ln260_11_reg_2289;

assign zext_ln271_11_fu_1709_p1 = select_ln260_12_reg_2295;

assign zext_ln271_12_fu_1722_p1 = select_ln260_13_reg_2301;

assign zext_ln271_13_fu_1725_p1 = select_ln260_14_reg_2307;

assign zext_ln271_14_fu_1738_p1 = select_ln260_15_reg_2313;

assign zext_ln271_15_fu_1741_p1 = select_ln260_16_reg_2319;

assign zext_ln271_16_fu_1754_p1 = select_ln260_17_reg_2325;

assign zext_ln271_17_fu_1757_p1 = select_ln260_18_reg_2331;

assign zext_ln271_18_fu_1770_p1 = select_ln260_19_reg_2337;

assign zext_ln271_19_fu_1773_p1 = select_ln260_20_reg_2343;

assign zext_ln271_1_fu_1645_p1 = select_ln260_1_reg_2242;

assign zext_ln271_20_fu_1786_p1 = select_ln260_21_reg_2349;

assign zext_ln271_21_fu_1789_p1 = select_ln260_22_reg_2355;

assign zext_ln271_22_fu_1802_p1 = select_ln260_23_reg_2361;

assign zext_ln271_23_fu_1805_p1 = select_ln260_24_reg_2367;

assign zext_ln271_24_fu_1818_p1 = select_ln260_25_reg_2373;

assign zext_ln271_25_fu_1821_p1 = select_ln260_26_reg_2379;

assign zext_ln271_26_fu_1834_p1 = select_ln260_27_reg_2385;

assign zext_ln271_27_fu_1837_p1 = select_ln260_28_reg_2391;

assign zext_ln271_2_fu_1658_p1 = select_ln260_2_reg_2248;

assign zext_ln271_3_fu_1661_p1 = select_ln260_3_reg_2254;

assign zext_ln271_4_fu_1585_p1 = select_ln260_5_fu_611_p3;

assign zext_ln271_5_fu_1589_p1 = select_ln260_6_fu_663_p3;

assign zext_ln271_6_fu_1674_p1 = select_ln260_7_reg_2265;

assign zext_ln271_7_fu_1677_p1 = select_ln260_8_reg_2271;

assign zext_ln271_8_fu_1690_p1 = select_ln260_9_reg_2277;

assign zext_ln271_9_fu_1693_p1 = select_ln260_10_reg_2283;

assign zext_ln271_fu_1642_p1 = select_ln260_reg_2236;

assign zext_ln277_10_fu_1943_p1 = add_ln271_10_fu_1796_p2;

assign zext_ln277_11_fu_1947_p1 = add_ln271_9_fu_1780_p2;

assign zext_ln277_12_fu_1963_p1 = add_ln271_12_fu_1828_p2;

assign zext_ln277_13_fu_1967_p1 = add_ln271_11_fu_1812_p2;

assign zext_ln277_1_fu_1854_p1 = add_ln271_fu_1652_p2;

assign zext_ln277_2_fu_1870_p1 = add_ln271_2_reg_2397;

assign zext_ln277_3_fu_1873_p1 = select_ln260_4_fu_1635_p3;

assign zext_ln277_4_fu_1883_p1 = add_ln271_4_fu_1700_p2;

assign zext_ln277_5_fu_1887_p1 = add_ln271_3_fu_1684_p2;

assign zext_ln277_6_fu_1903_p1 = add_ln271_6_fu_1732_p2;

assign zext_ln277_7_fu_1907_p1 = add_ln271_5_fu_1716_p2;

assign zext_ln277_8_fu_1923_p1 = add_ln271_8_fu_1764_p2;

assign zext_ln277_9_fu_1927_p1 = add_ln271_7_fu_1748_p2;

assign zext_ln277_fu_1850_p1 = add_ln271_1_fu_1668_p2;

assign zext_ln284_1_fu_1987_p1 = add_ln277_fu_1864_p2;

assign zext_ln284_2_fu_2001_p1 = add_ln277_3_fu_1917_p2;

assign zext_ln284_3_fu_2005_p1 = add_ln277_2_fu_1897_p2;

assign zext_ln284_4_fu_2015_p1 = add_ln277_5_fu_1957_p2;

assign zext_ln284_5_fu_2019_p1 = add_ln277_4_fu_1937_p2;

assign zext_ln284_6_fu_2029_p1 = add_ln271_13_fu_1844_p2;

assign zext_ln284_7_fu_2033_p1 = add_ln277_6_fu_1977_p2;

assign zext_ln284_fu_1983_p1 = add_ln277_1_fu_1877_p2;

assign zext_ln287_1_fu_2088_p1 = add_ln284_reg_2407;

assign zext_ln287_fu_2085_p1 = add_ln284_1_reg_2412;

assign zext_ln288_1_fu_2100_p1 = add_ln284_2_reg_2417;

assign zext_ln288_fu_2097_p1 = add_ln284_3_reg_2422;

assign zext_ln290_1_fu_2113_p1 = add_ln287_fu_2091_p2;

assign zext_ln290_fu_2109_p1 = add_ln288_fu_2103_p2;

assign zext_ln291_1_fu_2136_p1 = tmp_72_i_reg_2433;

assign zext_ln291_fu_2133_p1 = add_ln290_reg_2427_pp0_iter2_reg;

assign zext_ln292_1_fu_2162_p1 = add_ln292_1_fu_2157_p2;

assign zext_ln292_fu_2153_p1 = tmp_7_fu_2145_p3;

endmodule //ethernet_header_inserter_compute_and_insert_ip_checksum
