#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00F57460 .scope module, "testBench" "testBench" 2 11;
 .timescale 0 0;
v00F9E940_0 .net "aluResult", 31 0, v00F9D888_0; 1 drivers
v00F9E9F0_0 .net "aluctrl", 3 0, v00F9D4C0_0; 1 drivers
v00F9EA48_0 .var "clk", 0 0;
v00F9EAA0_0 .net "ctrlUnitOutCode", 8 0, v00F9E310_0; 1 drivers
v00F9EFC8_0 .net "dmOutData", 31 0, L_00F9F478; 1 drivers
v00F9EF70_0 .net "extSign32", 31 0, L_00F9FAA8; 1 drivers
v00F9EE68_0 .net "imOutData", 31 0, L_010A98B0; 1 drivers
v00F9EBA8_0 .net "mw32Out", 31 0, L_00F9F1B8; 1 drivers
v00F9EC58_0 .var "pcInputAddr", 31 0;
v00F9EC00_0 .net "pcOutAddr", 31 0, v00F9E838_0; 1 drivers
v00F9EDB8_0 .var "readReg1_t", 4 0;
v00F9EB50_0 .net "reg1Data", 31 0, L_010A96B8; 1 drivers
v00F9ECB0_0 .net "reg2Data", 31 0, L_010A9648; 1 drivers
v00F9EE10_0 .var "regWrite", 0 0;
v00F9EEC0_0 .net "writeData", 31 0, L_00F9FF78; 1 drivers
v00F9ED60_0 .net "writeReg", 4 0, L_00F9F268; 1 drivers
v00F9EF18_0 .var "writeReg_t", 0 0;
L_00F9F738 .part L_010A98B0, 26, 6;
L_00F9F948 .part L_010A98B0, 16, 5;
L_00F9F4D0 .part L_010A98B0, 11, 5;
L_00F9F6E0 .part v00F9E310_0, 8, 1;
L_00F9F318 .part L_010A98B0, 21, 5;
L_00F9FA50 .part L_010A98B0, 16, 5;
L_00F9F898 .part v00F9E310_0, 5, 1;
L_00F9F160 .part L_010A98B0, 0, 16;
L_00F9F8F0 .part v00F9E310_0, 7, 1;
L_00F9F210 .part L_010A98B0, 0, 6;
L_00F9F630 .part v00F9E310_0, 0, 2;
L_00F9F420 .part v00F9E310_0, 4, 1;
L_00F9F528 .part v00F9E310_0, 3, 1;
L_00F9FFD0 .part v00F9E310_0, 6, 1;
S_00F572C8 .scope module, "pc" "PC" 2 67, 3 1, S_00F57460;
 .timescale 0 0;
P_00F5B604 .param/l "WIDTH" 3 1, +C4<0100000>;
v00F9E470_0 .net "clk", 0 0, v00F9EA48_0; 1 drivers
v00F9E788_0 .var "con", 31 0;
v00F9E7E0_0 .net "inAddr", 31 0, v00F9EC58_0; 1 drivers
v00F9E838_0 .var "outAddr", 31 0;
S_00F570A8 .scope module, "im" "IM" 2 68, 4 1, S_00F57460;
 .timescale 0 0;
P_00F5B4A4 .param/l "WIDTH" 4 1, +C4<0100000>;
L_010A98B0 .functor BUFZ 32, L_00F9ED08, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00F9E368_0 .net *"_s0", 31 0, L_00F9ED08; 1 drivers
v00F9E890_0 .alias "inAddr", 31 0, v00F9EC00_0;
v00F9E730 .array "mem", 0 255, 31 0;
v00F9E3C0_0 .alias "outContent", 31 0, v00F9EE68_0;
L_00F9ED08 .array/port v00F9E730, v00F9E838_0;
S_00F56CF0 .scope module, "controlunit" "controlUnit" 2 69, 5 1, S_00F57460;
 .timescale 0 0;
v00F9E418_0 .net "clk", 0 0, C4<z>; 0 drivers
v00F9E2B8_0 .net "inCode", 5 0, L_00F9F738; 1 drivers
v00F9E050_0 .alias "outCode", 8 0, v00F9EAA0_0;
v00F9E310_0 .var "result", 8 0;
E_00F5B480 .event edge, v00F9E2B8_0;
S_00F56AD0 .scope module, "mw4" "muxtwo_4" 2 70, 6 2, S_00F57460;
 .timescale 0 0;
v00F9E578_0 .net *"_s0", 1 0, L_00F9F9A0; 1 drivers
v00F9E4C8_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00F9E208_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00F9E680_0 .net *"_s6", 0 0, L_00F9F2C0; 1 drivers
v00F9E260_0 .net "in1", 4 0, L_00F9F948; 1 drivers
v00F9E6D8_0 .net "in2", 4 0, L_00F9F4D0; 1 drivers
v00F9E0A8_0 .alias "out", 4 0, v00F9ED60_0;
v00F9E998_0 .net "sl", 0 0, L_00F9F6E0; 1 drivers
L_00F9F9A0 .concat [ 1 1 0 0], L_00F9F6E0, C4<0>;
L_00F9F2C0 .cmp/eq 2, L_00F9F9A0, C4<00>;
L_00F9F268 .functor MUXZ 5, L_00F9F4D0, L_00F9F948, L_00F9F2C0, C4<>;
S_00F569C0 .scope module, "regHeap" "RegHeap" 2 71, 7 1, S_00F57460;
 .timescale 0 0;
L_010A96B8 .functor BUFZ 32, L_00F9F790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_010A9648 .functor BUFZ 32, L_00F9F9F8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00F9DCA8_0 .net *"_s0", 31 0, L_00F9F790; 1 drivers
v00F9DD58_0 .net *"_s4", 31 0, L_00F9F9F8; 1 drivers
v00F9DDB0_0 .alias "clk", 0 0, v00F9E470_0;
v00F9E5D0 .array "mem", 0 31, 31 0;
v00F9E8E8_0 .net "readReg1", 4 0, L_00F9F318; 1 drivers
v00F9EAF8_0 .net "readReg2", 4 0, L_00F9FA50; 1 drivers
v00F9E628_0 .alias "reg1Data", 31 0, v00F9EB50_0;
v00F9E158_0 .alias "reg2Data", 31 0, v00F9ECB0_0;
v00F9E520_0 .net "regWrite", 0 0, L_00F9F898; 1 drivers
v00F9E100_0 .alias "writeData", 31 0, v00F9EEC0_0;
v00F9E1B0_0 .alias "writeReg", 4 0, v00F9ED60_0;
L_00F9F790 .array/port v00F9E5D0, L_00F9F318;
L_00F9F9F8 .array/port v00F9E5D0, L_00F9FA50;
S_00F57240 .scope module, "signext" "signExt" 2 72, 8 1, S_00F57460;
 .timescale 0 0;
v00F9DBF8_0 .net *"_s1", 0 0, L_00F9FB00; 1 drivers
v00F9DF68_0 .net *"_s10", 15 0, C4<0000000000000000>; 1 drivers
v00F9DEB8_0 .net *"_s12", 15 0, C4<1111111111111111>; 1 drivers
v00F9DF10_0 .net *"_s2", 1 0, L_00F9F7E8; 1 drivers
v00F9DFC0_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v00F9DD00_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v00F9DB48_0 .net *"_s8", 0 0, L_00F9F840; 1 drivers
v00F9DBA0_0 .net "in1", 15 0, L_00F9F160; 1 drivers
v00F9DC50_0 .alias "out", 31 0, v00F9EF70_0;
v00F9DE60_0 .net "temp", 15 0, L_00F9F5D8; 1 drivers
L_00F9FB00 .part L_00F9F160, 15, 1;
L_00F9F7E8 .concat [ 1 1 0 0], L_00F9FB00, C4<0>;
L_00F9F840 .cmp/eq 2, L_00F9F7E8, C4<00>;
L_00F9F5D8 .functor MUXZ 16, C4<1111111111111111>, C4<0000000000000000>, L_00F9F840, C4<>;
L_00F9FAA8 .concat [ 16 16 0 0], L_00F9F160, L_00F9F5D8;
S_00F574E8 .scope module, "mw32" "muxtwo_32" 2 73, 9 2, S_00F57460;
 .timescale 0 0;
v00F9D780_0 .net *"_s0", 1 0, L_00F9F058; 1 drivers
v00F9D990_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00F9D9E8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00F9D8E0_0 .net *"_s6", 0 0, L_00F9F370; 1 drivers
v00F9DA40_0 .alias "in1", 31 0, v00F9ECB0_0;
v00F9DAF0_0 .alias "in2", 31 0, v00F9EF70_0;
v00F9D048_0 .alias "out", 31 0, v00F9EBA8_0;
v00F9DE08_0 .net "sl", 0 0, L_00F9F8F0; 1 drivers
L_00F9F058 .concat [ 1 1 0 0], L_00F9F8F0, C4<0>;
L_00F9F370 .cmp/eq 2, L_00F9F058, C4<00>;
L_00F9F1B8 .functor MUXZ 32, L_00F9FAA8, L_010A9648, L_00F9F370, C4<>;
S_00F57790 .scope module, "aluControl" "ALUControl" 2 74, 10 1, S_00F57460;
 .timescale 0 0;
v00F9D4C0_0 .var "aluctrl", 3 0;
v00F9D6D0_0 .net "aluop", 1 0, L_00F9F630; 1 drivers
v00F9D518_0 .alias "clk", 0 0, v00F9E470_0;
v00F9D728_0 .net "func", 5 0, L_00F9F210; 1 drivers
S_00F57020 .scope module, "alu" "ALU" 2 75, 11 1, S_00F57460;
 .timescale 0 0;
v00F9D3B8_0 .net "clk", 0 0, C4<z>; 0 drivers
v00F9D2B0_0 .alias "ctrl", 3 0, v00F9E9F0_0;
v00F9D468_0 .alias "in1", 31 0, v00F9EB50_0;
v00F9DA98_0 .alias "in2", 31 0, v00F9EBA8_0;
v00F9D410_0 .alias "out", 31 0, v00F9E940_0;
v00F9D888_0 .var "result", 31 0;
E_00F5B000 .event edge, v00F9D2B0_0, v00F9DA98_0, v00F9D468_0;
S_00F57350 .scope module, "dm" "DM" 2 76, 12 1, S_00F57460;
 .timescale 0 0;
v00F9D678_0 .net *"_s0", 2 0, L_00F9F3C8; 1 drivers
v00F9D5C8_0 .net *"_s10", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v00F9D0A0_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v00F9D570_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v00F9D7D8_0 .net *"_s6", 0 0, L_00F9F0B0; 1 drivers
v00F9D938_0 .net *"_s8", 31 0, L_00F9F108; 1 drivers
v00F9D360_0 .alias "clk", 0 0, v00F9E470_0;
v00F9D200_0 .alias "inAddr", 31 0, v00F9E940_0;
v00F9D0F8 .array "mem", 0 255, 31 0;
v00F9D258_0 .net "memRead", 0 0, L_00F9F420; 1 drivers
v00F9D620_0 .net "memWrite", 0 0, L_00F9F528; 1 drivers
v00F9D830_0 .alias "outData", 31 0, v00F9EFC8_0;
v00F9D150_0 .alias "writeData", 31 0, v00F9ECB0_0;
E_00F5B2E0 .event posedge, v00F9D360_0;
L_00F9F3C8 .concat [ 1 2 0 0], L_00F9F420, C4<00>;
L_00F9F0B0 .cmp/eq 3, L_00F9F3C8, C4<001>;
L_00F9F108 .array/port v00F9D0F8, v00F9D888_0;
L_00F9F478 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_00F9F108, L_00F9F0B0, C4<>;
S_00F571B8 .scope module, "mw32_2" "muxtwo_32" 2 77, 9 2, S_00F57460;
 .timescale 0 0;
v00F587D0_0 .net *"_s0", 1 0, L_00F9F580; 1 drivers
v00F58A38_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00F58568_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00F585C0_0 .net *"_s6", 0 0, L_00F9F688; 1 drivers
v00F58618_0 .alias "in1", 31 0, v00F9E940_0;
v00F586C8_0 .alias "in2", 31 0, v00F9EFC8_0;
v00F9D1A8_0 .alias "out", 31 0, v00F9EEC0_0;
v00F9D308_0 .net "sl", 0 0, L_00F9FFD0; 1 drivers
L_00F9F580 .concat [ 1 1 0 0], L_00F9FFD0, C4<0>;
L_00F9F688 .cmp/eq 2, L_00F9F580, C4<00>;
L_00F9FF78 .functor MUXZ 32, L_00F9F478, v00F9D888_0, L_00F9F688, C4<>;
    .scope S_00F572C8;
T_0 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9E788_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_00F572C8;
T_1 ;
    %wait E_00F5B2E0;
    %load/v 8, v00F9E7E0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9E838_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_00F570A8;
T_2 ;
    %vpi_call 4 11 "$readmemh", "IMData.data", v00F9E730;
    %end;
    .thread T_2;
    .scope S_00F56CF0;
T_3 ;
    %wait E_00F5B480;
    %load/v 8, v00F9E2B8_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_3.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_3.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_3.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_3.3, 6;
    %ix/load 0, 9, 0;
    %assign/v0 v00F9E310_0, 0, 0;
    %jmp T_3.5;
T_3.0 ;
    %movi 8, 290, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00F9E310_0, 0, 8;
    %jmp T_3.5;
T_3.1 ;
    %movi 8, 240, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00F9E310_0, 0, 8;
    %jmp T_3.5;
T_3.2 ;
    %movi 8, 136, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00F9E310_0, 0, 8;
    %jmp T_3.5;
T_3.3 ;
    %movi 8, 5, 9;
    %ix/load 0, 9, 0;
    %assign/v0 v00F9E310_0, 0, 8;
    %jmp T_3.5;
T_3.5 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00F569C0;
T_4 ;
    %vpi_call 7 15 "$readmemh", "regHeapData.data", v00F9E5D0;
    %end;
    .thread T_4;
    .scope S_00F569C0;
T_5 ;
    %wait E_00F5B2E0;
    %load/v 8, v00F9E520_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v00F9E100_0, 32;
    %ix/getv 3, v00F9E1B0_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00F9E5D0, 0, 8;
t_0 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00F57790;
T_6 ;
    %wait E_00F5B2E0;
    %load/v 8, v00F9D6D0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v00F9D6D0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_6.2, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 8;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v00F9D6D0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_6.4, 4;
    %load/v 8, v00F9D728_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_6.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_6.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_6.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_6.9, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_6.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 0;
    %jmp T_6.12;
T_6.6 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 8;
    %jmp T_6.12;
T_6.7 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 8;
    %jmp T_6.12;
T_6.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 0;
    %jmp T_6.12;
T_6.9 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 8;
    %jmp T_6.12;
T_6.10 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 8;
    %jmp T_6.12;
T_6.12 ;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00F9D4C0_0, 0, 0;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00F57020;
T_7 ;
    %set/v v00F9D888_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_00F57020;
T_8 ;
    %wait E_00F5B000;
    %load/v 8, v00F9D2B0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_8.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_8.5, 6;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9D888_0, 0, 0;
    %jmp T_8.7;
T_8.0 ;
    %load/v 8, v00F9D468_0, 32;
    %load/v 40, v00F9DA98_0, 32;
    %and 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9D888_0, 0, 8;
    %jmp T_8.7;
T_8.1 ;
    %load/v 40, v00F9D468_0, 32;
    %cmpi/u 40, 0, 32;
    %inv 4, 1;
    %mov 40, 4, 1;
    %load/v 41, v00F9DA98_0, 32;
    %cmpi/u 41, 0, 32;
    %inv 4, 1;
    %or 40, 4, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9D888_0, 0, 8;
    %jmp T_8.7;
T_8.2 ;
    %load/v 8, v00F9D468_0, 32;
    %load/v 40, v00F9DA98_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9D888_0, 0, 8;
    %jmp T_8.7;
T_8.3 ;
    %load/v 8, v00F9D468_0, 32;
    %load/v 40, v00F9DA98_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9D888_0, 0, 8;
    %jmp T_8.7;
T_8.4 ;
    %load/v 8, v00F9D468_0, 32;
    %load/v 40, v00F9DA98_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_8.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_8.10, 8;
T_8.8 ; End of true expr.
    %jmp/0  T_8.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_8.10;
T_8.9 ;
    %mov 9, 0, 32; Return false value
T_8.10 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9D888_0, 0, 9;
    %jmp T_8.7;
T_8.5 ;
    %load/v 40, v00F9D468_0, 32;
    %cmpi/u 40, 0, 32;
    %inv 4, 1;
    %mov 40, 4, 1;
    %load/v 41, v00F9DA98_0, 32;
    %cmpi/u 41, 0, 32;
    %inv 4, 1;
    %or 40, 4, 1;
    %inv 40, 1;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %ix/load 0, 32, 0;
    %assign/v0 v00F9D888_0, 0, 8;
    %jmp T_8.7;
T_8.7 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00F57350;
T_9 ;
    %vpi_call 12 12 "$readmemh", "DMData.data", v00F9D0F8;
    %end;
    .thread T_9;
    .scope S_00F57350;
T_10 ;
    %wait E_00F5B2E0;
    %load/v 8, v00F9D620_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v00F9D150_0, 32;
    %ix/getv 3, v00F9D200_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v00F9D0F8, 8, 32;
t_1 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00F57460;
T_11 ;
    %vpi_call 2 50 "$dumpfile", "test1.vcd";
    %vpi_call 2 51 "$dumpvars";
    %movi 8, 9, 5;
    %set/v v00F9EDB8_0, 8, 5;
    %set/v v00F9EF18_0, 1, 1;
    %set/v v00F9EA48_0, 0, 1;
    %set/v v00F9EE10_0, 0, 1;
    %set/v v00F9EC58_0, 0, 32;
    %delay 20, 0;
    %movi 8, 1, 32;
    %set/v v00F9EC58_0, 8, 32;
    %delay 20, 0;
    %movi 8, 2, 32;
    %set/v v00F9EC58_0, 8, 32;
    %delay 20, 0;
    %movi 8, 3, 32;
    %set/v v00F9EC58_0, 8, 32;
    %delay 40, 0;
    %vpi_call 2 61 "$finish";
    %end;
    .thread T_11;
    .scope S_00F57460;
T_12 ;
    %delay 10, 0;
    %load/v 8, v00F9EA48_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00F9EA48_0, 0, 8;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "G:\cpu\testBench.v";
    "./PC.v";
    "./IM.v";
    "./controlUnit.v";
    "./muxtwo_4.v";
    "./RegHeap.v";
    "./signExt.v";
    "./muxtwo_32.v";
    "./ALUControl.v";
    "./ALU.v";
    "./DM.v";
