#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Jun 25 10:05:14 2025
# Process ID: 10816
# Current directory: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15176 C:\Users\NESLS023\Desktop\UART_Tests\UART_Test_Course_V2\Poject_1.xpr
# Log file: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/vivado.log
# Journal file: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2\vivado.jou
# Running On: DESKTOP-SUFRKL5, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 20, Host memory: 16851 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_v1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2558.555 ; gain = 494.742
update_compile_order -fileset sources_1
open_bd_design {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:vio:3.0 - vio_0
Adding component instance block -- xilinx.com:module_ref:UART_Tx_Rx:1.0 - UART_Tx_Rx_0
Adding component instance block -- xilinx.com:module_ref:Diff_Clk:1.0 - Diff_Clk_0
Successfully read diagram <design_1> from block design file <C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_cells vio_0]
delete_bd_objs [get_bd_nets UART_Tx_Rx_0_rxout] [get_bd_nets vio_0_probe_out0] [get_bd_nets UART_Tx_Rx_0_txdone] [get_bd_nets UART_Tx_Rx_0_rxdone] [get_bd_cells ila_0]
delete_bd_objs [get_bd_nets UART_Tx_Rx_0_tx]
startgroup
make_bd_pins_external  [get_bd_pins UART_Tx_Rx_0/tx]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins UART_Tx_Rx_0/rx]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property -dict [list \
  CONFIG.C_PROBE_IN0_WIDTH {8} \
  CONFIG.C_PROBE_OUT0_WIDTH {8} \
] [get_bd_cells vio_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {65536} \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {7} \
  CONFIG.C_PROBE0_WIDTH {8} \
  CONFIG.C_PROBE1_WIDTH {8} \
] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins Diff_Clk_0/clk_out]
connect_bd_net [get_bd_pins UART_Tx_Rx_0/txin] [get_bd_pins vio_0/probe_out0]
connect_bd_net [get_bd_pins UART_Tx_Rx_0/rxout] [get_bd_pins vio_0/probe_in0]
connect_bd_net [get_bd_pins UART_Tx_Rx_0/rxdone] [get_bd_pins ila_0/probe2]
connect_bd_net [get_bd_pins UART_Tx_Rx_0/txdone] [get_bd_pins ila_0/probe3]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins Diff_Clk_0/clk_out]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins vio_0/probe_out0]
connect_bd_net [get_bd_pins ila_0/probe1] [get_bd_pins UART_Tx_Rx_0/rxout]
connect_bd_net [get_bd_pins ila_0/probe4] [get_bd_pins UART_Tx_Rx_0/tx]
connect_bd_net [get_bd_ports rx_0] [get_bd_pins ila_0/probe5]
connect_bd_net [get_bd_ports start_0] [get_bd_pins ila_0/probe6]
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\NESLS023\Desktop\UART_Tests\UART_Test_Course_V2\Poject_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_ila_0_1/design_1_ila_0_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_ila_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_1
catch { config_ip_cache -export [get_ips -all design_1_vio_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_vio_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry dd09f890979b923c to dir: c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/ip/2023.1/d/d/dd09f890979b923c/design_1_vio_0_0.dcp to c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/ip/2023.1/d/d/dd09f890979b923c/design_1_vio_0_0_sim_netlist.v to c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/ip/2023.1/d/d/dd09f890979b923c/design_1_vio_0_0_sim_netlist.vhdl to c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/ip/2023.1/d/d/dd09f890979b923c/design_1_vio_0_0_stub.v to c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/ip/2023.1/d/d/dd09f890979b923c/design_1_vio_0_0_stub.vhdl to c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.gen/sources_1/bd/design_1/ip/design_1_vio_0_1/design_1_vio_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_vio_0_1, cache-ID = dd09f890979b923c; cache size = 11.535 MB.
export_ip_user_files -of_objects [get_files C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_ila_0_1_synth_1 -jobs 28
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ila_0_1
[Wed Jun 25 10:10:22 2025] Launched design_1_ila_0_1_synth_1...
Run output will be captured here: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/design_1_ila_0_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.ip_user_files -ipstatic_source_dir C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/compile_simlib/modelsim} {questa=C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/compile_simlib/questa} {riviera=C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/compile_simlib/riviera} {activehdl=C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.ip_user_files -ipstatic_source_dir C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/compile_simlib/modelsim} {questa=C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/compile_simlib/questa} {riviera=C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/compile_simlib/riviera} {activehdl=C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd] -top
make_wrapper -files [get_files C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/synth_1/design_1_wrapper.dcp to C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 28
[Wed Jun 25 10:12:56 2025] Launched synth_1...
Run output will be captured here: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/synth_1/runme.log
[Wed Jun 25 10:12:56 2025] Launched impl_1...
Run output will be captured here: C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 10 2023-20:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu2_0]
set_property PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-3222] Mismatch between the design programmed into the device xczu2 (JTAG device index = 0) and the probes file(s) C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/impl_1/design_1_wrapper.ltx.
 The hw_probe  in the probes file has port index 6. This port does not exist in the ILA core at location (uuid_BE177176557E59FEACE2FE04795A2B22).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu2_0]
set_property PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu2_0]
set_property PROGRAM.FILE {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu2_0]
program_hw_devices [get_hw_devices xczu2_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xczu2 (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-1952] VIO hw_probe OUTPUT_VALUE properties for hw_vio(s) [hw_vio_1] differ from output values in the VIO core(s).
Resolution: 
To synchronize the hw_probes properties and the VIO core outputs choose one of the following alternatives:
  1) Execute the command 'Commit Output Values to VIO Core', to write down the hw_probe values to the core.
  2) Execute the command 'Refresh Input and Output Values from VIO Core', to update the hw_probe properties with the core values.
  3) First restore initial values in the core with the command 'Reset VIO Core Outputs', and then execute the command 'Refresh Input and Output Values from VIO Core'.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 10:21:54
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 10:21:54
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 56 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 10:24:26
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 10:24:26
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 10:25:47
set_property OUTPUT_VALUE 89 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 10:26:24
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 74 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 10:26:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 10:26:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 96 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 10:28:03
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 10:28:03
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 10:28:38
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 10:28:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property OUTPUT_VALUE 32 [get_hw_probes design_1_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
commit_hw_vio [get_hw_probes {design_1_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/vio_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jun-25 10:32:11
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu2_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jun-25 10:32:11
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Users/NESLS023/Desktop/UART_Tests/UART_Test_Course_V2/Poject_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 25 10:38:32 2025...
