# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# Date created = 17:26:46  August 22, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		main_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone 10 LP"
set_global_assignment -name DEVICE 10CL025YU256I7G
set_global_assignment -name TOP_LEVEL_ENTITY main
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:26:46  AUGUST 22, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP "-40"
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 100
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name VERILOG_FILE main.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_N9 -to hyperram_nreset
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_nreset
set_location_assignment PIN_T12 -to hyperram_dq[0]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq[0]
set_location_assignment PIN_T13 -to hyperram_dq[1]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq[1]
set_location_assignment PIN_T11 -to hyperram_dq[2]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq[2]
set_location_assignment PIN_R10 -to hyperram_dq[3]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq[3]
set_location_assignment PIN_T10 -to hyperram_dq[4]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq[4]
set_location_assignment PIN_R11 -to hyperram_dq[5]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq[5]
set_location_assignment PIN_R12 -to hyperram_dq[6]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq[6]
set_location_assignment PIN_R13 -to hyperram_dq[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq[7]
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_dq
set_location_assignment PIN_T14 -to hyperram_rwds
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_rwds
set_location_assignment PIN_P14 -to hyperram_ck
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_ck
set_location_assignment PIN_P9 -to hyperram_ncs
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_ncs
set_location_assignment PIN_R14 -to hyperram_ckn
set_instance_assignment -name IO_STANDARD "1.8 V" -to hyperram_ckn
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to ck
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to io_direction
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to ncs
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to nreset
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rwds
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dq
set_location_assignment PIN_B1 -to dq[0]
set_location_assignment PIN_C2 -to dq[1]
set_location_assignment PIN_F3 -to dq[2]
set_location_assignment PIN_D1 -to dq[3]
set_location_assignment PIN_G2 -to dq[4]
set_location_assignment PIN_G1 -to dq[5]
set_location_assignment PIN_J2 -to dq[6]
set_location_assignment PIN_J1 -to dq[7]
set_location_assignment PIN_K2 -to nreset
set_location_assignment PIN_K5 -to rwds
set_location_assignment PIN_L4 -to ncs
set_location_assignment PIN_K1 -to ck
set_location_assignment PIN_L2 -to io_direction
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to leds
set_location_assignment PIN_L14 -to leds[3]
set_location_assignment PIN_K15 -to leds[2]
set_location_assignment PIN_J14 -to leds[1]
set_location_assignment PIN_J13 -to leds[0]
set_location_assignment PIN_L1 -to rwds_direction
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to rwds_direction
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top