// Seed: 2273317564
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0
    , id_5,
    input id_1,
    output id_2,
    input id_3,
    output id_4
);
  assign id_2[1] = (1);
endmodule
