/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [4:0] celloutsig_0_72z;
  wire [3:0] celloutsig_0_7z;
  wire [18:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~((celloutsig_0_7z[0] | celloutsig_0_10z[2]) & celloutsig_0_5z[4]);
  assign celloutsig_0_9z = ~((celloutsig_0_2z | celloutsig_0_8z[12]) & (celloutsig_0_5z[0] | celloutsig_0_8z[15]));
  assign celloutsig_0_16z = ~((celloutsig_0_0z[1] | celloutsig_0_1z[5]) & (celloutsig_0_3z | 1'h0));
  assign celloutsig_0_3z = celloutsig_0_0z[5] ^ in_data[3];
  assign celloutsig_1_5z = celloutsig_1_2z[6] ^ in_data[105];
  assign celloutsig_0_17z = in_data[84] ^ celloutsig_0_11z[0];
  assign celloutsig_0_2z = celloutsig_0_1z[1] ^ in_data[60];
  assign celloutsig_0_7z = { celloutsig_0_0z[2:0], celloutsig_0_3z } & celloutsig_0_5z[3:0];
  assign celloutsig_0_6z = { celloutsig_0_0z[5:2], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } >= { in_data[66:62], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_2z[12:6], celloutsig_1_0z } >= celloutsig_1_2z[8:1];
  assign celloutsig_1_7z = { celloutsig_1_2z[11:7], celloutsig_1_0z, celloutsig_1_4z } >= { celloutsig_1_1z[7:4], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[134:131] >= { celloutsig_1_2z[12:10], celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_1z[3], celloutsig_1_5z, celloutsig_1_0z } >= { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_4z[4:3], celloutsig_0_0z, celloutsig_0_1z[6:5], celloutsig_0_1z[6], celloutsig_0_1z[3:0], celloutsig_0_9z, celloutsig_0_2z } >= { in_data[94:84], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_71z = { celloutsig_0_26z[11:5], celloutsig_0_3z } > { celloutsig_0_13z[13:7], 1'h0 };
  assign celloutsig_1_0z = in_data[136:126] < in_data[148:138];
  assign celloutsig_1_9z = celloutsig_1_6z[7:5] < celloutsig_1_2z[8:6];
  assign celloutsig_1_11z = { in_data[136:127], celloutsig_1_3z, celloutsig_1_9z } < { celloutsig_1_6z[14:9], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[159:149], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_10z } % { 1'h1, celloutsig_1_6z[13:12], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_6z[15:6], celloutsig_1_8z } % { 1'h1, in_data[186:177] };
  assign celloutsig_0_4z = celloutsig_0_0z * celloutsig_0_0z;
  assign celloutsig_1_1z = { in_data[154:142], celloutsig_1_0z, celloutsig_1_0z } * in_data[182:168];
  assign celloutsig_1_12z = { celloutsig_1_6z[12:5], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_0z } * { celloutsig_1_2z[7], celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_1z };
  assign celloutsig_0_18z = in_data[3:0] * { celloutsig_0_5z[1], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z };
  assign celloutsig_0_8z = ~ { in_data[15:11], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_10z = ~ { celloutsig_0_5z[4:3], celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_11z = ~ { celloutsig_0_5z[1:0], celloutsig_0_9z };
  assign celloutsig_0_14z = ~ { celloutsig_0_7z[2:1], celloutsig_0_6z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3:0], celloutsig_0_2z, celloutsig_0_3z } | in_data[58:53];
  assign celloutsig_1_2z = in_data[163:151] | celloutsig_1_1z[13:1];
  assign celloutsig_1_19z = { celloutsig_1_12z[8:5], celloutsig_1_5z } >>> { celloutsig_1_14z[12:9], celloutsig_1_3z };
  assign celloutsig_0_72z = { celloutsig_0_27z[4:1], celloutsig_0_27z[4] } ~^ celloutsig_0_5z[4:0];
  assign celloutsig_0_21z = { celloutsig_0_13z[12:11], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_2z } ^ { celloutsig_0_10z[3:0], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_0z[5:4], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_17z } ^ { celloutsig_0_4z[2:1], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_5z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[72:67];
  always_latch
    if (!clkin_data[64]) celloutsig_1_4z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_4z = { celloutsig_1_2z[12:10], celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 18'h00000;
    else if (!clkin_data[0]) celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z };
  assign { celloutsig_0_1z[5], celloutsig_0_1z[6], celloutsig_0_1z[3:0] } = ~ celloutsig_0_0z;
  assign { celloutsig_0_13z[7], celloutsig_0_13z[10:8], celloutsig_0_13z[14:11], celloutsig_0_13z[16:15] } = { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_4z[1:0] } ^ { celloutsig_0_1z[0], celloutsig_0_1z[3:1], celloutsig_0_4z[1], celloutsig_0_1z[6:5], celloutsig_0_1z[6], celloutsig_0_4z[3:2] };
  assign { celloutsig_0_27z[3:1], celloutsig_0_27z[4] } = ~ celloutsig_0_18z;
  assign celloutsig_0_13z[6:0] = 7'h00;
  assign celloutsig_0_1z[4] = celloutsig_0_1z[6];
  assign celloutsig_0_27z[0] = celloutsig_0_27z[4];
  assign { out_data[138:128], out_data[100:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
