\hypertarget{group___m_c_m___register___masks}{}\section{M\+CM Register Masks}
\label{group___m_c_m___register___masks}\index{MCM Register Masks@{MCM Register Masks}}
\subsection*{P\+L\+A\+SC -\/ Crossbar Switch (A\+X\+BS) Slave Configuration}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga215cf860c41174735020a34e7ccf9590}\label{group___m_c_m___register___masks_ga215cf860c41174735020a34e7ccf9590}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+S\+C\+\_\+\+A\+S\+C\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga88f833168fd51e1b3c950e21b00bbfc3}\label{group___m_c_m___register___masks_ga88f833168fd51e1b3c950e21b00bbfc3}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+S\+C\+\_\+\+A\+S\+C\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_gaaae648a9e1b6e2e44af89bb3a6881a54}{M\+C\+M\+\_\+\+P\+L\+A\+S\+C\+\_\+\+A\+SC}}(x)~(((uint16\+\_\+t)(((uint16\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+S\+C\+\_\+\+A\+S\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+S\+C\+\_\+\+A\+S\+C\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+L\+A\+MC -\/ Crossbar Switch (A\+X\+BS) Master Configuration}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga7988227df54012705c7f522f348214ee}\label{group___m_c_m___register___masks_ga7988227df54012705c7f522f348214ee}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+M\+C\+\_\+\+A\+M\+C\+\_\+\+M\+A\+SK}~(0x\+F\+F\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gaa1b3153d0bf749f80fffacd948dd4bd4}\label{group___m_c_m___register___masks_gaa1b3153d0bf749f80fffacd948dd4bd4}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+M\+C\+\_\+\+A\+M\+C\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_gad8199ccd7b6edb29bcd5e940d17e7e47}{M\+C\+M\+\_\+\+P\+L\+A\+M\+C\+\_\+\+A\+MC}}(x)~(((uint16\+\_\+t)(((uint16\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+M\+C\+\_\+\+A\+M\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+M\+C\+\_\+\+A\+M\+C\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{P\+L\+A\+CR -\/ Platform Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gaeea6e96c143304d5bb05ea7fc403efc3}\label{group___m_c_m___register___masks_gaeea6e96c143304d5bb05ea7fc403efc3}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+A\+R\+B\+\_\+\+M\+A\+SK}~(0x200\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga074aa7cf18e97a20994af9c9f1151873}\label{group___m_c_m___register___masks_ga074aa7cf18e97a20994af9c9f1151873}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+A\+R\+B\+\_\+\+S\+H\+I\+FT}~(9\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_gad4c82e8cda84e63613df6140b5eddcfa}{M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+A\+RB}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+A\+R\+B\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+A\+R\+B\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gacbfd3b84d50859b667b4c8c8923893c6}\label{group___m_c_m___register___masks_gacbfd3b84d50859b667b4c8c8923893c6}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+C\+F\+C\+C\+\_\+\+M\+A\+SK}~(0x400\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga278b7f999d641bc9c3ab1c7c6d28e8cb}\label{group___m_c_m___register___masks_ga278b7f999d641bc9c3ab1c7c6d28e8cb}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+C\+F\+C\+C\+\_\+\+S\+H\+I\+FT}~(10\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_ga0bc908e2e311d482e30aaec5614e39f7}{M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+C\+F\+CC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+C\+F\+C\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+C\+F\+C\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gae6459088afbbf9bcb5bf4e5eb88f239c}\label{group___m_c_m___register___masks_gae6459088afbbf9bcb5bf4e5eb88f239c}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+D\+A\+\_\+\+M\+A\+SK}~(0x800\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga9834def64562d8851ba0500d81ae2a16}\label{group___m_c_m___register___masks_ga9834def64562d8851ba0500d81ae2a16}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+D\+A\+\_\+\+S\+H\+I\+FT}~(11\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_gaaaf9605ea2614d154b1a52c1d5e1fa95}{M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+DA}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+D\+A\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+D\+A\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga4a3f9ffb612145266536e0de8e9fa432}\label{group___m_c_m___register___masks_ga4a3f9ffb612145266536e0de8e9fa432}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+I\+C\+\_\+\+M\+A\+SK}~(0x1000\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gaff851bbdb5438d7e6c4816866107aec0}\label{group___m_c_m___register___masks_gaff851bbdb5438d7e6c4816866107aec0}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+I\+C\+\_\+\+S\+H\+I\+FT}~(12\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_gaea78222e8aeb890a6839ee0b1f1ced49}{M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+IC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+I\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+I\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga3a3b01206691dd0da2cc1699d7aff12f}\label{group___m_c_m___register___masks_ga3a3b01206691dd0da2cc1699d7aff12f}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+C\+\_\+\+M\+A\+SK}~(0x2000\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga43547ea594fc5be9183ff24f3bdcdee7}\label{group___m_c_m___register___masks_ga43547ea594fc5be9183ff24f3bdcdee7}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+C\+\_\+\+S\+H\+I\+FT}~(13\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_ga5bf8dc2c888bf70076373822caac47d4}{M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+CC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+C\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga90eea584eb5978a2ddfee057cd2fec28}\label{group___m_c_m___register___masks_ga90eea584eb5978a2ddfee057cd2fec28}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+F\+D\+S\+\_\+\+M\+A\+SK}~(0x4000\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gab4f3cedc3a9560ddb10ca0cddaab74dd}\label{group___m_c_m___register___masks_gab4f3cedc3a9560ddb10ca0cddaab74dd}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+F\+D\+S\+\_\+\+S\+H\+I\+FT}~(14\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_ga13f7e71b3e230876582b0814144a7b0e}{M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+F\+DS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+F\+D\+S\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+F\+D\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga336a7d6634a1b5f72698ee41e1768d08}\label{group___m_c_m___register___masks_ga336a7d6634a1b5f72698ee41e1768d08}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+S\+\_\+\+M\+A\+SK}~(0x8000\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gab9eab0c37b97341f1af2e72ec3c299e6}\label{group___m_c_m___register___masks_gab9eab0c37b97341f1af2e72ec3c299e6}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+S\+\_\+\+S\+H\+I\+FT}~(15\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_ga70b8c86c26d80ad22fe939b9b94b3632}{M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+CS}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+S\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gadfd414b0c13cb1d199238e5a312a153d}\label{group___m_c_m___register___masks_gadfd414b0c13cb1d199238e5a312a153d}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+S\+F\+C\+\_\+\+M\+A\+SK}~(0x10000\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gae370a0400b2ce8cef0416ee11b9898f8}\label{group___m_c_m___register___masks_gae370a0400b2ce8cef0416ee11b9898f8}} 
\#define {\bfseries M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+S\+F\+C\+\_\+\+S\+H\+I\+FT}~(16\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_ga84e550ad1b98f64446b22e483a95c28f}{M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+S\+FC}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+S\+F\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+S\+F\+C\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C\+PO -\/ Compute Operation Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga36f43d6467fbe16e5585829747471da9}\label{group___m_c_m___register___masks_ga36f43d6467fbe16e5585829747471da9}} 
\#define {\bfseries M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+R\+E\+Q\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga4787ad168d88290f8da659a6b30e243d}\label{group___m_c_m___register___masks_ga4787ad168d88290f8da659a6b30e243d}} 
\#define {\bfseries M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+R\+E\+Q\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_gad3ef6c52b02135ec94837bfcf71a800d}{M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+R\+EQ}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+R\+E\+Q\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+R\+E\+Q\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga039f47e9952c17908e79eace8fd0139c}\label{group___m_c_m___register___masks_ga039f47e9952c17908e79eace8fd0139c}} 
\#define {\bfseries M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+A\+C\+K\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_gaa9a8977b3a452ae07fb7ca851c5ee47e}\label{group___m_c_m___register___masks_gaa9a8977b3a452ae07fb7ca851c5ee47e}} 
\#define {\bfseries M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+A\+C\+K\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_gad02869a7082243f4250d7bf210e7c54a}{M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+A\+CK}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+A\+C\+K\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga154f71ae507ca3bac1e2c2a9dbd1dcd5}\label{group___m_c_m___register___masks_ga154f71ae507ca3bac1e2c2a9dbd1dcd5}} 
\#define {\bfseries M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+W\+O\+I\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___m_c_m___register___masks_ga369c1ed9bf00d8317ea868b2ea1b0572}\label{group___m_c_m___register___masks_ga369c1ed9bf00d8317ea868b2ea1b0572}} 
\#define {\bfseries M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+W\+O\+I\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_m___register___masks_ga67cd7144b5383315f372b397ddacc9a2}{M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+W\+OI}}(x)~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+W\+O\+I\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+W\+O\+I\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___m_c_m___register___masks_gad02869a7082243f4250d7bf210e7c54a}\label{group___m_c_m___register___masks_gad02869a7082243f4250d7bf210e7c54a}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_CPO\_CPOACK@{MCM\_CPO\_CPOACK}}
\index{MCM\_CPO\_CPOACK@{MCM\_CPO\_CPOACK}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_CPO\_CPOACK}{MCM\_CPO\_CPOACK}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+A\+CK(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+A\+C\+K\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+A\+C\+K\+\_\+\+M\+A\+SK)}

C\+P\+O\+A\+CK -\/ Compute Operation Acknowledge 0b0..Compute operation entry has not completed or compute operation exit has completed. 0b1..Compute operation entry has completed or compute operation exit has not completed. \mbox{\Hypertarget{group___m_c_m___register___masks_gad3ef6c52b02135ec94837bfcf71a800d}\label{group___m_c_m___register___masks_gad3ef6c52b02135ec94837bfcf71a800d}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_CPO\_CPOREQ@{MCM\_CPO\_CPOREQ}}
\index{MCM\_CPO\_CPOREQ@{MCM\_CPO\_CPOREQ}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_CPO\_CPOREQ}{MCM\_CPO\_CPOREQ}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+R\+EQ(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+R\+E\+Q\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+R\+E\+Q\+\_\+\+M\+A\+SK)}

C\+P\+O\+R\+EQ -\/ Compute Operation Request 0b0..Request is cleared. 0b1..Request Compute Operation. \mbox{\Hypertarget{group___m_c_m___register___masks_ga67cd7144b5383315f372b397ddacc9a2}\label{group___m_c_m___register___masks_ga67cd7144b5383315f372b397ddacc9a2}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_CPO\_CPOWOI@{MCM\_CPO\_CPOWOI}}
\index{MCM\_CPO\_CPOWOI@{MCM\_CPO\_CPOWOI}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_CPO\_CPOWOI}{MCM\_CPO\_CPOWOI}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+W\+OI(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+W\+O\+I\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+C\+P\+O\+\_\+\+C\+P\+O\+W\+O\+I\+\_\+\+M\+A\+SK)}

C\+P\+O\+W\+OI -\/ Compute Operation Wake-\/up on Interrupt 0b0..No effect. 0b1..When set, the C\+P\+O\+R\+EQ is cleared on any interrupt or exception vector fetch. \mbox{\Hypertarget{group___m_c_m___register___masks_gad4c82e8cda84e63613df6140b5eddcfa}\label{group___m_c_m___register___masks_gad4c82e8cda84e63613df6140b5eddcfa}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLACR\_ARB@{MCM\_PLACR\_ARB}}
\index{MCM\_PLACR\_ARB@{MCM\_PLACR\_ARB}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLACR\_ARB}{MCM\_PLACR\_ARB}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+A\+RB(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+A\+R\+B\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+A\+R\+B\+\_\+\+M\+A\+SK)}

A\+RB -\/ Arbitration select 0b0..Fixed-\/priority arbitration for the crossbar masters 0b1..Round-\/robin arbitration for the crossbar masters \mbox{\Hypertarget{group___m_c_m___register___masks_ga0bc908e2e311d482e30aaec5614e39f7}\label{group___m_c_m___register___masks_ga0bc908e2e311d482e30aaec5614e39f7}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLACR\_CFCC@{MCM\_PLACR\_CFCC}}
\index{MCM\_PLACR\_CFCC@{MCM\_PLACR\_CFCC}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLACR\_CFCC}{MCM\_PLACR\_CFCC}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+C\+F\+CC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+C\+F\+C\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+C\+F\+C\+C\+\_\+\+M\+A\+SK)}

C\+F\+CC -\/ Clear Flash Controller Cache \mbox{\Hypertarget{group___m_c_m___register___masks_ga5bf8dc2c888bf70076373822caac47d4}\label{group___m_c_m___register___masks_ga5bf8dc2c888bf70076373822caac47d4}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLACR\_DFCC@{MCM\_PLACR\_DFCC}}
\index{MCM\_PLACR\_DFCC@{MCM\_PLACR\_DFCC}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLACR\_DFCC}{MCM\_PLACR\_DFCC}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+CC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+C\+\_\+\+M\+A\+SK)}

D\+F\+CC -\/ Disable Flash Controller Cache 0b0..Enable flash controller cache. 0b1..Disable flash controller cache. \mbox{\Hypertarget{group___m_c_m___register___masks_gaaaf9605ea2614d154b1a52c1d5e1fa95}\label{group___m_c_m___register___masks_gaaaf9605ea2614d154b1a52c1d5e1fa95}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLACR\_DFCDA@{MCM\_PLACR\_DFCDA}}
\index{MCM\_PLACR\_DFCDA@{MCM\_PLACR\_DFCDA}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLACR\_DFCDA}{MCM\_PLACR\_DFCDA}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+DA(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+D\+A\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+D\+A\+\_\+\+M\+A\+SK)}

D\+F\+C\+DA -\/ Disable Flash Controller Data Caching 0b0..Enable flash controller data caching 0b1..Disable flash controller data caching. \mbox{\Hypertarget{group___m_c_m___register___masks_gaea78222e8aeb890a6839ee0b1f1ced49}\label{group___m_c_m___register___masks_gaea78222e8aeb890a6839ee0b1f1ced49}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLACR\_DFCIC@{MCM\_PLACR\_DFCIC}}
\index{MCM\_PLACR\_DFCIC@{MCM\_PLACR\_DFCIC}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLACR\_DFCIC}{MCM\_PLACR\_DFCIC}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+IC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+I\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+I\+C\+\_\+\+M\+A\+SK)}

D\+F\+C\+IC -\/ Disable Flash Controller Instruction Caching 0b0..Enable flash controller instruction caching. 0b1..Disable flash controller instruction caching. \mbox{\Hypertarget{group___m_c_m___register___masks_ga70b8c86c26d80ad22fe939b9b94b3632}\label{group___m_c_m___register___masks_ga70b8c86c26d80ad22fe939b9b94b3632}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLACR\_DFCS@{MCM\_PLACR\_DFCS}}
\index{MCM\_PLACR\_DFCS@{MCM\_PLACR\_DFCS}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLACR\_DFCS}{MCM\_PLACR\_DFCS}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+CS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+S\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+D\+F\+C\+S\+\_\+\+M\+A\+SK)}

D\+F\+CS -\/ Disable Flash Controller Speculation 0b0..Enable flash controller speculation. 0b1..Disable flash controller speculation. \mbox{\Hypertarget{group___m_c_m___register___masks_ga13f7e71b3e230876582b0814144a7b0e}\label{group___m_c_m___register___masks_ga13f7e71b3e230876582b0814144a7b0e}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLACR\_EFDS@{MCM\_PLACR\_EFDS}}
\index{MCM\_PLACR\_EFDS@{MCM\_PLACR\_EFDS}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLACR\_EFDS}{MCM\_PLACR\_EFDS}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+F\+DS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+F\+D\+S\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+F\+D\+S\+\_\+\+M\+A\+SK)}

E\+F\+DS -\/ Enable Flash Data Speculation 0b0..Disable flash data speculation. 0b1..Enable flash data speculation. \mbox{\Hypertarget{group___m_c_m___register___masks_ga84e550ad1b98f64446b22e483a95c28f}\label{group___m_c_m___register___masks_ga84e550ad1b98f64446b22e483a95c28f}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLACR\_ESFC@{MCM\_PLACR\_ESFC}}
\index{MCM\_PLACR\_ESFC@{MCM\_PLACR\_ESFC}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLACR\_ESFC}{MCM\_PLACR\_ESFC}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+S\+FC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint32\+\_\+t)(((uint32\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+S\+F\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+C\+R\+\_\+\+E\+S\+F\+C\+\_\+\+M\+A\+SK)}

E\+S\+FC -\/ Enable Stalling Flash Controller 0b0..Disable stalling flash controller when flash is busy. 0b1..Enable stalling flash controller when flash is busy. \mbox{\Hypertarget{group___m_c_m___register___masks_gad8199ccd7b6edb29bcd5e940d17e7e47}\label{group___m_c_m___register___masks_gad8199ccd7b6edb29bcd5e940d17e7e47}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLAMC\_AMC@{MCM\_PLAMC\_AMC}}
\index{MCM\_PLAMC\_AMC@{MCM\_PLAMC\_AMC}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLAMC\_AMC}{MCM\_PLAMC\_AMC}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+M\+C\+\_\+\+A\+MC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint16\+\_\+t)(((uint16\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+M\+C\+\_\+\+A\+M\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+M\+C\+\_\+\+A\+M\+C\+\_\+\+M\+A\+SK)}

A\+MC -\/ Each bit in the A\+MC field indicates whether there is a corresponding connection to the A\+X\+BS master input port. 0b00000000..A bus master connection to A\+X\+BS input port n is absent 0b00000001..A bus master connection to A\+X\+BS input port n is present \mbox{\Hypertarget{group___m_c_m___register___masks_gaaae648a9e1b6e2e44af89bb3a6881a54}\label{group___m_c_m___register___masks_gaaae648a9e1b6e2e44af89bb3a6881a54}} 
\index{MCM Register Masks@{MCM Register Masks}!MCM\_PLASC\_ASC@{MCM\_PLASC\_ASC}}
\index{MCM\_PLASC\_ASC@{MCM\_PLASC\_ASC}!MCM Register Masks@{MCM Register Masks}}
\subsubsection{\texorpdfstring{MCM\_PLASC\_ASC}{MCM\_PLASC\_ASC}}
{\footnotesize\ttfamily \#define M\+C\+M\+\_\+\+P\+L\+A\+S\+C\+\_\+\+A\+SC(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint16\+\_\+t)(((uint16\+\_\+t)(x)) $<$$<$ M\+C\+M\+\_\+\+P\+L\+A\+S\+C\+\_\+\+A\+S\+C\+\_\+\+S\+H\+I\+FT)) \& M\+C\+M\+\_\+\+P\+L\+A\+S\+C\+\_\+\+A\+S\+C\+\_\+\+M\+A\+SK)}

A\+SC -\/ Each bit in the A\+SC field indicates whether there is a corresponding connection to the crossbar switch\textquotesingle{}s slave input port. 0b00000000..A bus slave connection to A\+X\+BS input port n is absent. 0b00000001..A bus slave connection to A\+X\+BS input port n is present. 