PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB1					link count = 0
 IB2					link count = 1
 QB1        ARN  ARITH:	x,		link count = 3
 QB1_0      ARN   OUTW:	QB1,		link count = 5
 QB2        ARN  ARITH:	QB2_1,		link count = 6
 QB2_0      ARN   OUTW:	QB2,		link count = 8
 QB2_1       OR  ARITH:	 y,		link count = 9
 iClock					link count = 10
 x          ARN  ARITH:	IB1,		link count = 11
 y          ARN   GATE:	IB2,		link count = 13
 link count = 15
PASS 2 - symbol table: name inputs outputs delay-references
 IB1       -1   1
 IB2       -1   1
 QB1        1   1
 QB1_0      1   0
 QB2        1   1
 QB2_0      1   0
 QB2_1      1   1
 iClock    -1   0
 x          1   1
 y          1   1
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB1       INPW  ARITH:	x,
 IB2       INPW  ARITH:	y,
 QB1        ARN  ARITH:	0x0()	QB1_0,
 QB1_0      ARN   OUTW:	0x0()	0x101
 QB2        ARN  ARITH:	0x0()	QB2_0,
 QB2_0      ARN   OUTW:	0x0()	0x101
 QB2_1       OR  ARITH:	QB2,
 iClock     CLK  CLCKL:
 x          ARN  ARITH:	0x0()	QB1,
 y          ARN   GATE:	0x0()	QB2_1,

INITIALISATION

== Pass 1:
== Pass 2:
== Pass 3:
	    [	IB1:	0000 inputs
	    [	IB2:	0000 inputs
	    +	QB1:	1 inputs
	    +	QB1_0:	1 inputs
	    +	QB2:	1 inputs
	    +	QB2_0:	1 inputs
	    |	QB2_1:	1 inputs
	    +	x:	1 inputs
	    +	y:	1 inputs
== Pass 4:
IB1:	0	x 0 ==>> 2
IB2:	0	y +1 ==>> -1
QB1:	0	QB1_0 0 ==> 0
QB2:	0	QB2_0 0 ==> 0
QB2_1:	0	QB2 0 ==>> 3
x:	2	QB1 0 ==>> 5
y:	-1
== Init complete =======
