/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_MAC_RS_FEC_REGS_H_
#define ASIC_REG_NIC0_MAC_RS_FEC_REGS_H_

/*****************************************
 *   NIC0_MAC_RS_FEC
 *   (Prototype: NIC_MAC_RS_FEC)
 *****************************************
 */

#define NIC0_MAC_RS_FEC_RSFEC_CONTROL 0x546A000

#define NIC0_MAC_RS_FEC_RSFEC_STATUS 0x546A004

#define NIC0_MAC_RS_FEC_RSFEC_CCW_LO 0x546A008

#define NIC0_MAC_RS_FEC_RSFEC_CCW_HI 0x546A00C

#define NIC0_MAC_RS_FEC_RSFEC_NCCW_LO 0x546A010

#define NIC0_MAC_RS_FEC_RSFEC_NCCW_HI 0x546A014

#define NIC0_MAC_RS_FEC_RSFEC_LANE_MAP 0x546A018

#define NIC0_MAC_RS_FEC_RSFEC_DEC_THRESH 0x546A01C

#define NIC0_MAC_RS_FEC_RSFEC1_CONTROL 0x546A020

#define NIC0_MAC_RS_FEC_RSFEC1_STATUS 0x546A024

#define NIC0_MAC_RS_FEC_RSFEC1_CCW_LO 0x546A028

#define NIC0_MAC_RS_FEC_RSFEC1_CCW_HI 0x546A02C

#define NIC0_MAC_RS_FEC_RSFEC1_NCCW_LO 0x546A030

#define NIC0_MAC_RS_FEC_RSFEC1_NCCW_HI 0x546A034

#define NIC0_MAC_RS_FEC_RSFEC1_LANE_MAP 0x546A038

#define NIC0_MAC_RS_FEC_RSFEC1_DEC_THRESH 0x546A03C

#define NIC0_MAC_RS_FEC_RSFEC2_CONTROL 0x546A040

#define NIC0_MAC_RS_FEC_RSFEC2_STATUS 0x546A044

#define NIC0_MAC_RS_FEC_RSFEC2_CCW_LO 0x546A048

#define NIC0_MAC_RS_FEC_RSFEC2_CCW_HI 0x546A04C

#define NIC0_MAC_RS_FEC_RSFEC2_NCCW_LO 0x546A050

#define NIC0_MAC_RS_FEC_RSFEC2_NCCW_HI 0x546A054

#define NIC0_MAC_RS_FEC_RSFEC2_LANE_MAP 0x546A058

#define NIC0_MAC_RS_FEC_RSFEC2_DEC_THRESH 0x546A05C

#define NIC0_MAC_RS_FEC_RSFEC3_CONTROL 0x546A060

#define NIC0_MAC_RS_FEC_RSFEC3_STATUS 0x546A064

#define NIC0_MAC_RS_FEC_RSFEC3_CCW_LO 0x546A068

#define NIC0_MAC_RS_FEC_RSFEC3_CCW_HI 0x546A06C

#define NIC0_MAC_RS_FEC_RSFEC3_NCCW_LO 0x546A070

#define NIC0_MAC_RS_FEC_RSFEC3_NCCW_HI 0x546A074

#define NIC0_MAC_RS_FEC_RSFEC3_LANE_MAP 0x546A078

#define NIC0_MAC_RS_FEC_RSFEC3_DEC_THRESH 0x546A07C

#define NIC0_MAC_RS_FEC_HISER_CW 0x546A100

#define NIC0_MAC_RS_FEC_HISER_THRESH 0x546A104

#define NIC0_MAC_RS_FEC_HISER_TIME 0x546A108

#define NIC0_MAC_RS_FEC_DEGRADE_SET_CW 0x546A110

#define NIC0_MAC_RS_FEC_DEGRADE_SET_CW_HI 0x546A114

#define NIC0_MAC_RS_FEC_DEGRADE_SET_THRESH 0x546A118

#define NIC0_MAC_RS_FEC_DEGRADE_SET_THRESH_HI 0x546A11C

#define NIC0_MAC_RS_FEC_DEGRADE_CLEAR_CW 0x546A120

#define NIC0_MAC_RS_FEC_DEGRADE_CLEAR_CW_HI 0x546A124

#define NIC0_MAC_RS_FEC_DEGRADE_CLEAR_THRESH 0x546A128

#define NIC0_MAC_RS_FEC_DEGRADE_CLEAR_THRESH_HI 0x546A12C

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR0_LO 0x546A200

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR0_HI 0x546A204

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR1_LO 0x546A208

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR1_HI 0x546A20C

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR2_LO 0x546A210

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR2_HI 0x546A214

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR3_LO 0x546A218

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR3_HI 0x546A21C

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR4_LO 0x546A220

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR4_HI 0x546A224

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR5_LO 0x546A228

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR5_HI 0x546A22C

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR6_LO 0x546A230

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR6_HI 0x546A234

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR7_LO 0x546A238

#define NIC0_MAC_RS_FEC_RSFEC_SYMBLERR7_HI 0x546A23C

#define NIC0_MAC_RS_FEC_RSFEC_VENDOR_INFO1 0x546A284

#define NIC0_MAC_RS_FEC_RSFEC_VENDOR_INFO2 0x546A288

#define NIC0_MAC_RS_FEC_RSFEC_VENDOR_REVISION 0x546A28C

#define NIC0_MAC_RS_FEC_RSFEC_VENDOR_ALIGN_STATUS 0x546A290

#define NIC0_MAC_RS_FEC_RSFEC_HISER_THRESHOLD0 0x546A2C0

#define NIC0_MAC_RS_FEC_RSFEC_HISER_THRESHOLD1 0x546A2C8

#define NIC0_MAC_RS_FEC_RSFEC_HISER_THRESHOLD2 0x546A2D0

#define NIC0_MAC_RS_FEC_RSFEC_HISER_THRESHOLD3 0x546A2D8

#endif /* ASIC_REG_NIC0_MAC_RS_FEC_REGS_H_ */
