

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 20 16:01:39 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.51|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1855|  1855|  1856|  1856|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_182  |dct_2d  |  1720|  1720|  1720|  1720|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond_flatten2)
	8  / (!exitcond_flatten2)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: StgValue_11 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

ST_1: StgValue_12 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

ST_1: StgValue_13 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

ST_1: buf_2d_in (7)  [1/1] 3.25ns  loc: dct.c:81
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out (8)  [1/1] 3.25ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: StgValue_16 (9)  [1/1] 1.59ns  loc: dct.c:59->dct.c:85
:5  br label %1


 <State 2>: 5.17ns
ST_2: indvar_flatten (11)  [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i (12)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_cast8_mid2_v, %.reset ]

ST_2: c_i (13)  [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten (14)  [1/1] 2.91ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next (15)  [1/1] 2.32ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: StgValue_22 (16)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: r (18)  [1/1] 2.35ns  loc: dct.c:59->dct.c:85
.reset:0  %r = add i4 1, %r_i

ST_2: exitcond_i (21)  [1/1] 3.10ns  loc: dct.c:61->dct.c:85
.reset:3  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 (22)  [1/1] 2.07ns  loc: dct.c:61->dct.c:85
.reset:4  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: r_i_cast8_mid2_v (23)  [1/1] 2.07ns  loc: dct.c:59->dct.c:85
.reset:5  %r_i_cast8_mid2_v = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_2: tmp_3 (26)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
.reset:8  %tmp_3 = trunc i4 %r_i_cast8_mid2_v to i3


 <State 3>: 5.57ns
ST_3: tmp_i_mid2 (27)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:9  %tmp_i_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_3: c_i_cast6 (28)  [1/1] 0.00ns  loc: dct.c:61->dct.c:85
.reset:10  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_3: sum_i (36)  [1/1] 2.31ns  loc: dct.c:62->dct.c:85
.reset:18  %sum_i = add i6 %tmp_i_mid2, %c_i_cast6

ST_3: sum_i_cast (37)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:19  %sum_i_cast = zext i6 %sum_i to i32

ST_3: input_addr (38)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:20  %input_addr = getelementptr [64 x i16]* %input_r, i32 0, i32 %sum_i_cast

ST_3: input_load (39)  [2/2] 3.25ns  loc: dct.c:62->dct.c:85
.reset:21  %input_load = load i16* %input_addr, align 2

ST_3: c (42)  [1/1] 2.35ns  loc: dct.c:61->dct.c:85
.reset:24  %c = add i4 1, %c_i_mid2


 <State 4>: 6.51ns
ST_4: StgValue_35 (19)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @RD_Loop_Row_RD_Loop_s)

ST_4: empty (20)  [1/1] 0.00ns
.reset:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: tmp (24)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
.reset:6  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_cast8_mid2_v, i3 0)

ST_4: tmp_26_cast (25)  [1/1] 0.00ns  loc: dct.c:59->dct.c:85
.reset:7  %tmp_26_cast = zext i7 %tmp to i8

ST_4: c_i_cast5_cast (29)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:11  %c_i_cast5_cast = zext i4 %c_i_mid2 to i8

ST_4: tmp_s (30)  [1/1] 2.32ns  loc: dct.c:62->dct.c:85
.reset:12  %tmp_s = add i8 %tmp_26_cast, %c_i_cast5_cast

ST_4: tmp_28_cast (31)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:13  %tmp_28_cast = zext i8 %tmp_s to i32

ST_4: buf_2d_in_addr (32)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:14  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i32 0, i32 %tmp_28_cast

ST_4: StgValue_43 (33)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_4: tmp_4_i (34)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:16  %tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_4: StgValue_45 (35)  [1/1] 0.00ns  loc: dct.c:63->dct.c:85
.reset:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_4: input_load (39)  [1/2] 3.25ns  loc: dct.c:62->dct.c:85
.reset:21  %input_load = load i16* %input_addr, align 2

ST_4: StgValue_47 (40)  [1/1] 3.25ns  loc: dct.c:62->dct.c:85
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: empty_13 (41)  [1/1] 0.00ns  loc: dct.c:62->dct.c:85
.reset:23  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_4_i) nounwind

ST_4: StgValue_49 (43)  [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: StgValue_50 (45)  [2/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind


 <State 6>: 1.59ns
ST_6: StgValue_51 (45)  [1/2] 0.00ns  loc: dct.c:87
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

ST_6: StgValue_52 (46)  [1/1] 1.59ns  loc: dct.c:71->dct.c:90
read_data.exit:1  br label %2


 <State 7>: 5.17ns
ST_7: indvar_flatten2 (48)  [1/1] 0.00ns
:0  %indvar_flatten2 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next2, %.reset10 ]

ST_7: r_i2 (49)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_cast4_mid2_v, %.reset10 ]

ST_7: c_i5 (50)  [1/1] 0.00ns
:2  %c_i5 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_7: exitcond_flatten2 (51)  [1/1] 2.91ns
:3  %exitcond_flatten2 = icmp eq i7 %indvar_flatten2, -64

ST_7: indvar_flatten_next2 (52)  [1/1] 2.32ns
:4  %indvar_flatten_next2 = add i7 %indvar_flatten2, 1

ST_7: StgValue_58 (53)  [1/1] 0.00ns
:5  br i1 %exitcond_flatten2, label %write_data.exit, label %.reset10

ST_7: r_1 (55)  [1/1] 2.35ns  loc: dct.c:71->dct.c:90
.reset10:0  %r_1 = add i4 1, %r_i2

ST_7: exitcond_i1 (58)  [1/1] 3.10ns  loc: dct.c:73->dct.c:90
.reset10:3  %exitcond_i1 = icmp eq i4 %c_i5, -8

ST_7: c_i5_mid2 (59)  [1/1] 2.07ns  loc: dct.c:73->dct.c:90
.reset10:4  %c_i5_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i5

ST_7: r_i2_cast4_mid2_v (60)  [1/1] 2.07ns  loc: dct.c:71->dct.c:90
.reset10:5  %r_i2_cast4_mid2_v = select i1 %exitcond_i1, i4 %r_1, i4 %r_i2

ST_7: tmp_4 (63)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
.reset10:8  %tmp_4 = trunc i4 %r_i2_cast4_mid2_v to i3


 <State 8>: 5.57ns
ST_8: tmp_19 (61)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
.reset10:6  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_cast4_mid2_v, i3 0)

ST_8: tmp_30_cast (62)  [1/1] 0.00ns  loc: dct.c:71->dct.c:90
.reset10:7  %tmp_30_cast = zext i7 %tmp_19 to i8

ST_8: tmp_i4_mid2 (64)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:9  %tmp_i4_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_4, i3 0)

ST_8: c_i5_cast2 (65)  [1/1] 0.00ns  loc: dct.c:73->dct.c:90
.reset10:10  %c_i5_cast2 = zext i4 %c_i5_mid2 to i6

ST_8: c_i5_cast1_cast (66)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:11  %c_i5_cast1_cast = zext i4 %c_i5_mid2 to i8

ST_8: tmp_20 (67)  [1/1] 2.32ns  loc: dct.c:74->dct.c:90
.reset10:12  %tmp_20 = add i8 %tmp_30_cast, %c_i5_cast1_cast

ST_8: tmp_32_cast (68)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:13  %tmp_32_cast = zext i8 %tmp_20 to i32

ST_8: buf_2d_out_addr (69)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:14  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i32 0, i32 %tmp_32_cast

ST_8: buf_2d_out_load (73)  [2/2] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: sum3_i (74)  [1/1] 2.31ns  loc: dct.c:74->dct.c:90
.reset10:19  %sum3_i = add i6 %tmp_i4_mid2, %c_i5_cast2

ST_8: c_1 (79)  [1/1] 2.35ns  loc: dct.c:73->dct.c:90
.reset10:24  %c_1 = add i4 1, %c_i5_mid2


 <State 9>: 6.51ns
ST_9: StgValue_75 (56)  [1/1] 0.00ns
.reset10:1  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)

ST_9: empty_14 (57)  [1/1] 0.00ns
.reset10:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_9: StgValue_77 (70)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:15  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_9: tmp_2_i (71)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:16  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_9: StgValue_79 (72)  [1/1] 0.00ns  loc: dct.c:75->dct.c:90
.reset10:17  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_9: buf_2d_out_load (73)  [1/2] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_9: sum3_i_cast (75)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:20  %sum3_i_cast = zext i6 %sum3_i to i32

ST_9: output_addr (76)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i32 0, i32 %sum3_i_cast

ST_9: StgValue_83 (77)  [1/1] 3.25ns  loc: dct.c:74->dct.c:90
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_9: empty_15 (78)  [1/1] 0.00ns  loc: dct.c:74->dct.c:90
.reset10:23  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_9: StgValue_85 (80)  [1/1] 0.00ns
.reset10:25  br label %2


 <State 10>: 0.00ns
ST_10: StgValue_86 (82)  [1/1] 0.00ns  loc: dct.c:91
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_11          (specbitsmap      ) [ 00000000000]
StgValue_12          (specbitsmap      ) [ 00000000000]
StgValue_13          (spectopmodule    ) [ 00000000000]
buf_2d_in            (alloca           ) [ 00111110000]
buf_2d_out           (alloca           ) [ 00111111110]
StgValue_16          (br               ) [ 01111000000]
indvar_flatten       (phi              ) [ 00100000000]
r_i                  (phi              ) [ 00100000000]
c_i                  (phi              ) [ 00100000000]
exitcond_flatten     (icmp             ) [ 00111000000]
indvar_flatten_next  (add              ) [ 01111000000]
StgValue_22          (br               ) [ 00000000000]
r                    (add              ) [ 00000000000]
exitcond_i           (icmp             ) [ 00000000000]
c_i_mid2             (select           ) [ 00111000000]
r_i_cast8_mid2_v     (select           ) [ 01111000000]
tmp_3                (trunc            ) [ 00110000000]
tmp_i_mid2           (bitconcatenate   ) [ 00000000000]
c_i_cast6            (zext             ) [ 00000000000]
sum_i                (add              ) [ 00000000000]
sum_i_cast           (zext             ) [ 00000000000]
input_addr           (getelementptr    ) [ 00101000000]
c                    (add              ) [ 01101000000]
StgValue_35          (specloopname     ) [ 00000000000]
empty                (speclooptripcount) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
tmp_26_cast          (zext             ) [ 00000000000]
c_i_cast5_cast       (zext             ) [ 00000000000]
tmp_s                (add              ) [ 00000000000]
tmp_28_cast          (zext             ) [ 00000000000]
buf_2d_in_addr       (getelementptr    ) [ 00000000000]
StgValue_43          (specloopname     ) [ 00000000000]
tmp_4_i              (specregionbegin  ) [ 00000000000]
StgValue_45          (specpipeline     ) [ 00000000000]
input_load           (load             ) [ 00000000000]
StgValue_47          (store            ) [ 00000000000]
empty_13             (specregionend    ) [ 00000000000]
StgValue_49          (br               ) [ 01111000000]
StgValue_51          (call             ) [ 00000000000]
StgValue_52          (br               ) [ 00000011110]
indvar_flatten2      (phi              ) [ 00000001000]
r_i2                 (phi              ) [ 00000001000]
c_i5                 (phi              ) [ 00000001000]
exitcond_flatten2    (icmp             ) [ 00000001110]
indvar_flatten_next2 (add              ) [ 00000011110]
StgValue_58          (br               ) [ 00000000000]
r_1                  (add              ) [ 00000000000]
exitcond_i1          (icmp             ) [ 00000000000]
c_i5_mid2            (select           ) [ 00000001100]
r_i2_cast4_mid2_v    (select           ) [ 00000011110]
tmp_4                (trunc            ) [ 00000001100]
tmp_19               (bitconcatenate   ) [ 00000000000]
tmp_30_cast          (zext             ) [ 00000000000]
tmp_i4_mid2          (bitconcatenate   ) [ 00000000000]
c_i5_cast2           (zext             ) [ 00000000000]
c_i5_cast1_cast      (zext             ) [ 00000000000]
tmp_20               (add              ) [ 00000000000]
tmp_32_cast          (zext             ) [ 00000000000]
buf_2d_out_addr      (getelementptr    ) [ 00000001010]
sum3_i               (add              ) [ 00000001010]
c_1                  (add              ) [ 00000011010]
StgValue_75          (specloopname     ) [ 00000000000]
empty_14             (speclooptripcount) [ 00000000000]
StgValue_77          (specloopname     ) [ 00000000000]
tmp_2_i              (specregionbegin  ) [ 00000000000]
StgValue_79          (specpipeline     ) [ 00000000000]
buf_2d_out_load      (load             ) [ 00000000000]
sum3_i_cast          (zext             ) [ 00000000000]
output_addr          (getelementptr    ) [ 00000000000]
StgValue_83          (store            ) [ 00000000000]
empty_15             (specregionend    ) [ 00000000000]
StgValue_85          (br               ) [ 00000011110]
StgValue_86          (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RD_Loop_Row_RD_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="buf_2d_in_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="buf_2d_out_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="78" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="buf_2d_in_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_47_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf_2d_out_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/8 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_83_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_83/9 "/>
</bind>
</comp>

<comp id="116" class="1005" name="indvar_flatten_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="1"/>
<pin id="118" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="127" class="1005" name="r_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="c_i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="c_i_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="4" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="indvar_flatten2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="7" slack="1"/>
<pin id="151" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="indvar_flatten2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="7" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/7 "/>
</bind>
</comp>

<comp id="160" class="1005" name="r_i2_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="4" slack="1"/>
<pin id="162" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_i2 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="r_i2_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_i2/7 "/>
</bind>
</comp>

<comp id="171" class="1005" name="c_i5_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="1"/>
<pin id="173" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i5 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="c_i5_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="4" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_i5/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_dct_2d_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="186" dir="0" index="3" bw="15" slack="0"/>
<pin id="187" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_50/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="exitcond_flatten_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="7" slack="0"/>
<pin id="192" dir="0" index="1" bw="7" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_next_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="r_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="exitcond_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="c_i_mid2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i_mid2/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="r_i_cast8_mid2_v_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="4" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i_cast8_mid2_v/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_3_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_i_mid2_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="3" slack="1"/>
<pin id="237" dir="0" index="2" bw="1" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_mid2/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="c_i_cast6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="1"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast6/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sum_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sum_i_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="c_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="1"/>
<pin id="258" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="7" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="2"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_26_cast_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="c_i_cast5_cast_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="2"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i_cast5_cast/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_s_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_28_cast_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond_flatten2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/7 "/>
</bind>
</comp>

<comp id="291" class="1004" name="indvar_flatten_next2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next2/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="r_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="exitcond_i1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="c_i5_mid2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_i5_mid2/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="r_i2_cast4_mid2_v_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="0" index="2" bw="4" slack="0"/>
<pin id="321" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_i2_cast4_mid2_v/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_19_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="1"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_30_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_i4_mid2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="1"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i4_mid2/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="c_i5_cast2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast2/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="c_i5_cast1_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_i5_cast1_cast/8 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_20_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_32_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32_cast/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sum3_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="6" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3_i/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="c_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="1"/>
<pin id="373" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sum3_i_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_i_cast/9 "/>
</bind>
</comp>

<comp id="379" class="1005" name="exitcond_flatten_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="383" class="1005" name="indvar_flatten_next_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="388" class="1005" name="c_i_mid2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i_mid2 "/>
</bind>
</comp>

<comp id="395" class="1005" name="r_i_cast8_mid2_v_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="4" slack="0"/>
<pin id="397" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i_cast8_mid2_v "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="1"/>
<pin id="403" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="input_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="411" class="1005" name="c_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="416" class="1005" name="exitcond_flatten2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="indvar_flatten_next2_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="425" class="1005" name="c_i5_mid2_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="1"/>
<pin id="427" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_i5_mid2 "/>
</bind>
</comp>

<comp id="432" class="1005" name="r_i2_cast4_mid2_v_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_i2_cast4_mid2_v "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_4_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="3" slack="1"/>
<pin id="440" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="443" class="1005" name="buf_2d_out_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="1"/>
<pin id="445" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="sum3_i_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="6" slack="1"/>
<pin id="450" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sum3_i "/>
</bind>
</comp>

<comp id="453" class="1005" name="c_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="1"/>
<pin id="455" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="75" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="98" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="194"><net_src comp="120" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="120" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="131" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="142" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="142" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="208" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="202" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="131" pin="4"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="248"><net_src comp="234" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="270"><net_src comp="260" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="267" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="289"><net_src comp="153" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="18" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="153" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="20" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="22" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="164" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="175" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="303" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="175" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="303" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="297" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="164" pin="4"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="28" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="357"><net_src comp="336" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="368"><net_src comp="340" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="347" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="382"><net_src comp="190" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="196" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="391"><net_src comp="214" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="398"><net_src comp="222" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="404"><net_src comp="230" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="409"><net_src comp="68" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="414"><net_src comp="255" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="419"><net_src comp="285" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="291" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="428"><net_src comp="309" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="431"><net_src comp="425" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="435"><net_src comp="317" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="441"><net_src comp="325" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="446"><net_src comp="92" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="451"><net_src comp="364" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="456"><net_src comp="370" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="175" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: dct : input_r | {3 4 }
	Port: dct : dct_coeff_table | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_22 : 2
		r : 1
		exitcond_i : 1
		c_i_mid2 : 2
		r_i_cast8_mid2_v : 2
		tmp_3 : 3
	State 3
		sum_i : 1
		sum_i_cast : 2
		input_addr : 3
		input_load : 4
	State 4
		tmp_26_cast : 1
		tmp_s : 2
		tmp_28_cast : 3
		buf_2d_in_addr : 4
		StgValue_47 : 5
		empty_13 : 1
	State 5
	State 6
	State 7
		exitcond_flatten2 : 1
		indvar_flatten_next2 : 1
		StgValue_58 : 2
		r_1 : 1
		exitcond_i1 : 1
		c_i5_mid2 : 2
		r_i2_cast4_mid2_v : 2
		tmp_4 : 3
	State 8
		tmp_30_cast : 1
		tmp_20 : 2
		tmp_32_cast : 3
		buf_2d_out_addr : 4
		buf_2d_out_load : 5
		sum3_i : 1
	State 9
		output_addr : 1
		StgValue_83 : 2
		empty_15 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_dct_2d_fu_182      |    3    |    1    |  14.292 |   717   |   331   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |  indvar_flatten_next_fu_196 |    0    |    0    |    0    |    26   |    12   |
|          |           r_fu_202          |    0    |    0    |    0    |    17   |    9    |
|          |         sum_i_fu_244        |    0    |    0    |    0    |    23   |    11   |
|          |           c_fu_255          |    0    |    0    |    0    |    17   |    9    |
|    add   |         tmp_s_fu_274        |    0    |    0    |    0    |    26   |    12   |
|          | indvar_flatten_next2_fu_291 |    0    |    0    |    0    |    26   |    12   |
|          |          r_1_fu_297         |    0    |    0    |    0    |    17   |    9    |
|          |        tmp_20_fu_353        |    0    |    0    |    0    |    26   |    12   |
|          |        sum3_i_fu_364        |    0    |    0    |    0    |    23   |    11   |
|          |          c_1_fu_370         |    0    |    0    |    0    |    17   |    9    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_mid2_fu_214       |    0    |    0    |    0    |    0    |    4    |
|  select  |   r_i_cast8_mid2_v_fu_222   |    0    |    0    |    0    |    0    |    4    |
|          |       c_i5_mid2_fu_309      |    0    |    0    |    0    |    0    |    4    |
|          |   r_i2_cast4_mid2_v_fu_317  |    0    |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   exitcond_flatten_fu_190   |    0    |    0    |    0    |    0    |    4    |
|   icmp   |      exitcond_i_fu_208      |    0    |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten2_fu_285  |    0    |    0    |    0    |    0    |    4    |
|          |      exitcond_i1_fu_303     |    0    |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   trunc  |         tmp_3_fu_230        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_4_fu_325        |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      tmp_i_mid2_fu_234      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_260         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_19_fu_329        |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_i4_mid2_fu_340     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       c_i_cast6_fu_241      |    0    |    0    |    0    |    0    |    0    |
|          |      sum_i_cast_fu_250      |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_26_cast_fu_267     |    0    |    0    |    0    |    0    |    0    |
|          |    c_i_cast5_cast_fu_271    |    0    |    0    |    0    |    0    |    0    |
|   zext   |      tmp_28_cast_fu_280     |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_30_cast_fu_336     |    0    |    0    |    0    |    0    |    0    |
|          |      c_i5_cast2_fu_347      |    0    |    0    |    0    |    0    |    0    |
|          |    c_i5_cast1_cast_fu_350   |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_359     |    0    |    0    |    0    |    0    |    0    |
|          |      sum3_i_cast_fu_375     |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    3    |    1    |  14.292 |   935   |   465   |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |
+---------------+--------+--------+--------+
|     Total     |    2   |   15   |   15   |
+---------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   buf_2d_out_addr_reg_443  |    6   |
|         c_1_reg_453        |    4   |
|      c_i5_mid2_reg_425     |    4   |
|        c_i5_reg_171        |    4   |
|      c_i_mid2_reg_388      |    4   |
|         c_i_reg_138        |    4   |
|          c_reg_411         |    4   |
|  exitcond_flatten2_reg_416 |    1   |
|  exitcond_flatten_reg_379  |    1   |
|   indvar_flatten2_reg_149  |    7   |
|indvar_flatten_next2_reg_420|    7   |
| indvar_flatten_next_reg_383|    7   |
|   indvar_flatten_reg_116   |    7   |
|     input_addr_reg_406     |    6   |
|  r_i2_cast4_mid2_v_reg_432 |    4   |
|        r_i2_reg_160        |    4   |
|  r_i_cast8_mid2_v_reg_395  |    4   |
|         r_i_reg_127        |    4   |
|       sum3_i_reg_448       |    6   |
|        tmp_3_reg_401       |    3   |
|        tmp_4_reg_438       |    3   |
+----------------------------+--------+
|            Total           |   94   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_98 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    1   |   14   |   935  |   465  |
|   Memory  |    2   |    -   |    -   |   15   |   15   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   94   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   17   |  1044  |   498  |
+-----------+--------+--------+--------+--------+--------+
