{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685276839618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685276839619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 15:27:19 2023 " "Processing started: Sun May 28 15:27:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685276839619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685276839619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685276839619 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685276839880 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"end\" TrianglesVsCircles.v(74) " "Verilog HDL syntax error at TrianglesVsCircles.v(74) near text \"always\";  expecting \"end\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685276839911 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"if\";  expecting \"endmodule\" TrianglesVsCircles.v(82) " "Verilog HDL syntax error at TrianglesVsCircles.v(82) near text \"if\";  expecting \"endmodule\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685276839911 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" TrianglesVsCircles.v(82) " "Verilog HDL syntax error at TrianglesVsCircles.v(82) near text \")\";  expecting \";\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685276839912 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endmodule\" TrianglesVsCircles.v(85) " "Verilog HDL syntax error at TrianglesVsCircles.v(85) near text \"end\";  expecting \"endmodule\"" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 85 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685276839912 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  TrianglesVsCircles.v(86) " "Verilog HDL syntax error at TrianglesVsCircles.v(86) near text \"end\"; \"end\" without \"begin\" " {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 86 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1685276839912 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "TrianglesVsCircles TrianglesVsCircles.v(1) " "Ignored design unit \"TrianglesVsCircles\" at TrianglesVsCircles.v(1) due to previous errors" {  } { { "TrianglesVsCircles.v" "" { Text "D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1685276839912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trianglesvscircles.v 0 0 " "Found 0 design units, including 0 entities, in source file trianglesvscircles.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1685276839912 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4651 " "Peak virtual memory: 4651 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685276839973 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 28 15:27:19 2023 " "Processing ended: Sun May 28 15:27:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685276839973 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685276839973 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685276839973 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685276839973 ""}
