Analysis & Synthesis report for spets_fpga
Sat Dec 17 09:43:57 2011
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |spets_fpga|pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state
 10. State Machine - |spets_fpga|pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state
 11. State Machine - |spets_fpga|pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state
 12. State Machine - |spets_fpga|spetskeyboard:spetskey|state
 13. State Machine - |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated
 20. Source assignments for lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated
 21. Source assignments for lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated
 22. Source assignments for lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated
 23. Parameter Settings for User Entity Instance: T8080se:VM80
 24. Parameter Settings for User Entity Instance: T8080se:VM80|T80:u0
 25. Parameter Settings for User Entity Instance: T8080se:VM80|T80:u0|T80_MCode:mcode
 26. Parameter Settings for User Entity Instance: T8080se:VM80|T80:u0|T80_ALU:alu
 27. Parameter Settings for User Entity Instance: lpm_dos1:monitor2|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: lpm_test_m:test_m|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: lpm_dos2:ramfos|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: lpm_test_mx:test_mx|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: altpll0:pll|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard
 33. Parameter Settings for User Entity Instance: pit8253:t8253|pit8253_counterunit:cu0
 34. Parameter Settings for User Entity Instance: pit8253:t8253|pit8253_counterunit:cu1
 35. Parameter Settings for User Entity Instance: pit8253:t8253|pit8253_counterunit:cu2
 36. altsyncram Parameter Settings by Entity Instance
 37. altpll Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "pit8253:t8253|pit8253_counterunit:cu2"
 39. Port Connectivity Checks: "pit8253:t8253|pit8253_counterunit:cu1"
 40. Port Connectivity Checks: "pit8253:t8253|pit8253_counterunit:cu0"
 41. Port Connectivity Checks: "pit8253:t8253"
 42. Port Connectivity Checks: "spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard"
 43. Port Connectivity Checks: "spetskeyboard:spetskey"
 44. Port Connectivity Checks: "T8080se:VM80|T80:u0"
 45. Port Connectivity Checks: "T8080se:VM80"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 17 09:43:57 2011     ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; spets_fpga                                ;
; Top-level Entity Name              ; spets_fpga                                ;
; Family                             ; Cyclone III                               ;
; Total logic elements               ; 2,243                                     ;
;     Total combinational functions  ; 2,003                                     ;
;     Dedicated logic registers      ; 691                                       ;
; Total registers                    ; 691                                       ;
; Total pins                         ; 51                                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 304,464                                   ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 1                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C8       ;                    ;
; Top-level entity name                                                      ; spets_fpga         ; spets_fpga         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; keyboard/ps2_keyboard.v          ; yes             ; User Verilog HDL File                  ; D:/Reverse/u10/u10_fpga/u10spets_mx/keyboard/ps2_keyboard.v          ;
; keyboard/spetskeyboard.v         ; yes             ; User Verilog HDL File                  ; D:/Reverse/u10/u10_fpga/u10spets_mx/keyboard/spetskeyboard.v         ;
; t80/T8080se.vhd                  ; yes             ; User VHDL File                         ; D:/Reverse/u10/u10_fpga/u10spets_mx/t80/T8080se.vhd                  ;
; t80/T80_Reg.vhd                  ; yes             ; User VHDL File                         ; D:/Reverse/u10/u10_fpga/u10spets_mx/t80/T80_Reg.vhd                  ;
; t80/T80_Pack.vhd                 ; yes             ; User VHDL File                         ; D:/Reverse/u10/u10_fpga/u10spets_mx/t80/T80_Pack.vhd                 ;
; t80/T80_MCode.vhd                ; yes             ; User VHDL File                         ; D:/Reverse/u10/u10_fpga/u10spets_mx/t80/T80_MCode.vhd                ;
; t80/T80_ALU.vhd                  ; yes             ; User VHDL File                         ; D:/Reverse/u10/u10_fpga/u10spets_mx/t80/T80_ALU.vhd                  ;
; t80/T80.vhd                      ; yes             ; User VHDL File                         ; D:/Reverse/u10/u10_fpga/u10spets_mx/t80/T80.vhd                      ;
; altpll0.vhd                      ; yes             ; User Wizard-Generated File             ; D:/Reverse/u10/u10_fpga/u10spets_mx/altpll0.vhd                      ;
; lpm_dos1.vhd                     ; yes             ; User Wizard-Generated File             ; D:/Reverse/u10/u10_fpga/u10spets_mx/lpm_dos1.vhd                     ;
; lpm_test_m.vhd                   ; yes             ; User Wizard-Generated File             ; D:/Reverse/u10/u10_fpga/u10spets_mx/lpm_test_m.vhd                   ;
; lpm_dos2.vhd                     ; yes             ; User Wizard-Generated File             ; D:/Reverse/u10/u10_fpga/u10spets_mx/lpm_dos2.vhd                     ;
; lpm_test_mx.vhd                  ; yes             ; User Wizard-Generated File             ; D:/Reverse/u10/u10_fpga/u10spets_mx/lpm_test_mx.vhd                  ;
; spets_fpga.vhd                   ; yes             ; User VHDL File                         ; D:/Reverse/u10/u10_fpga/u10spets_mx/spets_fpga.vhd                   ;
; SPI/SPI.bdf                      ; yes             ; User Block Diagram/Schematic File      ; D:/Reverse/u10/u10_fpga/u10spets_mx/SPI/SPI.bdf                      ;
; SPI/SPIReg.bdf                   ; yes             ; User Block Diagram/Schematic File      ; D:/Reverse/u10/u10_fpga/u10spets_mx/SPI/SPIReg.bdf                   ;
; SPI/Divider.bdf                  ; yes             ; User Block Diagram/Schematic File      ; D:/Reverse/u10/u10_fpga/u10spets_mx/SPI/Divider.bdf                  ;
; SPI/MS16X8.bdf                   ; yes             ; User Block Diagram/Schematic File      ; D:/Reverse/u10/u10_fpga/u10spets_mx/SPI/MS16X8.bdf                   ;
; AddrSelector.bdf                 ; yes             ; User Block Diagram/Schematic File      ; D:/Reverse/u10/u10_fpga/u10spets_mx/AddrSelector.bdf                 ;
; pit8253.v                        ; yes             ; User Verilog HDL File                  ; D:/Reverse/u10/u10_fpga/u10spets_mx/pit8253.v                        ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal110.inc                   ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_2k91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Reverse/u10/u10_fpga/u10spets_mx/db/altsyncram_2k91.tdf           ;
; ./roms/dos1.hex                  ; yes             ; Auto-Found Memory Initialization File  ; D:/Reverse/u10/u10_fpga/u10spets_mx/roms/dos1.hex                    ;
; db/altsyncram_2r91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Reverse/u10/u10_fpga/u10spets_mx/db/altsyncram_2r91.tdf           ;
; ./roms/test-m.hex                ; yes             ; Auto-Found Memory Initialization File  ; D:/Reverse/u10/u10_fpga/u10spets_mx/roms/test-m.hex                  ;
; db/altsyncram_0m91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Reverse/u10/u10_fpga/u10spets_mx/db/altsyncram_0m91.tdf           ;
; ./roms/dos2.hex                  ; yes             ; Auto-Found Memory Initialization File  ; D:/Reverse/u10/u10_fpga/u10spets_mx/roms/dos2.hex                    ;
; db/decode_67a.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Reverse/u10/u10_fpga/u10spets_mx/db/decode_67a.tdf                ;
; db/mux_tlb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Reverse/u10/u10_fpga/u10spets_mx/db/mux_tlb.tdf                   ;
; db/altsyncram_c0a1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Reverse/u10/u10_fpga/u10spets_mx/db/altsyncram_c0a1.tdf           ;
; ./roms/test_mx.hex               ; yes             ; Auto-Found Memory Initialization File  ; D:/Reverse/u10/u10_fpga/u10spets_mx/roms/test_mx.hex                 ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf            ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; db/altpll_7q72.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Reverse/u10/u10_fpga/u10spets_mx/db/altpll_7q72.tdf               ;
; 74138.bdf                        ; yes             ; Megafunction                           ; c:/altera/11.0/quartus/libraries/others/maxplus2/74138.bdf           ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 2,243   ;
;                                             ;         ;
; Total combinational functions               ; 2003    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 1215    ;
;     -- 3 input functions                    ; 477     ;
;     -- <=2 input functions                  ; 311     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1826    ;
;     -- arithmetic mode                      ; 177     ;
;                                             ;         ;
; Total registers                             ; 691     ;
;     -- Dedicated logic registers            ; 691     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 51      ;
; Total memory bits                           ; 304464  ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; clk_cpu ;
; Maximum fan-out                             ; 319     ;
; Total fan-out                               ; 9840    ;
; Average fan-out                             ; 3.44    ;
+---------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                      ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |spets_fpga                               ; 2003 (228)        ; 691 (150)    ; 304464      ; 0            ; 0       ; 0         ; 51   ; 0            ; |spets_fpga                                                                                                       ;              ;
;    |AddrSelector:AS|                      ; 12 (5)            ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|AddrSelector:AS                                                                                       ;              ;
;       |74138:inst10|                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|AddrSelector:AS|74138:inst10                                                                          ;              ;
;    |SPI:SD|                               ; 40 (2)            ; 22 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|SPI:SD                                                                                                ;              ;
;       |Divider:inst|                      ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|SPI:SD|Divider:inst                                                                                   ;              ;
;       |MS16X8:inst4|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|SPI:SD|MS16X8:inst4                                                                                   ;              ;
;       |SPIReg:inst1|                      ; 31 (31)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|SPI:SD|SPIReg:inst1                                                                                   ;              ;
;    |T8080se:VM80|                         ; 1036 (12)         ; 227 (10)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|T8080se:VM80                                                                                          ;              ;
;       |T80:u0|                            ; 1024 (536)        ; 217 (153)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|T8080se:VM80|T80:u0                                                                                   ;              ;
;          |T80_ALU:alu|                    ; 117 (117)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu                                                                       ;              ;
;          |T80_MCode:mcode|                ; 267 (267)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode                                                                   ;              ;
;          |T80_Reg:Regs|                   ; 104 (104)         ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs                                                                      ;              ;
;    |altpll0:pll|                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|altpll0:pll                                                                                           ;              ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|altpll0:pll|altpll:altpll_component                                                                   ;              ;
;          |altpll_7q72:auto_generated|     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|altpll0:pll|altpll:altpll_component|altpll_7q72:auto_generated                                        ;              ;
;    |lpm_dos1:monitor2|                    ; 0 (0)             ; 0 (0)        ; 49872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_dos1:monitor2                                                                                     ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 49872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component                                                     ;              ;
;          |altsyncram_2k91:auto_generated| ; 0 (0)             ; 0 (0)        ; 49872       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated                      ;              ;
;    |lpm_dos2:ramfos|                      ; 20 (0)            ; 4 (0)        ; 221824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_dos2:ramfos                                                                                       ;              ;
;       |altsyncram:altsyncram_component|   ; 20 (0)            ; 4 (0)        ; 221824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component                                                       ;              ;
;          |altsyncram_0m91:auto_generated| ; 20 (0)            ; 4 (4)        ; 221824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated                        ;              ;
;             |decode_67a:rden_decode|      ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode ;              ;
;             |mux_tlb:mux2|                ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2           ;              ;
;    |lpm_test_m:test_m|                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_test_m:test_m                                                                                     ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component                                                     ;              ;
;          |altsyncram_2r91:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated                      ;              ;
;    |lpm_test_mx:test_mx|                  ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_test_mx:test_mx                                                                                   ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component                                                   ;              ;
;          |altsyncram_c0a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated                    ;              ;
;    |pit8253:t8253|                        ; 223 (1)           ; 126 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|pit8253:t8253                                                                                         ;              ;
;       |pit8253_counterunit:cu0|           ; 73 (29)           ; 42 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu0                                                                 ;              ;
;          |pit8253_downcounter:dctr|       ; 44 (44)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu0|pit8253_downcounter:dctr                                        ;              ;
;       |pit8253_counterunit:cu1|           ; 72 (28)           ; 42 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu1                                                                 ;              ;
;          |pit8253_downcounter:dctr|       ; 44 (44)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu1|pit8253_downcounter:dctr                                        ;              ;
;       |pit8253_counterunit:cu2|           ; 77 (34)           ; 42 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu2                                                                 ;              ;
;          |pit8253_downcounter:dctr|       ; 43 (43)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu2|pit8253_downcounter:dctr                                        ;              ;
;    |spetskeyboard:spetskey|               ; 444 (392)         ; 160 (102)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|spetskeyboard:spetskey                                                                                ;              ;
;       |ps2_keyboard:ps2_keyboard|         ; 52 (52)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard                                                      ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------+
; lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 6234         ; 8            ; --           ; --           ; 49872  ; ./roms/dos1.hex    ;
; lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 27728        ; 8            ; --           ; --           ; 221824 ; ./roms/dos2.hex    ;
; lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated|ALTSYNCRAM   ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384  ; ./roms/test-m.hex  ;
; lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384  ; ./roms/test_mx.hex ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+--------------------+


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                     ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |spets_fpga|altpll0:pll         ; D:/Reverse/u10/u10_fpga/u10spets_mx/altpll0.vhd     ;
; Altera ; ROM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |spets_fpga|lpm_dos1:monitor2   ; D:/Reverse/u10/u10_fpga/u10spets_mx/lpm_dos1.vhd    ;
; Altera ; ROM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |spets_fpga|lpm_dos2:ramfos     ; D:/Reverse/u10/u10_fpga/u10spets_mx/lpm_dos2.vhd    ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |spets_fpga|lpm_test_m:test_m   ; D:/Reverse/u10/u10_fpga/u10spets_mx/lpm_test_m.vhd  ;
; Altera ; ROM: 1-PORT  ; 9.1     ; N/A          ; N/A          ; |spets_fpga|lpm_test_mx:test_mx ; D:/Reverse/u10/u10_fpga/u10spets_mx/lpm_test_mx.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |spets_fpga|pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state ;
+----------------+----------------+----------------+-------------------------------------------+
; Name           ; read_state.000 ; read_state.010 ; read_state.001                            ;
+----------------+----------------+----------------+-------------------------------------------+
; read_state.000 ; 0              ; 0              ; 0                                         ;
; read_state.001 ; 1              ; 0              ; 1                                         ;
; read_state.010 ; 1              ; 1              ; 0                                         ;
+----------------+----------------+----------------+-------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |spets_fpga|pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state ;
+----------------+----------------+----------------+-------------------------------------------+
; Name           ; read_state.000 ; read_state.010 ; read_state.001                            ;
+----------------+----------------+----------------+-------------------------------------------+
; read_state.000 ; 0              ; 0              ; 0                                         ;
; read_state.001 ; 1              ; 0              ; 1                                         ;
; read_state.010 ; 1              ; 1              ; 0                                         ;
+----------------+----------------+----------------+-------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |spets_fpga|pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state ;
+----------------+----------------+----------------+-------------------------------------------+
; Name           ; read_state.000 ; read_state.010 ; read_state.001                            ;
+----------------+----------------+----------------+-------------------------------------------+
; read_state.000 ; 0              ; 0              ; 0                                         ;
; read_state.001 ; 1              ; 0              ; 1                                         ;
; read_state.010 ; 1              ; 1              ; 0                                         ;
+----------------+----------------+----------------+-------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spets_fpga|spetskeyboard:spetskey|state                                                                                     ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+
; Name                                 ; m1_state.m1_rx_rising_edge_marker ; m1_state.m1_rx_falling_edge_marker ; m1_state.m1_tx_reset_timer ; m1_state.m1_tx_first_wait_clk_l ; m1_state.m1_tx_first_wait_clk_h ; m1_state.m1_tx_rising_edge_marker ; m1_state.m1_tx_error_no_keyboard_ack ; m1_state.m1_tx_done_recovery ; m1_state.m1_tx_wait_keyboard_ack ; m1_state.m1_tx_clk_l ; m1_state.m1_tx_clk_h ; m1_state.m1_tx_force_clk_l ; m1_state.m1_tx_wait_clk_h ; m1_state.m1_rx_clk_l ; m1_state.m1_rx_clk_h ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+
; m1_state.m1_rx_clk_h                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 0                    ;
; m1_state.m1_rx_clk_l                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 1                    ; 1                    ;
; m1_state.m1_tx_wait_clk_h            ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 1                         ; 0                    ; 1                    ;
; m1_state.m1_tx_force_clk_l           ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 1                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_h                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 1                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_l                 ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 1                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_keyboard_ack     ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 1                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_done_recovery         ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 1                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_error_no_keyboard_ack ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 1                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_rising_edge_marker    ; 0                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 1                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_h      ; 0                                 ; 0                                  ; 0                          ; 0                               ; 1                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_l      ; 0                                 ; 0                                  ; 0                          ; 1                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_tx_reset_timer           ; 0                                 ; 0                                  ; 1                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_rx_falling_edge_marker   ; 0                                 ; 1                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
; m1_state.m1_rx_rising_edge_marker    ; 1                                 ; 0                                  ; 0                          ; 0                               ; 0                               ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                          ; 0                         ; 0                    ; 1                    ;
+--------------------------------------+-----------------------------------+------------------------------------+----------------------------+---------------------------------+---------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+----------------------------+---------------------------+----------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal                                                ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------+
; T8080se:VM80|T80:u0|OldNMI_n                                                     ; Lost fanout                                                       ;
; T8080se:VM80|T80:u0|BusReq_s                                                     ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|INT_s                                                        ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|BusAck                                                       ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|Ap[0..7]                                                     ; Lost fanout                                                       ;
; T8080se:VM80|T80:u0|Fp[0,2,4,6,7]                                                ; Lost fanout                                                       ;
; T8080se:VM80|T80:u0|IntE_FF1                                                     ; Lost fanout                                                       ;
; T8080se:VM80|T80:u0|ISet[0,1]                                                    ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|XY_State[0,1]                                                ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|NMI_s                                                        ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|IntCycle                                                     ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|IStatus[0,1]                                                 ; Lost fanout                                                       ;
; T8080se:VM80|T80:u0|IncDecZ                                                      ; Lost fanout                                                       ;
; T8080se:VM80|T80:u0|I[0..7]                                                      ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|R[0..7]                                                      ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|BTR_r                                                        ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|Z16_r                                                        ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|NMICycle                                                     ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|No_BTR                                                       ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|Auto_Wait_t2                                                 ; Lost fanout                                                       ;
; T8080se:VM80|T80:u0|Auto_Wait_t1                                                 ; Lost fanout                                                       ;
; T8080se:VM80|T80:u0|IntE_FF2                                                     ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu2|loading_msb                                ; Merged with pit8253:t8253|pit8253_counterunit:cu2|counter_loading ;
; pit8253:t8253|pit8253_counterunit:cu1|loading_msb                                ; Merged with pit8253:t8253|pit8253_counterunit:cu1|counter_loading ;
; pit8253:t8253|pit8253_counterunit:cu0|loading_msb                                ; Merged with pit8253:t8253|pit8253_counterunit:cu0|counter_loading ;
; spetskeyboard:spetskey|shift                                                     ; Merged with spetskeyboard:spetskey|keymatrixa[11][4]              ;
; T8080se:VM80|T80:u0|Alternate                                                    ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|RegAddrC[2]                                                  ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|RegAddrB_r[2]                                                ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|RegAddrA_r[2]                                                ; Stuck at GND due to stuck port data_in                            ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][0]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][1]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][2]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][3]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][4]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][5]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][6]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][7]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][0]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][1]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][2]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][3]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][4]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][5]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][6]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][7]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][0]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][1]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][2]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][3]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][4]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][5]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][6]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][7]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][0]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][1]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][2]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][3]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][4]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][5]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][6]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][7]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][0]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][1]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][2]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][3]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][4]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][5]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][6]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][7]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][0]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][1]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][2]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][3]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][4]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][5]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][6]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][7]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][0]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][1]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][2]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][3]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][4]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][5]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][6]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][7]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][0]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][1]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][2]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][3]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][4]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][5]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][6]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][7]                                     ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|Pre_XY_F_M[0..2]                                             ; Stuck at GND due to stuck port clock_enable                       ;
; T8080se:VM80|T80:u0|XY_Ind                                                       ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[1..7,9..15]      ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[0,8]             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[0,8]             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[0,8]             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_msb                   ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state~6               ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state~6               ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state~6               ; Lost fanout                                                       ;
; spetskeyboard:spetskey|state~12                                                  ; Lost fanout                                                       ;
; spetskeyboard:spetskey|state~13                                                  ; Lost fanout                                                       ;
; spetskeyboard:spetskey|state~14                                                  ; Lost fanout                                                       ;
; spetskeyboard:spetskey|state~15                                                  ; Lost fanout                                                       ;
; spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state~2                      ; Lost fanout                                                       ;
; spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state~3                      ; Lost fanout                                                       ;
; spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state~4                      ; Lost fanout                                                       ;
; spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state~5                      ; Lost fanout                                                       ;
; spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_reset_timer      ; Stuck at GND due to stuck port data_in                            ;
; pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state.001             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state.010             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state.000             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state.001             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state.001             ; Lost fanout                                                       ;
; spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_force_clk_l      ; Stuck at GND due to stuck port data_in                            ;
; spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_first_wait_clk_h ; Stuck at GND due to stuck port data_in                            ;
; spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state.m1_tx_first_wait_clk_l ; Stuck at GND due to stuck port data_in                            ;
; pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state.000             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_msb                   ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[1..7,9..15]      ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state.010             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[4]               ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state.000             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[1..3,5..7,9..15] ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state.010             ; Lost fanout                                                       ;
; pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_msb                   ; Lost fanout                                                       ;
; Total Number of Removed Registers = 201                                          ;                                                                   ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+
; T8080se:VM80|T80:u0|BusAck   ; Stuck at GND              ; T8080se:VM80|T80:u0|ISet[1], T8080se:VM80|T80:u0|ISet[0],                       ;
;                              ; due to stuck port data_in ; T8080se:VM80|T80:u0|XY_State[1], T8080se:VM80|T80:u0|XY_State[0],               ;
;                              ;                           ; T8080se:VM80|T80:u0|I[7], T8080se:VM80|T80:u0|I[6], T8080se:VM80|T80:u0|I[5],   ;
;                              ;                           ; T8080se:VM80|T80:u0|I[4], T8080se:VM80|T80:u0|I[3], T8080se:VM80|T80:u0|I[2],   ;
;                              ;                           ; T8080se:VM80|T80:u0|I[1], T8080se:VM80|T80:u0|I[0], T8080se:VM80|T80:u0|R[7],   ;
;                              ;                           ; T8080se:VM80|T80:u0|R[6], T8080se:VM80|T80:u0|R[5], T8080se:VM80|T80:u0|R[4],   ;
;                              ;                           ; T8080se:VM80|T80:u0|R[3], T8080se:VM80|T80:u0|R[2], T8080se:VM80|T80:u0|R[1],   ;
;                              ;                           ; T8080se:VM80|T80:u0|R[0], T8080se:VM80|T80:u0|BTR_r, T8080se:VM80|T80:u0|Z16_r, ;
;                              ;                           ; T8080se:VM80|T80:u0|Alternate, T8080se:VM80|T80:u0|RegAddrC[2],                 ;
;                              ;                           ; T8080se:VM80|T80:u0|RegAddrB_r[2], T8080se:VM80|T80:u0|RegAddrA_r[2],           ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][0],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][1],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][2],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][3],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][4],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][5],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][6],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[7][7],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][0],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][1],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][2],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][3],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][4],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][5],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][6],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[6][7],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][0],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][1],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][2],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][3],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][4],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][5],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][6],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[5][7],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][0],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][1],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][2],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][3],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][4],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][5],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][6],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsL[4][7],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][0],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][1],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][2],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][3],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][4],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][5],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][6],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[7][7],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][0],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][1],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][2],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][3],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][4],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][5],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][6],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[6][7],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][0],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][1],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][2],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][3],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][4],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][5],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][6],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[5][7],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][0],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][1],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][2],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][3],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][4],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][5],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][6],                                   ;
;                              ;                           ; T8080se:VM80|T80:u0|T80_Reg:Regs|RegsH[4][7], T8080se:VM80|T80:u0|XY_Ind        ;
; T8080se:VM80|T80:u0|IntCycle ; Stuck at GND              ; T8080se:VM80|T80:u0|IStatus[0], T8080se:VM80|T80:u0|IStatus[1],                 ;
;                              ; due to stuck port data_in ; T8080se:VM80|T80:u0|Auto_Wait_t2, T8080se:VM80|T80:u0|Auto_Wait_t1              ;
; T8080se:VM80|T80:u0|BusReq_s ; Stuck at GND              ; T8080se:VM80|T80:u0|Pre_XY_F_M[2]                                               ;
;                              ; due to stuck port data_in ;                                                                                 ;
; T8080se:VM80|T80:u0|INT_s    ; Stuck at GND              ; T8080se:VM80|T80:u0|IntE_FF1                                                    ;
;                              ; due to stuck port data_in ;                                                                                 ;
+------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 691   ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 51    ;
; Number of registers using Asynchronous Clear ; 152   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 401   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; T8080se:VM80|WR_n                       ; 12      ;
; T8080se:VM80|T80:u0|MCycle[0]           ; 42      ;
; AddrSelector:AS|inst11                  ; 5       ;
; cd_in[0]                                ; 1       ;
; cd_in[1]                                ; 1       ;
; cd_in[2]                                ; 1       ;
; cd_in[3]                                ; 1       ;
; cd_in[4]                                ; 1       ;
; cd_in[5]                                ; 1       ;
; cd_in[6]                                ; 1       ;
; cd_in[7]                                ; 1       ;
; np                                      ; 2       ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                            ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |spets_fpga|spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|bit_count[0]             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrC[1]                                           ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|Read_To_Reg_r[1]                                      ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |spets_fpga|b                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|DO[1]                                                 ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|MCycle[2]                                             ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|IR[3]                                                 ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu2|pit8253_downcounter:dctr|counter[3] ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu2|counter_load[12]                    ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu2|counter_load[6]                     ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu0|pit8253_downcounter:dctr|counter[7] ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu0|counter_load[8]                     ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu0|counter_load[7]                     ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu1|pit8253_downcounter:dctr|counter[0] ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu1|counter_load[12]                    ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; |spets_fpga|pit8253:t8253|pit8253_counterunit:cu1|counter_load[5]                     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; |spets_fpga|spetskeyboard:spetskey|sp_kb[3]                                           ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|ACC[2]                                                ;                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 18 LEs               ; 3 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|BusB[3]                                               ;                            ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|BusB[7]                                               ;                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|BusA[7]                                               ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|SP[7]                                                 ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|SP[8]                                                 ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[12]                                           ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[1]                                            ;                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|TmpAddr[3]                                            ;                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|A[12]                                                 ;                            ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|A[7]                                                  ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|PC[2]                                                 ;                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|PC[11]                                                ;                            ;
; 41:1               ; 2 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; |spets_fpga|dataI[5]                                                                  ;                            ;
; 43:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; |spets_fpga|dataI[7]                                                                  ;                            ;
; 43:1               ; 3 bits    ; 84 LEs        ; 48 LEs               ; 36 LEs                 ; |spets_fpga|dataI[1]                                                                  ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |spets_fpga|cd_in[5]                                                                  ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; |spets_fpga|cd_in[2]                                                                  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux2                                  ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux41                                    ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux26                                    ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_Reg:Regs|Mux9                                     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux68                                 ;                            ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|T80_ALU:alu|Mux11                                     ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|RegDIL[3]                                             ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|T80_MCode:mcode|Mux78                                 ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |spets_fpga|T8080se:VM80|T80:u0|RegAddrA[1]                                           ;                            ;
; 18:1               ; 6 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|Save_Mux[3]                                           ;                            ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; |spets_fpga|T8080se:VM80|T80:u0|RegWEL                                                ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8080se:VM80 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; mode           ; 2     ; Signed Integer                   ;
; t2write        ; 0     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8080se:VM80|T80:u0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; mode           ; 2     ; Signed Integer                          ;
; iowait         ; 0     ; Signed Integer                          ;
; flag_c         ; 0     ; Signed Integer                          ;
; flag_n         ; 1     ; Signed Integer                          ;
; flag_p         ; 2     ; Signed Integer                          ;
; flag_x         ; 3     ; Signed Integer                          ;
; flag_h         ; 4     ; Signed Integer                          ;
; flag_y         ; 5     ; Signed Integer                          ;
; flag_z         ; 6     ; Signed Integer                          ;
; flag_s         ; 7     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8080se:VM80|T80:u0|T80_MCode:mcode ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; mode           ; 2     ; Signed Integer                                          ;
; flag_c         ; 0     ; Signed Integer                                          ;
; flag_n         ; 1     ; Signed Integer                                          ;
; flag_p         ; 2     ; Signed Integer                                          ;
; flag_x         ; 3     ; Signed Integer                                          ;
; flag_h         ; 4     ; Signed Integer                                          ;
; flag_y         ; 5     ; Signed Integer                                          ;
; flag_z         ; 6     ; Signed Integer                                          ;
; flag_s         ; 7     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T8080se:VM80|T80:u0|T80_ALU:alu ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; mode           ; 2     ; Signed Integer                                      ;
; flag_c         ; 0     ; Signed Integer                                      ;
; flag_n         ; 1     ; Signed Integer                                      ;
; flag_p         ; 2     ; Signed Integer                                      ;
; flag_x         ; 3     ; Signed Integer                                      ;
; flag_h         ; 4     ; Signed Integer                                      ;
; flag_y         ; 5     ; Signed Integer                                      ;
; flag_z         ; 6     ; Signed Integer                                      ;
; flag_s         ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_dos1:monitor2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 6234                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ./roms/dos1.hex      ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_2k91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_test_m:test_m|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ./roms/test-m.hex    ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_2r91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_dos2:ramfos|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 27728                ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; ./roms/dos2.hex      ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_0m91      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_test_mx:test_mx|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; ./roms/test_mx.hex   ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_c0a1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:pll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------+
; Parameter Name                ; Value             ; Type                         ;
+-------------------------------+-------------------+------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                      ;
; LOCK_LOW                      ; 1                 ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                      ;
; SKIP_VCO                      ; OFF               ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                      ;
; BANDWIDTH                     ; 0                 ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 17                ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 25                ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                      ;
; VCO_MIN                       ; 0                 ; Untyped                      ;
; VCO_MAX                       ; 0                 ; Untyped                      ;
; VCO_CENTER                    ; 0                 ; Untyped                      ;
; PFD_MIN                       ; 0                 ; Untyped                      ;
; PFD_MAX                       ; 0                 ; Untyped                      ;
; M_INITIAL                     ; 0                 ; Untyped                      ;
; M                             ; 0                 ; Untyped                      ;
; N                             ; 1                 ; Untyped                      ;
; M2                            ; 1                 ; Untyped                      ;
; N2                            ; 1                 ; Untyped                      ;
; SS                            ; 1                 ; Untyped                      ;
; C0_HIGH                       ; 0                 ; Untyped                      ;
; C1_HIGH                       ; 0                 ; Untyped                      ;
; C2_HIGH                       ; 0                 ; Untyped                      ;
; C3_HIGH                       ; 0                 ; Untyped                      ;
; C4_HIGH                       ; 0                 ; Untyped                      ;
; C5_HIGH                       ; 0                 ; Untyped                      ;
; C6_HIGH                       ; 0                 ; Untyped                      ;
; C7_HIGH                       ; 0                 ; Untyped                      ;
; C8_HIGH                       ; 0                 ; Untyped                      ;
; C9_HIGH                       ; 0                 ; Untyped                      ;
; C0_LOW                        ; 0                 ; Untyped                      ;
; C1_LOW                        ; 0                 ; Untyped                      ;
; C2_LOW                        ; 0                 ; Untyped                      ;
; C3_LOW                        ; 0                 ; Untyped                      ;
; C4_LOW                        ; 0                 ; Untyped                      ;
; C5_LOW                        ; 0                 ; Untyped                      ;
; C6_LOW                        ; 0                 ; Untyped                      ;
; C7_LOW                        ; 0                 ; Untyped                      ;
; C8_LOW                        ; 0                 ; Untyped                      ;
; C9_LOW                        ; 0                 ; Untyped                      ;
; C0_INITIAL                    ; 0                 ; Untyped                      ;
; C1_INITIAL                    ; 0                 ; Untyped                      ;
; C2_INITIAL                    ; 0                 ; Untyped                      ;
; C3_INITIAL                    ; 0                 ; Untyped                      ;
; C4_INITIAL                    ; 0                 ; Untyped                      ;
; C5_INITIAL                    ; 0                 ; Untyped                      ;
; C6_INITIAL                    ; 0                 ; Untyped                      ;
; C7_INITIAL                    ; 0                 ; Untyped                      ;
; C8_INITIAL                    ; 0                 ; Untyped                      ;
; C9_INITIAL                    ; 0                 ; Untyped                      ;
; C0_MODE                       ; BYPASS            ; Untyped                      ;
; C1_MODE                       ; BYPASS            ; Untyped                      ;
; C2_MODE                       ; BYPASS            ; Untyped                      ;
; C3_MODE                       ; BYPASS            ; Untyped                      ;
; C4_MODE                       ; BYPASS            ; Untyped                      ;
; C5_MODE                       ; BYPASS            ; Untyped                      ;
; C6_MODE                       ; BYPASS            ; Untyped                      ;
; C7_MODE                       ; BYPASS            ; Untyped                      ;
; C8_MODE                       ; BYPASS            ; Untyped                      ;
; C9_MODE                       ; BYPASS            ; Untyped                      ;
; C0_PH                         ; 0                 ; Untyped                      ;
; C1_PH                         ; 0                 ; Untyped                      ;
; C2_PH                         ; 0                 ; Untyped                      ;
; C3_PH                         ; 0                 ; Untyped                      ;
; C4_PH                         ; 0                 ; Untyped                      ;
; C5_PH                         ; 0                 ; Untyped                      ;
; C6_PH                         ; 0                 ; Untyped                      ;
; C7_PH                         ; 0                 ; Untyped                      ;
; C8_PH                         ; 0                 ; Untyped                      ;
; C9_PH                         ; 0                 ; Untyped                      ;
; L0_HIGH                       ; 1                 ; Untyped                      ;
; L1_HIGH                       ; 1                 ; Untyped                      ;
; G0_HIGH                       ; 1                 ; Untyped                      ;
; G1_HIGH                       ; 1                 ; Untyped                      ;
; G2_HIGH                       ; 1                 ; Untyped                      ;
; G3_HIGH                       ; 1                 ; Untyped                      ;
; E0_HIGH                       ; 1                 ; Untyped                      ;
; E1_HIGH                       ; 1                 ; Untyped                      ;
; E2_HIGH                       ; 1                 ; Untyped                      ;
; E3_HIGH                       ; 1                 ; Untyped                      ;
; L0_LOW                        ; 1                 ; Untyped                      ;
; L1_LOW                        ; 1                 ; Untyped                      ;
; G0_LOW                        ; 1                 ; Untyped                      ;
; G1_LOW                        ; 1                 ; Untyped                      ;
; G2_LOW                        ; 1                 ; Untyped                      ;
; G3_LOW                        ; 1                 ; Untyped                      ;
; E0_LOW                        ; 1                 ; Untyped                      ;
; E1_LOW                        ; 1                 ; Untyped                      ;
; E2_LOW                        ; 1                 ; Untyped                      ;
; E3_LOW                        ; 1                 ; Untyped                      ;
; L0_INITIAL                    ; 1                 ; Untyped                      ;
; L1_INITIAL                    ; 1                 ; Untyped                      ;
; G0_INITIAL                    ; 1                 ; Untyped                      ;
; G1_INITIAL                    ; 1                 ; Untyped                      ;
; G2_INITIAL                    ; 1                 ; Untyped                      ;
; G3_INITIAL                    ; 1                 ; Untyped                      ;
; E0_INITIAL                    ; 1                 ; Untyped                      ;
; E1_INITIAL                    ; 1                 ; Untyped                      ;
; E2_INITIAL                    ; 1                 ; Untyped                      ;
; E3_INITIAL                    ; 1                 ; Untyped                      ;
; L0_MODE                       ; BYPASS            ; Untyped                      ;
; L1_MODE                       ; BYPASS            ; Untyped                      ;
; G0_MODE                       ; BYPASS            ; Untyped                      ;
; G1_MODE                       ; BYPASS            ; Untyped                      ;
; G2_MODE                       ; BYPASS            ; Untyped                      ;
; G3_MODE                       ; BYPASS            ; Untyped                      ;
; E0_MODE                       ; BYPASS            ; Untyped                      ;
; E1_MODE                       ; BYPASS            ; Untyped                      ;
; E2_MODE                       ; BYPASS            ; Untyped                      ;
; E3_MODE                       ; BYPASS            ; Untyped                      ;
; L0_PH                         ; 0                 ; Untyped                      ;
; L1_PH                         ; 0                 ; Untyped                      ;
; G0_PH                         ; 0                 ; Untyped                      ;
; G1_PH                         ; 0                 ; Untyped                      ;
; G2_PH                         ; 0                 ; Untyped                      ;
; G3_PH                         ; 0                 ; Untyped                      ;
; E0_PH                         ; 0                 ; Untyped                      ;
; E1_PH                         ; 0                 ; Untyped                      ;
; E2_PH                         ; 0                 ; Untyped                      ;
; E3_PH                         ; 0                 ; Untyped                      ;
; M_PH                          ; 0                 ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                      ;
; CBXI_PARAMETER                ; altpll_7q72       ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE               ;
+-------------------------------+-------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard ;
+-----------------------------+-------+---------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                    ;
+-----------------------------+-------+---------------------------------------------------------+
; TIMER_60USEC_VALUE_PP       ; 4425  ; Signed Integer                                          ;
; TIMER_60USEC_BITS_PP        ; 13    ; Signed Integer                                          ;
; TIMER_5USEC_VALUE_PP        ; 275   ; Signed Integer                                          ;
; TIMER_5USEC_BITS_PP         ; 9     ; Signed Integer                                          ;
; TRAP_SHIFT_KEYS_PP          ; 0     ; Signed Integer                                          ;
; m1_rx_clk_h                 ; 1     ; Signed Integer                                          ;
; m1_rx_clk_l                 ; 0     ; Signed Integer                                          ;
; m1_rx_falling_edge_marker   ; 13    ; Signed Integer                                          ;
; m1_rx_rising_edge_marker    ; 14    ; Signed Integer                                          ;
; m1_tx_force_clk_l           ; 3     ; Signed Integer                                          ;
; m1_tx_first_wait_clk_h      ; 10    ; Signed Integer                                          ;
; m1_tx_first_wait_clk_l      ; 11    ; Signed Integer                                          ;
; m1_tx_reset_timer           ; 12    ; Signed Integer                                          ;
; m1_tx_wait_clk_h            ; 2     ; Signed Integer                                          ;
; m1_tx_clk_h                 ; 4     ; Signed Integer                                          ;
; m1_tx_clk_l                 ; 5     ; Signed Integer                                          ;
; m1_tx_wait_keyboard_ack     ; 6     ; Signed Integer                                          ;
; m1_tx_done_recovery         ; 7     ; Signed Integer                                          ;
; m1_tx_error_no_keyboard_ack ; 8     ; Signed Integer                                          ;
; m1_tx_rising_edge_marker    ; 9     ; Signed Integer                                          ;
; m2_rx_data_ready            ; 1     ; Signed Integer                                          ;
; m2_rx_data_ready_ack        ; 0     ; Signed Integer                                          ;
+-----------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pit8253:t8253|pit8253_counterunit:cu0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; M0             ; 000   ; Unsigned Binary                                           ;
; M1             ; 001   ; Unsigned Binary                                           ;
; M2             ; 010   ; Unsigned Binary                                           ;
; M3             ; 011   ; Unsigned Binary                                           ;
; M4             ; 100   ; Unsigned Binary                                           ;
; M5             ; 101   ; Unsigned Binary                                           ;
; M2X            ; 110   ; Unsigned Binary                                           ;
; M3X            ; 111   ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pit8253:t8253|pit8253_counterunit:cu1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; M0             ; 000   ; Unsigned Binary                                           ;
; M1             ; 001   ; Unsigned Binary                                           ;
; M2             ; 010   ; Unsigned Binary                                           ;
; M3             ; 011   ; Unsigned Binary                                           ;
; M4             ; 100   ; Unsigned Binary                                           ;
; M5             ; 101   ; Unsigned Binary                                           ;
; M2X            ; 110   ; Unsigned Binary                                           ;
; M3X            ; 111   ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pit8253:t8253|pit8253_counterunit:cu2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; M0             ; 000   ; Unsigned Binary                                           ;
; M1             ; 001   ; Unsigned Binary                                           ;
; M2             ; 010   ; Unsigned Binary                                           ;
; M3             ; 011   ; Unsigned Binary                                           ;
; M4             ; 100   ; Unsigned Binary                                           ;
; M5             ; 101   ; Unsigned Binary                                           ;
; M2X            ; 110   ; Unsigned Binary                                           ;
; M3X            ; 111   ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 4                                                   ;
; Entity Instance                           ; lpm_dos1:monitor2|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 6234                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; lpm_test_m:test_m|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; lpm_dos2:ramfos|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 27728                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; lpm_test_mx:test_mx|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 2048                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; altpll0:pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pit8253:t8253|pit8253_counterunit:cu2"                                                                                                                                                   ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cword        ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; testpins     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; value        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; counter_load ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; nextvalue    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pit8253:t8253|pit8253_counterunit:cu1"                                                                                                                                                   ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cword        ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; testpins     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; value        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; counter_load ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; nextvalue    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pit8253:t8253|pit8253_counterunit:cu0"                                                                                                                                                   ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cword        ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (6 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; testpins     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; value        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; counter_load ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
; nextvalue    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "pit8253:t8253" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; gate ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard"                                                                                                                ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx_released              ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_shift_key_on          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; rx_ascii                 ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; ps2_clk_en_o_            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ps2_data_en_o_           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_extended              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_data                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_write                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_write_ack_o           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_error_no_keyboard_ack ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; translate                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "spetskeyboard:spetskey" ;
+-------+-------+----------+-------------------------+
; Port  ; Type  ; Severity ; Details                 ;
+-------+-------+----------+-------------------------+
; reset ; Input ; Info     ; Stuck at GND            ;
+-------+-------+----------+-------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T8080se:VM80|T80:u0"                                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfsh_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T8080se:VM80"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; clken ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ready ; Input  ; Info     ; Stuck at VCC                                                                        ;
; hold  ; Input  ; Info     ; Stuck at GND                                                                        ;
; int   ; Input  ; Info     ; Stuck at GND                                                                        ;
; inte  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vait  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hlda  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:49     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Sat Dec 17 09:40:17 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spets_fpga -c spets_fpga
Info: Only one processor detected - disabling parallel compilation
Info: Found 1 design units, including 1 entities, in source file keyboard/ps2_keyboard.v
    Info: Found entity 1: ps2_keyboard
Info: Found 1 design units, including 1 entities, in source file keyboard/spetskeyboard.v
    Info: Found entity 1: spetskeyboard
Info: Found 2 design units, including 1 entities, in source file t80/t8080se.vhd
    Info: Found design unit 1: T8080se-rtl
    Info: Found entity 1: T8080se
Info: Found 2 design units, including 1 entities, in source file t80/t80sef.vhd
    Info: Found design unit 1: T80sef-rtl
    Info: Found entity 1: T80sef
Info: Found 2 design units, including 1 entities, in source file t80/t80se.vhd
    Info: Found design unit 1: T80se-rtl
    Info: Found entity 1: T80se
Info: Found 2 design units, including 1 entities, in source file t80/t80_reg.vhd
    Info: Found design unit 1: T80_Reg-rtl
    Info: Found entity 1: T80_Reg
Info: Found 1 design units, including 0 entities, in source file t80/t80_pack.vhd
    Info: Found design unit 1: T80_Pack
Info: Found 2 design units, including 1 entities, in source file t80/t80_mcode.vhd
    Info: Found design unit 1: T80_MCode-rtl
    Info: Found entity 1: T80_MCode
Info: Found 2 design units, including 1 entities, in source file t80/t80_alu.vhd
    Info: Found design unit 1: T80_ALU-rtl
    Info: Found entity 1: T80_ALU
Info: Found 2 design units, including 1 entities, in source file t80/t80.vhd
    Info: Found design unit 1: T80-rtl
    Info: Found entity 1: T80
Info: Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file lpm_dos1.vhd
    Info: Found design unit 1: lpm_dos1-SYN
    Info: Found entity 1: lpm_dos1
Info: Found 2 design units, including 1 entities, in source file lpm_test_m.vhd
    Info: Found design unit 1: lpm_test_m-SYN
    Info: Found entity 1: lpm_test_m
Info: Found 2 design units, including 1 entities, in source file lpm_dos2.vhd
    Info: Found design unit 1: lpm_dos2-SYN
    Info: Found entity 1: lpm_dos2
Info: Found 2 design units, including 1 entities, in source file lpm_test_mx.vhd
    Info: Found design unit 1: lpm_test_mx-SYN
    Info: Found entity 1: lpm_test_mx
Info: Found 2 design units, including 1 entities, in source file spets_fpga.vhd
    Info: Found design unit 1: spets_fpga-spets_fpga_arch
    Info: Found entity 1: spets_fpga
Info: Found 1 design units, including 1 entities, in source file spi/spi.bdf
    Info: Found entity 1: SPI
Info: Found 1 design units, including 1 entities, in source file spi/spireg.bdf
    Info: Found entity 1: SPIReg
Info: Found 1 design units, including 1 entities, in source file spi/divider.bdf
    Info: Found entity 1: Divider
Info: Found 1 design units, including 1 entities, in source file spi/tri8.bdf
    Info: Found entity 1: Tri8
Info: Found 1 design units, including 1 entities, in source file spi/ms16x8.bdf
    Info: Found entity 1: MS16X8
Info: Found 1 design units, including 1 entities, in source file addrselector.bdf
    Info: Found entity 1: AddrSelector
Info: Found 4 design units, including 4 entities, in source file pit8253.v
    Info: Found entity 1: pit8253
    Info: Found entity 2: pit8253_counterunit
    Info: Found entity 3: readhelper
    Info: Found entity 4: pit8253_downcounter
Info: Elaborating entity "spets_fpga" for the top level hierarchy
Info: Elaborating entity "T8080se" for hierarchy "T8080se:VM80"
Info: Elaborating entity "T80" for hierarchy "T8080se:VM80|T80:u0"
Info: Elaborating entity "T80_MCode" for hierarchy "T8080se:VM80|T80:u0|T80_MCode:mcode"
Info: Elaborating entity "T80_ALU" for hierarchy "T8080se:VM80|T80:u0|T80_ALU:alu"
Info: Elaborating entity "T80_Reg" for hierarchy "T8080se:VM80|T80:u0|T80_Reg:Regs"
Info: Elaborating entity "lpm_dos1" for hierarchy "lpm_dos1:monitor2"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_dos1:monitor2|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_dos1:monitor2|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_dos1:monitor2|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./roms/dos1.hex"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "6234"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2k91.tdf
    Info: Found entity 1: altsyncram_2k91
Info: Elaborating entity "altsyncram_2k91" for hierarchy "lpm_dos1:monitor2|altsyncram:altsyncram_component|altsyncram_2k91:auto_generated"
Warning: Byte addressed memory initialization file "dos1.hex" was read in the word-addressed format
Warning: Width of data items in "dos1.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 195 warnings, reporting 10
    Warning: Data at line (1) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (2) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "dos1.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Elaborating entity "lpm_test_m" for hierarchy "lpm_test_m:test_m"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_test_m:test_m|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_test_m:test_m|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_test_m:test_m|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./roms/test-m.hex"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2r91.tdf
    Info: Found entity 1: altsyncram_2r91
Info: Elaborating entity "altsyncram_2r91" for hierarchy "lpm_test_m:test_m|altsyncram:altsyncram_component|altsyncram_2r91:auto_generated"
Warning: Byte addressed memory initialization file "test-m.hex" was read in the word-addressed format
Warning: Width of data items in "test-m.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10
    Warning: Data at line (1) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (2) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "test-m.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Elaborating entity "lpm_dos2" for hierarchy "lpm_dos2:ramfos"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_dos2:ramfos|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_dos2:ramfos|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_dos2:ramfos|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./roms/dos2.hex"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "27728"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "15"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0m91.tdf
    Info: Found entity 1: altsyncram_0m91
Info: Elaborating entity "altsyncram_0m91" for hierarchy "lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated"
Warning: Byte addressed memory initialization file "dos2.hex" was read in the word-addressed format
Warning: Width of data items in "dos2.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 866 warnings, reporting 10
    Warning: Data at line (1) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (2) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "dos2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Critical Warning: Memory depth (27728) in the design file differs from memory depth (27712) in the Memory Initialization File "D:/Reverse/u10/u10_fpga/u10spets_mx/roms/dos2.hex" -- setting initial value for remaining addresses to 0
Info: Found 1 design units, including 1 entities, in source file db/decode_67a.tdf
    Info: Found entity 1: decode_67a
Info: Elaborating entity "decode_67a" for hierarchy "lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|decode_67a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf
    Info: Found entity 1: mux_tlb
Info: Elaborating entity "mux_tlb" for hierarchy "lpm_dos2:ramfos|altsyncram:altsyncram_component|altsyncram_0m91:auto_generated|mux_tlb:mux2"
Info: Elaborating entity "lpm_test_mx" for hierarchy "lpm_test_mx:test_mx"
Info: Elaborating entity "altsyncram" for hierarchy "lpm_test_mx:test_mx|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "lpm_test_mx:test_mx|altsyncram:altsyncram_component"
Info: Instantiated megafunction "lpm_test_mx:test_mx|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./roms/test_mx.hex"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c0a1.tdf
    Info: Found entity 1: altsyncram_c0a1
Info: Elaborating entity "altsyncram_c0a1" for hierarchy "lpm_test_mx:test_mx|altsyncram:altsyncram_component|altsyncram_c0a1:auto_generated"
Warning: Byte addressed memory initialization file "test_mx.hex" was read in the word-addressed format
Warning: Width of data items in "test_mx.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10
    Warning: Data at line (1) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (2) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "test_mx.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Elaborating entity "altpll0" for hierarchy "altpll0:pll"
Info: Elaborating entity "altpll" for hierarchy "altpll0:pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:pll|altpll:altpll_component"
Info: Instantiated megafunction "altpll0:pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "25"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "17"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll_7q72.tdf
    Info: Found entity 1: altpll_7q72
Info: Elaborating entity "altpll_7q72" for hierarchy "altpll0:pll|altpll:altpll_component|altpll_7q72:auto_generated"
Info: Elaborating entity "spetskeyboard" for hierarchy "spetskeyboard:spetskey"
Info: Elaborating entity "ps2_keyboard" for hierarchy "spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard"
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(321): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(332): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(333): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(338): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(339): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(341): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(359): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(388): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at ps2_keyboard.v(396): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "SPI" for hierarchy "SPI:SD"
Info: Elaborating entity "Divider" for hierarchy "SPI:SD|Divider:inst"
Info: Elaborating entity "SPIReg" for hierarchy "SPI:SD|SPIReg:inst1"
Info: Elaborating entity "MS16X8" for hierarchy "SPI:SD|MS16X8:inst4"
Info: Elaborating entity "AddrSelector" for hierarchy "AddrSelector:AS"
Info: Elaborating entity "74138" for hierarchy "AddrSelector:AS|74138:inst10"
Info: Elaborated megafunction instantiation "AddrSelector:AS|74138:inst10"
Info: Elaborating entity "pit8253" for hierarchy "pit8253:t8253"
Info (10264): Verilog HDL Case Statement information at pit8253.v(88): all case item expressions in this case statement are onehot
Info: Elaborating entity "pit8253_counterunit" for hierarchy "pit8253:t8253|pit8253_counterunit:cu0"
Warning (10230): Verilog HDL assignment warning at pit8253.v(245): truncated value with size 32 to match size of target (1)
Info: Elaborating entity "pit8253_downcounter" for hierarchy "pit8253:t8253|pit8253_counterunit:cu0|pit8253_downcounter:dctr"
Warning (10230): Verilog HDL assignment warning at pit8253.v(368): truncated value with size 32 to match size of target (16)
Info: Elaborating entity "readhelper" for hierarchy "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer spi_cs
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer SPI:SD|Divider:inst|inst7~synth
    Warning: Found clock multiplexer u6~synth
Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "SPI:SD|SPIReg:inst1|inst26" is converted into an equivalent circuit using register "SPI:SD|SPIReg:inst1|inst26~_emulated" and latch "SPI:SD|SPIReg:inst1|inst26~latch"
    Warning (13310): Register "SPI:SD|SPIReg:inst1|inst23" is converted into an equivalent circuit using register "SPI:SD|SPIReg:inst1|inst23~_emulated" and latch "SPI:SD|SPIReg:inst1|inst23~latch"
    Warning (13310): Register "SPI:SD|SPIReg:inst1|inst20" is converted into an equivalent circuit using register "SPI:SD|SPIReg:inst1|inst20~_emulated" and latch "SPI:SD|SPIReg:inst1|inst20~latch"
    Warning (13310): Register "SPI:SD|SPIReg:inst1|inst17" is converted into an equivalent circuit using register "SPI:SD|SPIReg:inst1|inst17~_emulated" and latch "SPI:SD|SPIReg:inst1|inst17~latch"
    Warning (13310): Register "SPI:SD|SPIReg:inst1|inst7" is converted into an equivalent circuit using register "SPI:SD|SPIReg:inst1|inst7~_emulated" and latch "SPI:SD|SPIReg:inst1|inst7~latch"
    Warning (13310): Register "SPI:SD|SPIReg:inst1|inst6" is converted into an equivalent circuit using register "SPI:SD|SPIReg:inst1|inst6~_emulated" and latch "SPI:SD|SPIReg:inst1|inst6~latch"
    Warning (13310): Register "SPI:SD|SPIReg:inst1|inst5" is converted into an equivalent circuit using register "SPI:SD|SPIReg:inst1|inst5~_emulated" and latch "SPI:SD|SPIReg:inst1|inst5~latch"
    Warning (13310): Register "SPI:SD|SPIReg:inst1|inst14" is converted into an equivalent circuit using register "SPI:SD|SPIReg:inst1|inst14~_emulated" and latch "SPI:SD|SPIReg:inst1|inst14~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "ma[19]" is stuck at GND
    Warning (13410): Pin "ram_ce" is stuck at GND
Info: Timing-Driven Synthesis is running
Info: 93 registers lost all their fanouts during netlist optimizations. The first 93 are displayed below.
    Info: Register "T8080se:VM80|T80:u0|OldNMI_n" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Ap[7]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Ap[6]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Ap[5]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Ap[4]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Ap[3]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Ap[2]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Ap[1]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Ap[0]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Fp[7]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Fp[6]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Fp[4]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Fp[2]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Fp[0]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|IntE_FF1" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|IStatus[0]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|IStatus[1]" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|IncDecZ" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Auto_Wait_t2" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|Auto_Wait_t1" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|IntE_FF2" lost all its fanouts during netlist optimizations.
    Info: Register "T8080se:VM80|T80:u0|XY_Ind" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[0]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|latched_q[8]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_msb" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "spetskeyboard:spetskey|state~12" lost all its fanouts during netlist optimizations.
    Info: Register "spetskeyboard:spetskey|state~13" lost all its fanouts during netlist optimizations.
    Info: Register "spetskeyboard:spetskey|state~14" lost all its fanouts during netlist optimizations.
    Info: Register "spetskeyboard:spetskey|state~15" lost all its fanouts during netlist optimizations.
    Info: Register "spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "spetskeyboard:spetskey|ps2_keyboard:ps2_keyboard|m1_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state.001" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state.010" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu2|readhelper:rbus|read_state.000" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state.001" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state.001" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state.000" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_msb" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|latched_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu1|readhelper:rbus|read_state.010" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[4]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state.000" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[12]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[5]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[13]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[3]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[11]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[1]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[9]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[2]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[10]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[6]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[14]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[7]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|latched_q[15]" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_state.010" lost all its fanouts during netlist optimizations.
    Info: Register "pit8253:t8253|pit8253_counterunit:cu0|readhelper:rbus|read_msb" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "altpll0:pll|altpll:altpll_component|altpll_7q72:auto_generated|pll1"
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rxd"
Info: Implemented 2398 device resources after synthesis - the final resource count might be different
    Info: Implemented 6 input pins
    Info: Implemented 37 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 2290 logic cells
    Info: Implemented 56 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 80 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Sat Dec 17 09:43:57 2011
    Info: Elapsed time: 00:03:40
    Info: Total CPU time (on all processors): 00:03:36


