Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Hanford, N., Ahuja, V., Farrens, M., Ghosal, D., Balman, M., Pouyoul, E., Tierney, B.","Improving network performance on multicore systems: Impact of core affinities on high throughput flows",2016,"Future Generation Computer Systems","56",,,"277","283",,1,10.1016/j.future.2015.09.012,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958754648&doi=10.1016%2fj.future.2015.09.012&partnerID=40&md5=0343a4b3316139e7e6c84f8941edd2cc",Article,Scopus,2-s2.0-84958754648
"Gegan, R.K., Archibald, R., Farrens, M.K., Ghosal, D.","Performance analysis of real-time covert timing channel detection using a parallel system",2015,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","9408",,,"519","530",,1,10.1007/978-3-319-25645-0_40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84952318933&doi=10.1007%2f978-3-319-25645-0_40&partnerID=40&md5=dc2f4d1fee7d428d19fe61f120954147",Conference Paper,Scopus,2-s2.0-84952318933
"Hanford, N., Ahuja, V., Farrens, M., Ghosal, D., Balman, M., Pouyoul, E., Tierney, B.","Analysis of the effect of core affinity on high-throughput flows",2014,"Proceedings of NDM 2014: 4th International Workshop on Network-Aware Data Management - Held in Conjunction with SC 2014: The International Conference for High Performance Computing, Networking, Storage and Analysis",,, 7017638,"9","15",,2,10.1109/NDM.2014.10,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946687948&doi=10.1109%2fNDM.2014.10&partnerID=40&md5=e8413c21b1be8dc06b9ae841cb6db076",Conference Paper,Scopus,2-s2.0-84946687948
"Congdon, P.T., Mohapatra, P., Farrens, M., Akella, V.","Simultaneously reducing latency and power consumption in openflow switches",2014,"IEEE/ACM Transactions on Networking","22","3", 6558861,"1007","1020",,15,10.1109/TNET.2013.2270436,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903171585&doi=10.1109%2fTNET.2013.2270436&partnerID=40&md5=77f0535f7de782492f578e807fea376c",Article,Scopus,2-s2.0-84903171585
"Macdonald, K., Nitta, C., Farrens, M., Akella, V.","PDG-GEN: A methodology for fast and accurate simulation of on-chip networks",2014,"IEEE Transactions on Computers","63","3", 6226355,"650","663",,,10.1109/TC.2012.140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84897568496&doi=10.1109%2fTC.2012.140&partnerID=40&md5=9760c9611a9f3717ceb943f25afefc9e",Article,Scopus,2-s2.0-84897568496
"Hanford, N., Ahuja, V., Farrens, M.K., Ghosal, D., Balman, M., Pouyoul, E., Tierney, B.","Impact of the end-system and affinities on the throughput of high-speed flows",2014,"ANCS 2014 - 10th 2014 ACM/IEEE Symposium on Architectures for Networking and Communications Systems",,,,"259","260",,1,10.1145/2658260.2661772,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84924410947&doi=10.1145%2f2658260.2661772&partnerID=40&md5=944dca223f97d93e5cec4a4f3b265680",Conference Paper,Scopus,2-s2.0-84924410947
"Farrens, M.","Message from the general chair",2013,"MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture",,,,"","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892502932&partnerID=40&md5=6f12f64651e8ff259b1a757fa2c45129",Editorial,Scopus,2-s2.0-84892502932
"Hanford, N., Ahuja, V., Balman, M., Farrens, M.K., Ghosal, D., Pouyoul, E., Tierney, B.","Characterizing the impact of end-system affinities on the end-to-end performance of high-speed flows",2013,"Proc. of NDM 2013: 3rd Int. Workshop on Network-Aware Data Management - Held in Conjunction with SC 2013: The Int. Conference for High Performance Computing, Networking, Storage and Analysis",,, a1,"","",,6,10.1145/2534695.2534697,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84892931624&doi=10.1145%2f2534695.2534697&partnerID=40&md5=08de830a1b77bd435d6440fbed7347e3",Conference Paper,Scopus,2-s2.0-84892931624
"Nitta, C.J., Farrens, M.K., Akella, V.","On-chip photonic interconnects: A computer architect's perspective",2013,"Synthesis Lectures on Computer Architecture","27",,,"1","113",,1,10.2200/S00537ED1V01Y201309CAC027,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84888588263&doi=10.2200%2fS00537ED1V01Y201309CAC027&partnerID=40&md5=d41a53b9edb74b9b412a176690709d19",Article,Scopus,2-s2.0-84888588263
"Ahuja, V., Farrens, M., Ghosal, D.","Cache-aware affinitization on commodity multicores for high-speed network flows",2012,"ANCS 2012 - Proceedings of the 8th ACM/IEEE Symposium on Architectures for Networking and Communications Systems",,,,"39","48",,11,10.1145/2396556.2396564,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871341650&doi=10.1145%2f2396556.2396564&partnerID=40&md5=2982f207583f7aeadc9236197e585869",Conference Paper,Scopus,2-s2.0-84871341650
"Nitta, C., Farrens, M., Akella, V.","DCAF - A directly connected arbitration-free photonic crossbar for energy-efficient high performance computing",2012,"Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, IPDPS 2012",,, 6267918,"1144","1155",,5,10.1109/IPDPS.2012.105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866847193&doi=10.1109%2fIPDPS.2012.105&partnerID=40&md5=65c36ebda9c081e98436e3ef5933061d",Conference Paper,Scopus,2-s2.0-84866847193
"Ahuja, V., Ghosal, D., Farrens, M.","Minimizing the data transfer time using multicore end-system aware flow bifurcation",2012,"Proceedings - 12th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing, CCGrid 2012",,, 6217471,"595","602",,2,10.1109/CCGrid.2012.54,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863638843&doi=10.1109%2fCCGrid.2012.54&partnerID=40&md5=7c8cce8acc3ffb69706fd6b7d8acf343",Conference Paper,Scopus,2-s2.0-84863638843
"Nitta, C., Farrens, M., Akella, V.","DCOFAn arbitration free directly connected optical fabric",2012,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","2","2", 6203613,"169","182",,6,10.1109/JETCAS.2012.2193842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84862333048&doi=10.1109%2fJETCAS.2012.2193842&partnerID=40&md5=419d6f576de198dbc901bb308d995ba6",Article,Scopus,2-s2.0-84862333048
"Nitta, C.J., Farrens, M.K., Akella, V.","Resilient microring resonator based photonic networks",2011,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,,,"95","104",,9,10.1145/2155620.2155632,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858765081&doi=10.1145%2f2155620.2155632&partnerID=40&md5=de88130b46b22e67ceda9e4bb53928dd",Conference Paper,Scopus,2-s2.0-84858765081
"Ahuja, V., Banerjee, A., Farrens, M., Ghosal, D., Serazzi, G.","Introspective end-system modeling to optimize the transfer time of rate based protocols",2011,"Proceedings of the IEEE International Symposium on High Performance Distributed Computing",,,,"61","72",,1,10.1145/1996130.1996140,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960527799&doi=10.1145%2f1996130.1996140&partnerID=40&md5=7aa089c2433c46fdbb3fe73168d3343b",Conference Paper,Scopus,2-s2.0-79960527799
"Nitta, C., Farrens, M., MacDonald, K., Akella, V.","Inferring packet dependencies to improve trace based simulation of on-chip networks",2011,"NOCS 2011: The 5th ACM/IEEE International Symposium on Networks-on-Chip",,,,"153","160",,8,10.1145/1999946.1999971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960338592&doi=10.1145%2f1999946.1999971&partnerID=40&md5=5d2a15f78eb63b1378a881ca312e6352",Conference Paper,Scopus,2-s2.0-79960338592
"Nitta, C., Farrens, M., Akella, V.","Addressing system-level trimming issues in on-chip nanophotonic networks",2011,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 5749722,"122","131",,50,10.1109/HPCA.2011.5749722,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955897352&doi=10.1109%2fHPCA.2011.5749722&partnerID=40&md5=34599bca5a66aaa06f700d2923b9256c",Conference Paper,Scopus,2-s2.0-79955897352
"Mejia, P.V., Amirtharajah, R., Farrens, M.K., Akella, V.","Performance evaluation of a multicore system with optically connected memory modules",2010,"NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip",,, 5507545,"215","222",,7,10.1109/NOCS.2010.31,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955121661&doi=10.1109%2fNOCS.2010.31&partnerID=40&md5=ae3fa7c029fbafb87cec10a7a3e49a27",Conference Paper,Scopus,2-s2.0-77955121661
"Nitta, C., Farrens, M.","Techniques for increasing effective data bandwidth",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751909,"514","519",,3,10.1109/ICCD.2008.4751909,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349137301&doi=10.1109%2fICCD.2008.4751909&partnerID=40&md5=27d7d6cb0bb935a2bd11d9053a8aeea4",Conference Paper,Scopus,2-s2.0-62349137301
"Congdon, P., Farrens, M., Mohapatra, P.","Packet prediction for speculative cut-through switching",2008,"Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems, ANCS '08",,,,"99","108",,2,10.1145/1477942.1477957,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-70350668828&doi=10.1145%2f1477942.1477957&partnerID=40&md5=18e6e0447f3811253b94c3402e92cca3",Conference Paper,Scopus,2-s2.0-70350668828
"Hadke, A., Benavides, T., Amirtharajah, R., Farrens, M., Akella, V.","Design and evaluation of an optical CPU-DRAM interconnect",2008,"26th IEEE International Conference on Computer Design 2008, ICCD",,, 4751906,"492","497",,4,10.1109/ICCD.2008.4751906,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62349131422&doi=10.1109%2fICCD.2008.4751906&partnerID=40&md5=743ed861dae835ed0b033a2d01d430ca",Conference Paper,Scopus,2-s2.0-62349131422
"Oskin, M., Chong, F.T., Farrens, M.","Using statistical and symbolic simulation for microprocessor performance evaluation",2002,"Journal of Instruction-Level Parallelism","4",,,"","",27,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3042550895&partnerID=40&md5=37dbfad4439bbe2b43e96cae3dde614b",Article,Scopus,2-s2.0-3042550895
"Lee, H.-H.S., Tyson, G.S., Farrens, M.K.","Improving bandwidth utilization using Eager Writeback",2001,"Journal of Instruction-Level Parallelism","3",,,"","",22,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3242776153&partnerID=40&md5=8a238390f5f802ee6213d77f7f234f2b",Article,Scopus,2-s2.0-3242776153
"Haungs, M., Sallee, P., Farrens, M.","Branch transition rate: A new metric for improved branch classification analysis",2000,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"241","250",,21,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034581531&partnerID=40&md5=83157dfcef5142e5cf49ed13537e1eba",Conference Paper,Scopus,2-s2.0-0034581531
"Lee, Hsien-Hsin S., Tyson, Gary S., Farrens, Matthew K.","Eager writeback - a technique for improving bandwidth utilization",2000,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"11","21",,67,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034461711&partnerID=40&md5=be4f91b88db360b0a0684665a5fdf197",Conference Paper,Scopus,2-s2.0-0034461711
"Rich, K.D., Farrens, M.K.","Code partitioning in decoupled compilers",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1900",,,"1008","1017",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937413974&partnerID=40&md5=be4ed2b98b90cfd53dda0ef1165795ca",Conference Paper,Scopus,2-s2.0-84937413974
"Rich, K.D., Farrens, M.K.","The decoupled-style prefetch architecture",2000,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","1900",,,"989","993",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937396288&partnerID=40&md5=bb5b5e3d08c12cbfb4853e3aeb24fe27",Conference Paper,Scopus,2-s2.0-84937396288
"Oskin, Mark, Chong, Frederic T., Farrens, Matthew","HLS: Combining statistical and symbolic simulation to guide microprocessor designs",2000,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"71","82",,92,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033719951&partnerID=40&md5=38c977bd72e6ad873757b086fdd18c56",Conference Paper,Scopus,2-s2.0-0033719951
"Haungs, Michael, Sallee, Phil, Farrens, Matthew","Branch transition rate: a new metric for improved branch classification analysis",1999,"IEEE High-Performance Computer Architecture Symposium Proceedings",,,,"241","250",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033330933&partnerID=40&md5=987a4ae8cf68c2f263de75b75fe8ebbe",Conference Paper,Scopus,2-s2.0-0033330933
"Oskin, Mark, Hensley, Justin, Keen, Diana, Chong, Frederic T., Farrens, Matthew, Chopra, Aneet","Exploiting ILP in page-based intelligent memory",1999,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"208","218",,8,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0033321962&partnerID=40&md5=855be70af8e56898fb19eb47301e3f9f",Conference Paper,Scopus,2-s2.0-0033321962
"Farrens, M.","The architecture curriculum at UC-Davis",1998,"Proceedings of the 1998 Workshop on Computer Architecture Education, WCAE 1998 at ISCA-25",,, a25,"","",,,10.1145/1275182.1275207,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977142733&doi=10.1145%2f1275182.1275207&partnerID=40&md5=7f7a907b1344b12083c970a95e6c857c",Conference Paper,Scopus,2-s2.0-84977142733
"Rivers, Jude A., Tam, Edward S., Tyson, Gary S., Davidson, Edward S., Farrens, Matt","Utilizing reuse information in data cache management",1998,"Proceedings of the International Conference on Supercomputing",,,,"449","456",,35,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031630011&partnerID=40&md5=75edf97ba52165412021121f12f5abc5",Conference Paper,Scopus,2-s2.0-0031630011
"Tyson, G., Farrens, M., Matthews, J., Pleszkun, A.R.","Managing data caches using selective cache line replacement",1997,"International Journal of Parallel Programming","25","3",,"213","242",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031164362&partnerID=40&md5=a1657c1a389b8ce1748b2abf8e588e0c",Article,Scopus,2-s2.0-0031164362
"Tyson, G., Farrens, M.","Evaluating the effects of predicated execution on branch prediction1",1996,"International Journal of Parallel Programming","24","2",,"159","186",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030129421&partnerID=40&md5=9874c8e3012d31a2ca67f075cd1fe06a",Article,Scopus,2-s2.0-0030129421
"Tyson, Gary, Farrens, Matthew, Matthews, John, Pleszkun, Andrew R.","Modified approach to data cache management",1995,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"93","103",,92,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029508817&partnerID=40&md5=c1c15e52f53874199ab4e472f9c37c89",Conference Paper,Scopus,2-s2.0-0029508817
"Ly, T.D., Howitt, D.G., Farrens, M.K., Harker, A.B.","Monte Carlo calculations for specimens with microstructures",1995,"Scanning","17","4",,"220","226",,9,10.1002/sca.4950170402,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029023859&doi=10.1002%2fsca.4950170402&partnerID=40&md5=3edd0b90e536f06030c2950de7d083fc",Article,Scopus,2-s2.0-0029023859
"Tyson, G., Farrens, M.","Code scheduling for multiple instruction stream architectures",1994,"International Journal of Parallel Programming","22","3",,"243","272",,,10.1007/BF02577734,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028443985&doi=10.1007%2fBF02577734&partnerID=40&md5=1982767ff091ca7a9a2ac03c26d4ef5a",Article,Scopus,2-s2.0-0028443985
"Tyson, Gary, Farrens, Matthew","Techniques for extracting instruction level parallelism on MIMD architectures",1994,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"128","137",,2,10.1109/MICRO.1994.717450,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028015211&doi=10.1109%2fMICRO.1994.717450&partnerID=40&md5=2b11880f469263e48710899bd56757a2",Conference Paper,Scopus,2-s2.0-0028015211
"Farrens, Matthew, Tyson, Gary, Pleszkun, Andrew R.","Study of single-chip processor/cache organizations for large numbers of transistors",1994,"Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA",,,,"338","347",,11,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028345337&partnerID=40&md5=04236660aa81d8d9060be1ddb74607ce",Conference Paper,Scopus,2-s2.0-0028345337
"Farrens, Matthew K., Ng, Pius, Nico, Phil","Comparison of superscalar and decoupled access/execute architectures",1994,"Proceedings of the Annual International Symposium on Microarchitecture",,,,"100","103",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028056591&partnerID=40&md5=6e49d51ae287624af13484fe63d255be",Conference Paper,Scopus,2-s2.0-0028056591
"Farrens, Matthew, Park, Arvin, Fanfelle, Rob, Ng, Pius, Tyson, Gary","Partitioned translation lookaside buffer approach to reducing address bandwidth",1993,"Proceedings of the Ninth Annual International Symposium on Computer Architecture",,,,"435","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027840926&partnerID=40&md5=d271c900613359e9752973a6ccc8bb41",Conference Paper,Scopus,2-s2.0-0027840926
"Farrens, Matthew, Park, Arvin, Woodruff, Allison","CCHIME: A Cache Coherent Hybrid Interconnected Memory Extension",1992,"Proceedings of the International Conference on Parallel Processing",,,,"573","577",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026961014&partnerID=40&md5=ae605c6b1faccc9ef56a27549776f6e7",Conference Paper,Scopus,2-s2.0-0026961014
"Farrens, Matthew, Park, Arvin, Tyson, Gary","Modifying VM hardware to reduce address pin requirements",1992,"Proceedings of the 25th Annual International Symposium on Microarchitecture",,,,"210","213",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026986943&partnerID=40&md5=6167f5a198d728060381411d6746105f",Conference Paper,Scopus,2-s2.0-0026986943
"Tyson, Gary, Farrens, Matthew, Pleszkun, Andrew R.","MISC. A Multiple Instruction Stream Computer",1992,"Proceedings of the 25th Annual International Symposium on Microarchitecture",,,,"193","196",,13,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027005197&partnerID=40&md5=a0f00811a04b865d76bf6082de11b689",Conference Paper,Scopus,2-s2.0-0027005197
"Farrens, Matthew, Park, Arvin, Fanfelle, Rob, Ng, Pius, Tyson, Gary","A partitioned translation lookaside buffer approach to reducing address bandwidth",1992,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"435","",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026865561&partnerID=40&md5=ba56379d9536b6701d51176678da0fc6",Conference Paper,Scopus,2-s2.0-0026865561
"Farrens, Matthew, Wetmore, Brad, Woodruff, Allison","Alleviation of tree saturation in multistage interconnection networks",1991,,,,,"400","409",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026278955&partnerID=40&md5=cc5fe933bb87007231123d3d7113736b",Conference Paper,Scopus,2-s2.0-0026278955
"Farrens, Matthew K., Pleszkun, Andrew R.","Strategies for achieving improved processor throughput",1991,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"362","369",,14,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026152056&partnerID=40&md5=fbd318694e529ac6601d13a5ffe8dabd",Conference Paper,Scopus,2-s2.0-0026152056
"Farrens, Matthew, Park, Arvin","Dynamic base register caching: A technique for reducing address bus width",1991,"Conference Proceedings - Annual Symposium on Computer Architecture",,,,"128","137",,40,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026152228&partnerID=40&md5=4b8268eca49644f06af2d7b3a15ea731",Conference Paper,Scopus,2-s2.0-0026152228
"Farrens, M.K., Pleszkun, A.R.","Implementation of the PIPE Processor",1991,"Computer","24","1",,"65","70",,8,10.1109/2.67195,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025792258&doi=10.1109%2f2.67195&partnerID=40&md5=4f5c06407ebd00c8b98d9b728deeb190",Article,Scopus,2-s2.0-0025792258
"Farrens, Matthew K., Pleszkun, Andrew R.","Improving performance of small on-chip instruction caches.",1989,"Conference Proceedings - Annual Symposium on Computer Architecture",,"16",,"234","241",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0024666941&partnerID=40&md5=103038dc00b8c4c1763dc232f34038db",Conference Paper,Scopus,2-s2.0-0024666941
"Pleszkun, Andrew R., Farrens, Matthew K.","INSTRUCTION CACHE DESIGN FOR USE WITH A DELAYED BRANCH.",1986,,,,,"73","88",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0022866540&partnerID=40&md5=f857cb09f9239b5370d4b7f5e1c34fcd",Conference Paper,Scopus,2-s2.0-0022866540
