===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.8526 seconds

  ----Wall Time----  ----Name----
    4.6225 ( 12.9%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    Parse OMIR
    3.8819 ( 10.8%)    Parse modules
    0.7115 (  2.0%)    Verify circuit
   26.9744 ( 75.2%)  'firrtl.circuit' Pipeline
    0.6959 (  1.9%)    LowerFIRRTLAnnotations
    2.6428 (  7.4%)    'firrtl.module' Pipeline
    0.8513 (  2.4%)      DropName
    1.7914 (  5.0%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0805 (  0.2%)    'firrtl.module' Pipeline
    0.0805 (  0.2%)      LowerCHIRRTLPass
    0.1162 (  0.3%)    InferWidths
    0.6737 (  1.9%)    MemToRegOfVec
    0.9622 (  2.7%)    InferResets
    0.0547 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0974 (  0.3%)    WireDFT
    0.5921 (  1.7%)    'firrtl.module' Pipeline
    0.5921 (  1.7%)      FlattenMemory
    0.8595 (  2.4%)    LowerFIRRTLTypes
    0.9279 (  2.6%)    'firrtl.module' Pipeline
    0.8926 (  2.5%)      ExpandWhens
    0.0353 (  0.1%)      SFCCompat
    0.8216 (  2.3%)    Inliner
    0.9329 (  2.6%)    'firrtl.module' Pipeline
    0.9328 (  2.6%)      RandomizeRegisterInit
    0.4266 (  1.2%)    CheckCombCycles
    0.0543 (  0.2%)      (A) circt::firrtl::InstanceGraph
    7.5951 ( 21.2%)    'firrtl.module' Pipeline
    7.1724 ( 20.0%)      Canonicalizer
    0.4227 (  1.2%)      InferReadWrite
    0.1643 (  0.5%)    PrefixModules
    0.0598 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    1.3501 (  3.8%)    IMConstProp
    0.0634 (  0.2%)    AddSeqMemPorts
    0.0634 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4631 (  1.3%)    CreateSiFiveMetadata
    0.0308 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    GrandCentral
    0.0450 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.6027 (  1.7%)    SymbolDCE
    0.0621 (  0.2%)    BlackBoxReader
    0.0621 (  0.2%)      (A) circt::firrtl::InstanceGraph
    5.1188 ( 14.3%)    'firrtl.module' Pipeline
    0.3576 (  1.0%)      DropName
    4.7612 ( 13.3%)      Canonicalizer
    0.5873 (  1.6%)    IMDeadCodeElim
    0.0596 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    EmitOMIR
    0.0326 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1575 (  0.4%)    LowerXMR
    0.0146 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.5913 (  1.6%)  LowerFIRRTLToHW
    0.0122 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.9222 (  2.6%)  'hw.module' Pipeline
    0.1348 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2387 (  0.7%)    Canonicalizer
    0.1133 (  0.3%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.4355 (  1.2%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)  HWMemSimImpl
    0.8254 (  2.3%)  'hw.module' Pipeline
    0.2394 (  0.7%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.2921 (  0.8%)    Canonicalizer
    0.1306 (  0.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    0.1633 (  0.5%)    HWCleanup
    0.2037 (  0.6%)  'hw.module' Pipeline
    0.0185 (  0.1%)    HWLegalizeModules
    0.1852 (  0.5%)    PrettifyVerilog
    0.1706 (  0.5%)  StripDebugInfoWithPred
    1.4681 (  4.1%)  ExportVerilog
    0.4164 (  1.2%)  'builtin.module' Pipeline
    0.3801 (  1.1%)    'hw.module' Pipeline
    0.3801 (  1.1%)      PrepareForEmission
   -0.4124 ( -1.2%)  Rest
   35.8526 (100.0%)  Total

{
  totalTime: 35.891,
  maxMemory: 611938304
}
