
*** Running vivado
    with args -log music_music_0_24.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source music_music_0_24.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source music_music_0_24.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Z/DOA_Estimation_Based_on_MUSIC_HLS/hls_proj/solution7/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.cache/ip 
Command: synth_design -top music_music_0_24 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11104 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 837.543 ; gain = 177.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'music_music_0_24' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ip/music_music_0_24/synth/music_music_0_24.v:59]
INFO: [Synth 8-6157] synthesizing module 'music' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music.v:12]
	Parameter ap_ST_fsm_state1 bound to: 26'b00000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 26'b00000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 26'b00000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 26'b00000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 26'b00000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 26'b00000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 26'b00000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 26'b00000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 26'b00000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 26'b00000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 26'b00000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 26'b00000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 26'b00000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 26'b00000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 26'b00000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 26'b00000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 26'b00000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 26'b00000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 26'b00000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 26'b00000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 26'b00000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 26'b00001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 26'b00010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 26'b00100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 26'b01000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 26'b10000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DATA_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_DATA_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music.v:207]
INFO: [Synth 8-6157] synthesizing module 'music_temp_array' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_temp_array.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 361 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'music_temp_array_rom' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_temp_array.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 361 - type: integer 
INFO: [Synth 8-3876] $readmem data file './music_temp_array_rom.dat' is read successfully [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_temp_array.v:21]
INFO: [Synth 8-6155] done synthesizing module 'music_temp_array_rom' (1#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_temp_array.v:6]
INFO: [Synth 8-6155] done synthesizing module 'music_temp_array' (2#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_temp_array.v:39]
INFO: [Synth 8-6157] synthesizing module 'music_AXILiteS_s_axi' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_AP_RETURN_0 bound to: 6'b010000 
	Parameter ADDR_DATA_RE_DATA_0 bound to: 6'b011000 
	Parameter ADDR_DATA_RE_CTRL bound to: 6'b011100 
	Parameter ADDR_DATA_IM_DATA_0 bound to: 6'b100000 
	Parameter ADDR_DATA_IM_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_AXILiteS_s_axi.v:203]
INFO: [Synth 8-6155] done synthesizing module 'music_AXILiteS_s_axi' (3#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:8]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_throttl' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter AVERAGE_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_throttl' (4#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_write' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:1701]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_fifo' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_fifo' (5#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_reg_slice' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:314]
	Parameter N bound to: 64 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_reg_slice' (6#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_fifo__parameterized0' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_fifo__parameterized0' (6#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_buffer' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_buffer' (7#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_fifo__parameterized1' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_fifo__parameterized1' (7#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_fifo__parameterized2' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_fifo__parameterized2' (7#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:2069]
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_write' (8#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:1701]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_read' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:904]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DATA_BYTES bound to: 4 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 4 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 2 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 10'b1111111111 
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_buffer__parameterized0' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_buffer__parameterized0' (8#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'music_data_m_axi_reg_slice__parameterized0' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:314]
	Parameter N bound to: 34 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_reg_slice__parameterized0' (8#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:1252]
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi_read' (9#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:904]
INFO: [Synth 8-6155] done synthesizing module 'music_data_m_axi' (10#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'music_FFT_Buffer_re' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_Buffer_re.v:40]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'music_FFT_Buffer_re_ram' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_Buffer_re.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_Buffer_re.v:19]
INFO: [Synth 8-6155] done synthesizing module 'music_FFT_Buffer_re_ram' (11#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_Buffer_re.v:6]
INFO: [Synth 8-6155] done synthesizing module 'music_FFT_Buffer_re' (12#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_Buffer_re.v:40]
INFO: [Synth 8-6157] synthesizing module 'music_FFT_out_re' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_out_re.v:56]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'music_FFT_out_re_ram' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_out_re.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_out_re.v:23]
INFO: [Synth 8-6155] done synthesizing module 'music_FFT_out_re_ram' (13#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_out_re.v:6]
INFO: [Synth 8-6155] done synthesizing module 'music_FFT_out_re' (14#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_FFT_out_re.v:56]
INFO: [Synth 8-6157] synthesizing module 'fft_streaming' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_streaming_Stavdy' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Stavdy.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_streaming_Stavdy_memcore' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Stavdy_memcore.v:52]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_streaming_Stavdy_memcore_ram' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Stavdy_memcore.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Stavdy_memcore.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fft_streaming_Stavdy_memcore_ram' (15#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Stavdy_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_streaming_Stavdy_memcore' (16#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Stavdy_memcore.v:52]
INFO: [Synth 8-6155] done synthesizing module 'fft_streaming_Stavdy' (17#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Stavdy.v:8]
INFO: [Synth 8-6157] synthesizing module 'fft_streaming_StawdI' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_StawdI.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_streaming_StawdI_memcore' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_StawdI_memcore.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_streaming_StawdI_memcore_ram' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_StawdI_memcore.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_StawdI_memcore.v:24]
INFO: [Synth 8-6155] done synthesizing module 'fft_streaming_StawdI_memcore_ram' (18#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_StawdI_memcore.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_streaming_StawdI_memcore' (19#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_StawdI_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'fft_streaming_StawdI' (20#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_StawdI.v:8]
INFO: [Synth 8-6157] synthesizing module 'fft_streaming_Loop_1' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Loop_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Loop_1.v:77]
INFO: [Synth 8-6155] done synthesizing module 'fft_streaming_Loop_1' (21#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Loop_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_118' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:106]
INFO: [Synth 8-6157] synthesizing module 'music_faddfsub_32bkb' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_faddfsub_32bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'music_ap_faddfsub_3_full_dsp_32' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_faddfsub_3_full_dsp_32.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_faddfsub_3_full_dsp_32.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'music_ap_faddfsub_3_full_dsp_32' (39#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_faddfsub_3_full_dsp_32.vhd:74]
INFO: [Synth 8-6155] done synthesizing module 'music_faddfsub_32bkb' (40#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_faddfsub_32bkb.v:8]
INFO: [Synth 8-6157] synthesizing module 'music_fsub_32ns_3cud' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_fsub_32ns_3cud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'music_ap_fsub_3_full_dsp_32' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fsub_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fsub_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'music_ap_fsub_3_full_dsp_32' (41#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'music_fsub_32ns_3cud' (42#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_fsub_32ns_3cud.v:8]
INFO: [Synth 8-6157] synthesizing module 'music_fadd_32ns_3dEe' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_fadd_32ns_3dEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'music_ap_fadd_3_full_dsp_32' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fadd_3_full_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'music_ap_fadd_3_full_dsp_32' (43#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'music_fadd_32ns_3dEe' (44#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_fadd_32ns_3dEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'music_fmul_32ns_3eOg' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_fmul_32ns_3eOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'music_ap_fmul_2_max_dsp_32' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fmul_2_max_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/83a3/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fmul_2_max_dsp_32.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'music_ap_fmul_2_max_dsp_32' (52#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/ip/music_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'music_fmul_32ns_3eOg' (53#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_fmul_32ns_3eOg.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:955]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_118' (54#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_119' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:106]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_119_W_rfYi' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_rfYi.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_stage_119_W_rfYi_rom' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_rfYi.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fft_stage_119_W_rfYi_rom.dat' is read successfully [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_rfYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_119_W_rfYi_rom' (55#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_rfYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_119_W_rfYi' (56#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_rfYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_119_W_ig8j' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_ig8j.v:39]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fft_stage_119_W_ig8j_rom' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_ig8j.v:6]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fft_stage_119_W_ig8j_rom.dat' is read successfully [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_ig8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_119_W_ig8j_rom' (57#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_ig8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_119_W_ig8j' (58#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119_W_ig8j.v:39]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_119' (59#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_120' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_120' (60#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_121' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_121' (61#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_122' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_122' (62#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_123' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_123' (63#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_124' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_124' (64#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_125' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1050]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_125' (65#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage_126' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1047]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage_126' (66#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:10]
INFO: [Synth 8-6157] synthesizing module 'fft_stage' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_state20 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:106]
INFO: [Synth 8-6155] done synthesizing module 'fft_stage' (67#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:10]
INFO: [Synth 8-6155] done synthesizing module 'fft_streaming' (68#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming.v:10]
INFO: [Synth 8-6155] done synthesizing module 'music' (69#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music.v:12]
INFO: [Synth 8-6155] done synthesizing module 'music_music_0_24' (70#1) [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ip/music_music_0_24/synth/music_music_0_24.v:59]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized29 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized72 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized70 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized11 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized60 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized68 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized66 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized33 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized64 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized62 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized1 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized58 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1040.863 ; gain = 381.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.863 ; gain = 381.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.863 ; gain = 381.117
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3003 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ip/music_music_0_24/constraints/music_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ip/music_music_0_24/constraints/music_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.runs/music_music_0_24_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.runs/music_music_0_24_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1325.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  FDE => FDRE: 90 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1348.973 ; gain = 23.359
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1348.973 ; gain = 689.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1348.973 ; gain = 689.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.runs/music_music_0_24_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:11 . Memory (MB): peak = 1348.973 ; gain = 689.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'music_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'music_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'music_data_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:610]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:506]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/music_data_m_axi.v:610]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'music_data_m_axi_reg_slice__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln142_reg_288_reg' and it is trimmed from '32' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_streaming_Loop_1.v:181]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_303_pp0_iter1_reg_reg[63:11]' into 'zext_ln194_reg_303_reg[63:11]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:969]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_303_pp0_iter2_reg_reg[63:11]' into 'zext_ln194_reg_303_reg[63:11]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:970]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_303_pp0_iter3_reg_reg[63:11]' into 'zext_ln194_reg_303_reg[63:11]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:971]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_303_pp0_iter4_reg_reg[63:11]' into 'zext_ln194_reg_303_reg[63:11]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:972]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_303_pp0_iter5_reg_reg[63:11]' into 'zext_ln194_reg_303_reg[63:11]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:973]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_303_pp0_iter6_reg_reg[63:11]' into 'zext_ln194_reg_303_reg[63:11]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:974]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_303_pp0_iter8_reg_reg[63:11]' into 'zext_ln194_reg_303_reg[63:11]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:845]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_346_pp0_iter6_reg_reg[63:10]' into 'zext_ln196_reg_346_pp0_iter5_reg_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:979]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_346_pp0_iter8_reg_reg[63:10]' into 'zext_ln196_reg_346_pp0_iter5_reg_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:847]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_pp0_iter8_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:508]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_pp0_iter7_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:507]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_pp0_iter6_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:506]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_pp0_iter5_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:505]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_pp0_iter4_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:504]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_pp0_iter3_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:503]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_pp0_iter2_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:502]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_pp0_iter1_reg_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:501]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln194_reg_303_reg' and it is trimmed from '11' to '10' bits. [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_118.v:483]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter1_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1068]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter2_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1069]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter3_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1070]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter4_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1071]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1072]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1073]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:928]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1077]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:1078]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_119.v:930]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter1_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1068]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter2_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1069]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter3_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1070]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter4_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1071]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1072]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1073]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:928]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1077]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:1078]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_120.v:930]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter1_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1068]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter2_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1069]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter3_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1070]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter4_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1071]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1072]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1073]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:928]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1077]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:1078]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_121.v:930]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_396_pp0_iter1_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1068]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_396_pp0_iter2_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1069]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_396_pp0_iter3_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1070]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_396_pp0_iter4_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1071]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_396_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1072]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_396_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1073]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_396_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:928]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_459_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1077]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_459_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:1078]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_459_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_396_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_122.v:930]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter1_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1068]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter2_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1069]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter3_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1070]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter4_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1071]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1072]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1073]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:928]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1077]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:1078]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_123.v:930]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter1_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1068]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter2_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1069]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter3_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1070]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter4_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1071]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1072]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1073]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:928]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1077]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:1078]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_124.v:930]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter1_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1068]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter2_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1069]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter3_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1070]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter4_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1071]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1072]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1073]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_398_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:928]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1077]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:1078]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_461_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_398_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_125.v:930]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_390_pp0_iter1_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1065]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_390_pp0_iter2_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1066]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_390_pp0_iter3_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1067]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_390_pp0_iter4_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1068]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_390_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1069]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_390_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1070]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_390_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:927]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_453_pp0_iter5_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1074]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_453_pp0_iter6_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:1075]
INFO: [Synth 8-4471] merging register 'zext_ln196_reg_453_pp0_iter8_reg_reg[63:10]' into 'zext_ln194_reg_390_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage_126.v:929]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln191_reg_252_pp0_iter1_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:977]
INFO: [Synth 8-4471] merging register 'zext_ln191_reg_252_pp0_iter2_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:978]
INFO: [Synth 8-4471] merging register 'zext_ln191_reg_252_pp0_iter5_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:981]
INFO: [Synth 8-4471] merging register 'zext_ln191_reg_252_pp0_iter6_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:982]
INFO: [Synth 8-4471] merging register 'zext_ln191_reg_252_pp0_iter8_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:865]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_270_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:985]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_270_pp0_iter1_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:986]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_270_pp0_iter2_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:987]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_270_pp0_iter3_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:988]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_270_pp0_iter4_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:989]
INFO: [Synth 8-4471] merging register 'zext_ln194_reg_270_pp0_iter5_reg_reg[63:10]' into 'zext_ln191_reg_252_reg[63:10]' [c:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.srcs/sources_1/bd/music/ipshared/623f/hdl/verilog/fft_stage.v:990]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'music_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'music_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'music_data_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'music_data_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-3971] The signal "music_FFT_out_re_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fft_streaming_StawdI_memcore_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:18 . Memory (MB): peak = 1348.973 ; gain = 689.227
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'music_faddfsub_32bkb:/music_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'music_faddfsub_32bkb:/music_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'music_faddfsub_32bkb:/music_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'music_faddfsub_32bkb:/music_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'flt_add_dsp:/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'music_fsub_32ns_3cud:/music_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'music_fsub_32ns_3cud:/music_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'music_fsub_32ns_3cud:/music_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'music_fsub_32ns_3cud:/music_ap_fsub_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'music_fadd_32ns_3dEe:/music_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'music_fadd_32ns_3dEe:/music_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'music_fadd_32ns_3dEe:/music_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'music_fadd_32ns_3dEe:/music_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'music_fmul_32ns_3eOg:/music_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'music_fmul_32ns_3eOg:/music_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'music_fmul_32ns_3eOg:/music_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'music_fmul_32ns_3eOg:/music_ap_fmul_2_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |fft_streaming__GB0 |           1|     26223|
|2     |fft_streaming__GB1 |           1|     13157|
|3     |fft_streaming__GB2 |           1|     10945|
|4     |fft_streaming__GB3 |           1|     12888|
|5     |music__GC0         |           1|      6680|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_1_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_1_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_2_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_2_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_3_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_3_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_4_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_4_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_5_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_R_5_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_1_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_1_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_2_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_2_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_3_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_3_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_4_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_4_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_5_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_1/Stage_I_5_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_2/Stage_I_7_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_2/Stage_I_7_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_2/Stage_I_6_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_2/Stage_I_6_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_2/Stage_R_7_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_2/Stage_R_7_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_2/Stage_R_6_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_2/Stage_R_6_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_4/Stage_I_9_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_4/Stage_I_9_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_4/Stage_I_8_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_4/Stage_I_8_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_4/Stage_R_9_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_4/Stage_R_9_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_4/Stage_R_8_U/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/grp_fft_streaming_fu_368i_2_4/Stage_R_8_U/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 32 bits of RAM "FFT_Buffer_im_U/music_FFT_Buffer_re_ram_U/ram_reg" due to constant propagation. Old ram width 32 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "FFT_Buffer_im_U/music_FFT_Buffer_re_ram_U/ram_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3971] The signal "inst/FFT_out_re_U/music_FFT_out_re_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/FFT_out_im_U/music_FFT_out_re_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/W_real42_load_reg_414_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/W_real42_load_reg_414_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/W_imag33_load_reg_419_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/W_imag33_load_reg_419_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/W_imag33_load_reg_419_reg[28]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/W_imag33_load_reg_419_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/music_fmul_32ns_3eOg_U20/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/music_fmul_32ns_3eOg_U20/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/music_fmul_32ns_3eOg_U21/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/music_fmul_32ns_3eOg_U21/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/music_fmul_32ns_3eOg_U21/din1_buf1_reg[28]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/music_fmul_32ns_3eOg_U21/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/select_ln181_reg_373_reg[7]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/select_ln181_reg_373_reg[6]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/select_ln181_reg_373_reg[5]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/select_ln181_reg_373_reg[4]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/select_ln181_reg_373_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/select_ln181_reg_373_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/select_ln181_reg_373_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/select_ln181_reg_373_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/zext_ln194_reg_398_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/W_real41_load_reg_414_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/W_real41_load_reg_414_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/W_imag32_load_reg_419_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/W_imag32_load_reg_419_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/W_imag32_load_reg_419_reg[28]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/W_imag32_load_reg_419_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_pp0_iter1_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/zext_ln194_reg_398_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/music_fmul_32ns_3eOg_U31/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/music_fmul_32ns_3eOg_U31/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/music_fmul_32ns_3eOg_U32/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/music_fmul_32ns_3eOg_U32/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/music_fmul_32ns_3eOg_U32/din1_buf1_reg[28]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/music_fmul_32ns_3eOg_U32/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_pp0_iter2_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/zext_ln194_reg_398_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_reg_393_pp0_iter3_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/zext_ln194_reg_398_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/\music_faddfsub_32bkb_U17/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/select_ln181_reg_373_reg[6]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/select_ln181_reg_373_reg[5]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/select_ln181_reg_373_reg[4]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/select_ln181_reg_373_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/select_ln181_reg_373_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/select_ln181_reg_373_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/select_ln181_reg_373_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/zext_ln194_reg_398_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/zext_ln194_reg_398_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/W_real40_load_reg_414_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/W_real40_load_reg_414_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/W_imag31_load_reg_419_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/W_imag31_load_reg_419_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/W_imag31_load_reg_419_reg[28]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/W_imag31_load_reg_419_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_pp0_iter1_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/zext_ln194_reg_398_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_pp0_iter1_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/zext_ln194_reg_398_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/music_fmul_32ns_3eOg_U40/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/music_fmul_32ns_3eOg_U40/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/music_fmul_32ns_3eOg_U41/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/music_fmul_32ns_3eOg_U41/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/music_fmul_32ns_3eOg_U41/din1_buf1_reg[28]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/music_fmul_32ns_3eOg_U41/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_pp0_iter2_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/zext_ln194_reg_398_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_pp0_iter2_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/zext_ln194_reg_398_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_pp0_iter3_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/zext_ln194_reg_398_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_reg_393_pp0_iter3_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/zext_ln194_reg_398_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/\music_faddfsub_32bkb_U28/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/select_ln181_reg_373_reg[5]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/select_ln181_reg_373_reg[4]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/select_ln181_reg_373_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/select_ln181_reg_373_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/select_ln181_reg_373_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/select_ln181_reg_373_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/W_real39_load_reg_412_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/W_real39_load_reg_412_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/W_imag30_load_reg_417_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/W_imag30_load_reg_417_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/W_imag30_load_reg_417_reg[28]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/W_imag30_load_reg_417_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter1_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter1_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter1_reg_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/music_fmul_32ns_3eOg_U49/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/music_fmul_32ns_3eOg_U49/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/music_fmul_32ns_3eOg_U50/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/music_fmul_32ns_3eOg_U50/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/music_fmul_32ns_3eOg_U50/din1_buf1_reg[28]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/music_fmul_32ns_3eOg_U50/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter2_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter2_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter2_reg_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter3_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter3_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_reg_393_pp0_iter3_reg_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/zext_ln194_reg_398_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/\music_faddfsub_32bkb_U37/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/select_ln181_reg_371_reg[4]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/select_ln181_reg_371_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/select_ln181_reg_371_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/select_ln181_reg_371_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/select_ln181_reg_371_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter1_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter1_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter1_reg_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter1_reg_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter2_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter2_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter2_reg_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter2_reg_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter3_reg_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter3_reg_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter3_reg_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_reg_391_pp0_iter3_reg_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/zext_ln194_reg_396_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/\music_faddfsub_32bkb_U46/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__1.
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/W_real38_load_reg_414_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/W_real38_load_reg_414_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/W_imag29_load_reg_419_reg[27]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/W_imag29_load_reg_419_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/W_imag29_load_reg_419_reg[28]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/W_imag29_load_reg_419_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/music_fmul_32ns_3eOg_U58/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/music_fmul_32ns_3eOg_U58/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/music_fmul_32ns_3eOg_U59/din1_buf1_reg[27]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/music_fmul_32ns_3eOg_U59/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/music_fmul_32ns_3eOg_U59/din1_buf1_reg[28]' (FD) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/music_fmul_32ns_3eOg_U59/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/zext_ln194_reg_398_reg[0]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/i_reg_393_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/zext_ln194_reg_398_reg[1]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/i_reg_393_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/zext_ln194_reg_398_reg[2]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/i_reg_393_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/zext_ln194_reg_398_reg[3]' (FDE) to 'inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/i_reg_393_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/\music_faddfsub_32bkb_U55/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_2/fft_stage_124_U0/\music_faddfsub_32bkb_U64/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_2/fft_streaming_Loop_1_U0/\zext_ln120_reg_248_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__5.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_118_U0/music_fmul_32ns_3eOg_U8/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_3/\fft_stage_125_U0/music_faddfsub_32bkb_U73/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__7.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_4/fft_stage_126_U0/\music_faddfsub_32bkb_U82/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_fft_streaming_fu_368i_2_4/fft_stage_U0/\music_faddfsub_32bkb_U91/ce_r_reg )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized3__9.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\shl_ln_reg_665_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\zext_ln305_1_reg_679_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_AXILiteS_s_axi_U/int_ap_return_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_read/rs_rreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_read/rs_rreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/rs_wreq/data_p1_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_read/fifo_rreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_2_0/\music_data_m_axi_U/bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:27 . Memory (MB): peak = 1348.973 ; gain = 689.227
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_1_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_1_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_1_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_1_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_2_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_2_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_2_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_2_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_3_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_3_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_3_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_3_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_4_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_4_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_4_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_4_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_5_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_5_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_5_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_R_5_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_1_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_1_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_1_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_1_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_2_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_2_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_2_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_2_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_3_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_3_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_3_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_3_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_4_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_4_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_4_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_4_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_5_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_5_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_5_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/Stage_I_5_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_2_0/W_real42_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_2_0/W_real42_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_2_1/W_imag33_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_119_U0/i_2_1/W_imag33_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_2_0/W_real41_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_2_0/W_real41_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_2_1/W_imag32_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_120_U0/i_2_1/W_imag32_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_2_0/W_real40_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_2_0/W_real40_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_2_1/W_imag31_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_121_U0/i_2_1/W_imag31_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_2_0/W_real39_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_2_0/W_real39_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_2_1/W_imag30_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_1/fft_stage_122_U0/i_2_1/W_imag30_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/fft_stage_124_U0/i_2_0/W_real37_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/fft_stage_124_U0/i_2_0/W_real37_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/fft_stage_124_U0/i_2_1/W_imag28_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/fft_stage_124_U0/i_2_1/W_imag28_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/i_2_0/W_real38_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/i_2_0/W_real38_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/i_2_1/W_imag29_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/fft_stage_123_U0/i_2_1/W_imag29_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_I_7_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_I_7_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_I_7_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_I_7_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_I_6_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_I_6_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_I_6_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_I_6_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_R_7_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_R_7_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_R_7_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_R_7_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_R_6_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_R_6_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_R_6_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_2/Stage_R_6_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_3/i_2_0/Stage_I_0_U/gen_buffer[0].fft_streaming_Stavdy_memcore_U/fft_streaming_Stavdy_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_3/i_2_0/Stage_I_0_U/gen_buffer[0].fft_streaming_Stavdy_memcore_U/fft_streaming_Stavdy_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_3/i_2_1/Stage_I_0_U/gen_buffer[1].fft_streaming_Stavdy_memcore_U/fft_streaming_Stavdy_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_3/i_2_1/Stage_I_0_U/gen_buffer[1].fft_streaming_Stavdy_memcore_U/fft_streaming_Stavdy_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_3/i_2_25/fft_stage_125_U0/W_real36_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_3/i_2_25/fft_stage_125_U0/W_real36_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_3/i_2_29/fft_stage_125_U0/W_imag27_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_3/i_2_29/fft_stage_125_U0/W_imag27_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/fft_stage_U0/i_2_0/W_real44_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/fft_stage_U0/i_2_0/W_real44_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/fft_stage_U0/i_2_1/W_imag35_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/fft_stage_U0/i_2_1/W_imag35_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/fft_stage_126_U0/i_2_0/W_real_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/fft_stage_126_U0/i_2_0/W_real_U/fft_stage_119_W_rfYi_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/fft_stage_126_U0/i_2_1/W_imag_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/fft_stage_126_U0/i_2_1/W_imag_U/fft_stage_119_W_ig8j_rom_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/Stage_I_9_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/Stage_I_9_U/i_2_0/gen_buffer[0].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/Stage_I_9_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/grp_fft_streaming_fu_368i_2_4/Stage_I_9_U/i_2_1/gen_buffer[1].fft_streaming_StawdI_memcore_U/fft_streaming_StawdI_memcore_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |fft_streaming__GB0 |           1|     24979|
|2     |fft_streaming__GB1 |           1|     12012|
|3     |fft_streaming__GB2 |           1|      9038|
|4     |fft_streaming__GB3 |           1|     11800|
|5     |music__GC0         |           1|      4070|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:40 ; elapsed = 00:02:44 . Memory (MB): peak = 1348.973 ; gain = 689.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:57 ; elapsed = 00:03:02 . Memory (MB): peak = 1348.973 ; gain = 689.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |fft_streaming__GB0 |           1|     24979|
|2     |fft_streaming__GB1 |           1|     12012|
|3     |fft_streaming__GB2 |           1|      9038|
|4     |fft_streaming__GB3 |           1|     11800|
|5     |music__GC0         |           1|      4070|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:19 ; elapsed = 00:03:24 . Memory (MB): peak = 1348.973 ; gain = 689.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:27 ; elapsed = 00:03:32 . Memory (MB): peak = 1349.910 ; gain = 690.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:27 ; elapsed = 00:03:32 . Memory (MB): peak = 1349.910 ; gain = 690.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:34 ; elapsed = 00:03:39 . Memory (MB): peak = 1349.910 ; gain = 690.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:34 ; elapsed = 00:03:39 . Memory (MB): peak = 1349.910 ; gain = 690.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:36 ; elapsed = 00:03:40 . Memory (MB): peak = 1353.059 ; gain = 693.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:36 ; elapsed = 00:03:41 . Memory (MB): peak = 1353.059 ; gain = 693.313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   184|
|2     |DSP48E1    |    30|
|3     |DSP48E1_1  |    30|
|4     |DSP48E1_2  |    19|
|5     |DSP48E1_3  |    19|
|6     |DSP48E1_4  |    19|
|7     |LUT1       |   164|
|8     |LUT2       |  3695|
|9     |LUT3       |  6629|
|10    |LUT4       |  2877|
|11    |LUT5       |  2509|
|12    |LUT6       |  2551|
|13    |MUXCY      |  2040|
|14    |RAMB18E1_2 |     2|
|15    |RAMB18E1_4 |     9|
|16    |RAMB18E1_5 |     9|
|17    |RAMB18E1_6 |     1|
|18    |RAMB36E1   |    36|
|19    |RAMB36E1_1 |     4|
|20    |RAMB36E1_2 |     1|
|21    |RAMB36E1_3 |     2|
|22    |SRL16E     |   359|
|23    |XORCY      |   662|
|24    |FDE        |    90|
|25    |FDRE       | 13592|
|26    |FDSE       |    35|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:36 ; elapsed = 00:03:41 . Memory (MB): peak = 1353.059 ; gain = 693.313
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:31 ; elapsed = 00:03:15 . Memory (MB): peak = 1353.059 ; gain = 385.203
Synthesis Optimization Complete : Time (s): cpu = 00:03:36 ; elapsed = 00:03:41 . Memory (MB): peak = 1353.059 ; gain = 693.313
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3157 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1411.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 645 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 555 instances
  FDE => FDRE: 90 instances

INFO: [Common 17-83] Releasing license: Synthesis
672 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:02 ; elapsed = 00:04:09 . Memory (MB): peak = 1411.234 ; gain = 1021.094
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1411.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.runs/music_music_0_24_synth_1/music_music_0_24.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1411.234 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.234 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP music_music_0_24, cache-ID = 97a5df388050ce32
INFO: [Coretcl 2-1174] Renamed 2846 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1411.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zhangqx/workspace/Xilinx_Intern/summer/project/DOA_Estimation_Based_on_MUSIC_HLS/vivado_proj/vivado_proj.runs/music_music_0_24_synth_1/music_music_0_24.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1411.234 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file music_music_0_24_utilization_synth.rpt -pb music_music_0_24_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1411.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Aug  1 18:06:53 2020...
