Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 11 16:41:32 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_stopwatch_control_sets_placed.rpt
| Design       : top_stopwatch
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |              77 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              41 |           15 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal              |                     Enable Signal                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_fnd_controller/U_clk_div/CLK        |                                                       | reset_IBUF       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                         |                                                       |                  |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                         | U_stopwatch_control_unit/FSM_onehot_state_reg[2]_0[0] | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                         | U_stopwatch_control_unit/FSM_onehot_state_reg[2]_1[0] | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                         | U_stopwatch_control_unit/FSM_onehot_state_reg[2]_2[0] | reset_IBUF       |                3 |              6 |         2.00 |
|  U_clear_button_detector/r_clk_reg_n_0 |                                                       | reset_IBUF       |                2 |              8 |         4.00 |
|  U_run_stop_button_detector/r_clk      |                                                       | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                         | U_stopwatch_control_unit/E[0]                         | reset_IBUF       |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                         |                                                       | reset_IBUF       |               22 |             59 |         2.68 |
+----------------------------------------+-------------------------------------------------------+------------------+------------------+----------------+--------------+


