`timescale 1ns/1ps
// Resolves EX-stage data hazards by selecting the most recent
// available value for rs1 (forward_a) and rs2 (forward_b).
//
// Priority: MEM (2'b10) > WB (2'b01) > no forward (2'b00)

module forwarding_unit (
    input  [4:0] ex_rs1,
    input  [4:0] ex_rs2,
    input  [4:0] mem_rd,
    input        mem_reg_write,
    input  [4:0] wb_rd,
    input        wb_reg_write,
    output reg [1:0] forward_a,
    output reg [1:0] forward_b
);
    always @(*) begin
        forward_a = 2'b00;
        forward_b = 2'b00;

        // --- Forward A (rs1) ---
        // MEM result has priority over WB (MEM is more recent)
        if (mem_reg_write && (mem_rd != 5'b0) && (mem_rd == ex_rs1))
            forward_a = 2'b10;
        else if (wb_reg_write && (wb_rd != 5'b0) && (wb_rd == ex_rs1))
            forward_a = 2'b01;

        // --- Forward B (rs2) ---
        if (mem_reg_write && (mem_rd != 5'b0) && (mem_rd == ex_rs2))
            forward_b = 2'b10;
        else if (wb_reg_write && (wb_rd != 5'b0) && (wb_rd == ex_rs2))
            forward_b = 2'b01;
    end
endmodule
