INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/vio_0/sim/vio_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vio_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/ila_1/sim/ila_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes_selectio_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_oserdes_selectio_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_oserdes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_5/clk_wiz_5_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_5_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_5/clk_wiz_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_3_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/ber_scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ber_scrambler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/block_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_sync
INFO: [VRFC 10-2458] undeclared symbol slip_pulse_i, assumed default net type wire [/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/block_sync.v:169]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/Verilog_macros/delay_controller_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_controller_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/descrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/gearbox_32_to_66.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gearbox32to66
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/scrambler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/Verilog_macros/serdes_1_to_468_idelay_ddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serdes_1_to_468_idelay_ddr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/ber.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ber
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/bitslip_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitslip_fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora.srcs/sources_1/imports/aurora/gearbox_66_to_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gearbox66to32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/src/aurora_fmc_one_lane_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aurora_top
INFO: [VRFC 10-2458] undeclared symbol idelay_rdy, assumed default net type wire [/home/pixdaq/kdunne/aurora_fmc_one_lane/src/aurora_fmc_one_lane_top.sv:424]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pixdaq/kdunne/aurora_fmc_one_lane/aurora_fmc_one_lane/aurora_fmc_one_lane.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
