INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 13:39:40 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Destination:            buffer16/dataReg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.390ns period=4.780ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.780ns  (clk rise@4.780ns - clk rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 1.133ns (25.804%)  route 3.258ns (74.196%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.263 - 4.780 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1726, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X15Y120        FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.503     1.227    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X13Y120        LUT5 (Prop_lut5_I2_O)        0.043     1.270 r  mem_controller4/read_arbiter/data/data_tehb/hist_loadAddr[0]_INST_0_i_1/O
                         net (fo=18, routed)          0.429     1.699    cmpi1/load0_dataOut[0]
    SLICE_X11Y120        LUT6 (Prop_lut6_I0_O)        0.043     1.742 r  cmpi1/Memory[0][0]_i_15/O
                         net (fo=1, routed)           0.000     1.742    cmpi1/Memory[0][0]_i_15_n_0
    SLICE_X11Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.993 r  cmpi1/Memory_reg[0][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.993    cmpi1/Memory_reg[0][0]_i_7_n_0
    SLICE_X11Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.042 r  cmpi1/Memory_reg[0][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.042    cmpi1/Memory_reg[0][0]_i_3_n_0
    SLICE_X11Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.149 r  cmpi1/Memory_reg[0][0]_i_2/CO[2]
                         net (fo=12, routed)          0.400     2.549    buffer52/fifo/result[0]
    SLICE_X13Y127        LUT6 (Prop_lut6_I2_O)        0.123     2.672 f  buffer52/fifo/transmitValue_i_10__2/O
                         net (fo=1, routed)           0.213     2.885    fork0/generateBlocks[3].regblock/transmitValue_i_6__7_0
    SLICE_X13Y128        LUT6 (Prop_lut6_I4_O)        0.043     2.928 f  fork0/generateBlocks[3].regblock/transmitValue_i_9__4/O
                         net (fo=1, routed)           0.138     3.065    fork11/control/generateBlocks[0].regblock/mux13_outs_valid
    SLICE_X13Y128        LUT6 (Prop_lut6_I1_O)        0.043     3.108 r  fork11/control/generateBlocks[0].regblock/transmitValue_i_6__7/O
                         net (fo=4, routed)           0.415     3.523    fork10/control/generateBlocks[4].regblock/anyBlockStop_8
    SLICE_X16Y125        LUT3 (Prop_lut3_I1_O)        0.043     3.566 r  fork10/control/generateBlocks[4].regblock/transmitValue_i_3__15/O
                         net (fo=6, routed)           0.258     3.824    fork10/control/generateBlocks[0].regblock/transmitValue_reg_5
    SLICE_X17Y125        LUT5 (Prop_lut5_I1_O)        0.043     3.867 r  fork10/control/generateBlocks[0].regblock/transmitValue_i_3__13/O
                         net (fo=5, routed)           0.174     4.041    buffer35/fifo/anyBlockStop
    SLICE_X16Y126        LUT6 (Prop_lut6_I4_O)        0.043     4.084 r  buffer35/fifo/transmitValue_i_5__1/O
                         net (fo=2, routed)           0.182     4.266    fork6/control/generateBlocks[14].regblock/transmitValue_reg_8
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.043     4.309 f  fork6/control/generateBlocks[14].regblock/fullReg_i_3__9/O
                         net (fo=24, routed)          0.196     4.506    buffer15/control/cmpi0_result_ready
    SLICE_X15Y124        LUT6 (Prop_lut6_I2_O)        0.043     4.549 r  buffer15/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.350     4.899    buffer16/E[0]
    SLICE_X15Y123        FDRE                                         r  buffer16/dataReg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.780     4.780 r  
                                                      0.000     4.780 r  clk (IN)
                         net (fo=1726, unset)         0.483     5.263    buffer16/clk
    SLICE_X15Y123        FDRE                                         r  buffer16/dataReg_reg[20]/C
                         clock pessimism              0.000     5.263    
                         clock uncertainty           -0.035     5.227    
    SLICE_X15Y123        FDRE (Setup_fdre_C_CE)      -0.194     5.033    buffer16/dataReg_reg[20]
  -------------------------------------------------------------------
                         required time                          5.033    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                  0.135    




