// Seed: 3717233333
module module_0 (
    output wor  id_0,
    output wire id_1
);
  parameter id_3 = 1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd61
) (
    input supply0 id_0,
    output logic id_1,
    output wire id_2,
    output wand id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6,
    input tri0 id_7,
    output uwire id_8
);
  wire _id_10;
  logic [-1 'b0 : -1] id_11;
  ;
  logic id_12;
  logic [id_10  !==  1 : 1 'b0] id_13;
  ;
  always @(-1) begin : LABEL_0
    id_1 <= id_10;
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire [1 : -1] id_14;
  wire id_15 = id_11;
endmodule
