<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="DesignProject" device="LCMXO3LF-6900C-5BG256C" default_implementation="impl1">
    <Options/>
    <Implementation title="impl1" dir="impl1" description="impl1" synthesis="synplify" default_strategy="Strategy1">
        <Options/>
        <Source name="Mux.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="stateMachine.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="Decoder_1.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="recoder.sv" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="DesignProject.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="DesignProject1.sty"/>
</BaliProject>
