
HTN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a380  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000570  0800a490  0800a490  0001a490  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa00  0800aa00  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800aa00  0800aa00  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800aa00  0800aa00  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa00  0800aa00  0001aa00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa04  0800aa04  0001aa04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800aa08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002edc  200001d8  0800abe0  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200030b4  0800abe0  000230b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001334b  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003254  00000000  00000000  0003358f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a8  00000000  00000000  000367e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cda  00000000  00000000  00037890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a140  00000000  00000000  0003856a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014786  00000000  00000000  000526aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f862  00000000  00000000  00066e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000059e0  00000000  00000000  000f6694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  000fc074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a478 	.word	0x0800a478

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800a478 	.word	0x0800a478

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_d2lz>:
 8000d84:	b538      	push	{r3, r4, r5, lr}
 8000d86:	4605      	mov	r5, r0
 8000d88:	460c      	mov	r4, r1
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	4628      	mov	r0, r5
 8000d90:	4621      	mov	r1, r4
 8000d92:	f7ff fe13 	bl	80009bc <__aeabi_dcmplt>
 8000d96:	b928      	cbnz	r0, 8000da4 <__aeabi_d2lz+0x20>
 8000d98:	4628      	mov	r0, r5
 8000d9a:	4621      	mov	r1, r4
 8000d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000da0:	f000 b80a 	b.w	8000db8 <__aeabi_d2ulz>
 8000da4:	4628      	mov	r0, r5
 8000da6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8000daa:	f000 f805 	bl	8000db8 <__aeabi_d2ulz>
 8000dae:	4240      	negs	r0, r0
 8000db0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db4:	bd38      	pop	{r3, r4, r5, pc}
 8000db6:	bf00      	nop

08000db8 <__aeabi_d2ulz>:
 8000db8:	b5d0      	push	{r4, r6, r7, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	4b0b      	ldr	r3, [pc, #44]	; (8000dec <__aeabi_d2ulz+0x34>)
 8000dbe:	4606      	mov	r6, r0
 8000dc0:	460f      	mov	r7, r1
 8000dc2:	f7ff fb89 	bl	80004d8 <__aeabi_dmul>
 8000dc6:	f7ff fe5f 	bl	8000a88 <__aeabi_d2uiz>
 8000dca:	4604      	mov	r4, r0
 8000dcc:	f7ff fb0a 	bl	80003e4 <__aeabi_ui2d>
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	4b07      	ldr	r3, [pc, #28]	; (8000df0 <__aeabi_d2ulz+0x38>)
 8000dd4:	f7ff fb80 	bl	80004d8 <__aeabi_dmul>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	460b      	mov	r3, r1
 8000ddc:	4630      	mov	r0, r6
 8000dde:	4639      	mov	r1, r7
 8000de0:	f7ff f9c2 	bl	8000168 <__aeabi_dsub>
 8000de4:	f7ff fe50 	bl	8000a88 <__aeabi_d2uiz>
 8000de8:	4621      	mov	r1, r4
 8000dea:	bdd0      	pop	{r4, r6, r7, pc}
 8000dec:	3df00000 	.word	0x3df00000
 8000df0:	41f00000 	.word	0x41f00000

08000df4 <DWT_Delay_Init>:
uint16_t SUM; uint8_t Presence = 0;

#include "DHT.h"

uint32_t DWT_Delay_Init(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000df8:	4b14      	ldr	r3, [pc, #80]	; (8000e4c <DWT_Delay_Init+0x58>)
 8000dfa:	68db      	ldr	r3, [r3, #12]
 8000dfc:	4a13      	ldr	r2, [pc, #76]	; (8000e4c <DWT_Delay_Init+0x58>)
 8000dfe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000e02:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000e04:	4b11      	ldr	r3, [pc, #68]	; (8000e4c <DWT_Delay_Init+0x58>)
 8000e06:	68db      	ldr	r3, [r3, #12]
 8000e08:	4a10      	ldr	r2, [pc, #64]	; (8000e4c <DWT_Delay_Init+0x58>)
 8000e0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e0e:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000e10:	4b0f      	ldr	r3, [pc, #60]	; (8000e50 <DWT_Delay_Init+0x5c>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	4a0e      	ldr	r2, [pc, #56]	; (8000e50 <DWT_Delay_Init+0x5c>)
 8000e16:	f023 0301 	bic.w	r3, r3, #1
 8000e1a:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000e1c:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <DWT_Delay_Init+0x5c>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	4a0b      	ldr	r2, [pc, #44]	; (8000e50 <DWT_Delay_Init+0x5c>)
 8000e22:	f043 0301 	orr.w	r3, r3, #1
 8000e26:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000e28:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <DWT_Delay_Init+0x5c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000e2e:	bf00      	nop
     __ASM volatile ("NOP");
 8000e30:	bf00      	nop
  __ASM volatile ("NOP");
 8000e32:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000e34:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <DWT_Delay_Init+0x5c>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	e000      	b.n	8000e42 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000e40:	2301      	movs	r3, #1
  }
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bc80      	pop	{r7}
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	e000edf0 	.word	0xe000edf0
 8000e50:	e0001000 	.word	0xe0001000

08000e54 <delay>:

__STATIC_INLINE void delay(volatile uint32_t microseconds)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8000e5c:	4b0d      	ldr	r3, [pc, #52]	; (8000e94 <delay+0x40>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8000e62:	f002 fb6d 	bl	8003540 <HAL_RCC_GetHCLKFreq>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4a0b      	ldr	r2, [pc, #44]	; (8000e98 <delay+0x44>)
 8000e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e6e:	0c9b      	lsrs	r3, r3, #18
 8000e70:	687a      	ldr	r2, [r7, #4]
 8000e72:	fb02 f303 	mul.w	r3, r2, r3
 8000e76:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000e78:	bf00      	nop
 8000e7a:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <delay+0x40>)
 8000e7c:	685a      	ldr	r2, [r3, #4]
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	1ad2      	subs	r2, r2, r3
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d3f8      	bcc.n	8000e7a <delay+0x26>
}
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	e0001000 	.word	0xe0001000
 8000e98:	431bde83 	.word	0x431bde83

08000e9c <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b086      	sub	sp, #24
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea8:	f107 0308 	add.w	r3, r7, #8
 8000eac:	2200      	movs	r2, #0
 8000eae:	601a      	str	r2, [r3, #0]
 8000eb0:	605a      	str	r2, [r3, #4]
 8000eb2:	609a      	str	r2, [r3, #8]
 8000eb4:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000eb6:	887b      	ldrh	r3, [r7, #2]
 8000eb8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000ec2:	f107 0308 	add.w	r3, r7, #8
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	6878      	ldr	r0, [r7, #4]
 8000eca:	f001 f929 	bl	8002120 <HAL_GPIO_Init>
}
 8000ece:	bf00      	nop
 8000ed0:	3718      	adds	r7, #24
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b086      	sub	sp, #24
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	460b      	mov	r3, r1
 8000ee0:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee2:	f107 0308 	add.w	r3, r7, #8
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]
 8000eee:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000ef0:	887b      	ldrh	r3, [r7, #2]
 8000ef2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000efc:	f107 0308 	add.w	r3, r7, #8
 8000f00:	4619      	mov	r1, r3
 8000f02:	6878      	ldr	r0, [r7, #4]
 8000f04:	f001 f90c 	bl	8002120 <HAL_GPIO_Init>
}
 8000f08:	bf00      	nop
 8000f0a:	3718      	adds	r7, #24
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}

08000f10 <DHT_Start>:


void DHT_Start (void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
	DWT_Delay_Init();
 8000f14:	f7ff ff6e 	bl	8000df4 <DWT_Delay_Init>
	Set_Pin_Output (DHT_PORT, DHT_PIN);  // set the pin as output
 8000f18:	2120      	movs	r1, #32
 8000f1a:	480d      	ldr	r0, [pc, #52]	; (8000f50 <DHT_Start+0x40>)
 8000f1c:	f7ff ffbe 	bl	8000e9c <Set_Pin_Output>
	HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);   // pull the pin low
 8000f20:	2200      	movs	r2, #0
 8000f22:	2120      	movs	r1, #32
 8000f24:	480a      	ldr	r0, [pc, #40]	; (8000f50 <DHT_Start+0x40>)
 8000f26:	f001 fa96 	bl	8002456 <HAL_GPIO_WritePin>

#if defined(TYPE_DHT11)
	delay (18000);   // wait for 18ms
 8000f2a:	f244 6050 	movw	r0, #18000	; 0x4650
 8000f2e:	f7ff ff91 	bl	8000e54 <delay>

#if defined(TYPE_DHT22)
	delay (1200);  // >1ms delay
#endif

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);   // pull the pin high
 8000f32:	2201      	movs	r2, #1
 8000f34:	2120      	movs	r1, #32
 8000f36:	4806      	ldr	r0, [pc, #24]	; (8000f50 <DHT_Start+0x40>)
 8000f38:	f001 fa8d 	bl	8002456 <HAL_GPIO_WritePin>
    delay (20);   // wait for 30us
 8000f3c:	2014      	movs	r0, #20
 8000f3e:	f7ff ff89 	bl	8000e54 <delay>
	Set_Pin_Input(DHT_PORT, DHT_PIN);    // set as input
 8000f42:	2120      	movs	r1, #32
 8000f44:	4802      	ldr	r0, [pc, #8]	; (8000f50 <DHT_Start+0x40>)
 8000f46:	f7ff ffc6 	bl	8000ed6 <Set_Pin_Input>
}
 8000f4a:	bf00      	nop
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	40010800 	.word	0x40010800

08000f54 <DHT_Check_Response>:

uint8_t DHT_Check_Response (void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	71fb      	strb	r3, [r7, #7]
	delay (40);
 8000f5e:	2028      	movs	r0, #40	; 0x28
 8000f60:	f7ff ff78 	bl	8000e54 <delay>
	if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))
 8000f64:	2120      	movs	r1, #32
 8000f66:	4811      	ldr	r0, [pc, #68]	; (8000fac <DHT_Check_Response+0x58>)
 8000f68:	f001 fa5e 	bl	8002428 <HAL_GPIO_ReadPin>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d10e      	bne.n	8000f90 <DHT_Check_Response+0x3c>
	{
		delay (80);
 8000f72:	2050      	movs	r0, #80	; 0x50
 8000f74:	f7ff ff6e 	bl	8000e54 <delay>
		if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 8000f78:	2120      	movs	r1, #32
 8000f7a:	480c      	ldr	r0, [pc, #48]	; (8000fac <DHT_Check_Response+0x58>)
 8000f7c:	f001 fa54 	bl	8002428 <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d002      	beq.n	8000f8c <DHT_Check_Response+0x38>
 8000f86:	2301      	movs	r3, #1
 8000f88:	71fb      	strb	r3, [r7, #7]
 8000f8a:	e001      	b.n	8000f90 <DHT_Check_Response+0x3c>
		else Response = -1;
 8000f8c:	23ff      	movs	r3, #255	; 0xff
 8000f8e:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go low
 8000f90:	bf00      	nop
 8000f92:	2120      	movs	r1, #32
 8000f94:	4805      	ldr	r0, [pc, #20]	; (8000fac <DHT_Check_Response+0x58>)
 8000f96:	f001 fa47 	bl	8002428 <HAL_GPIO_ReadPin>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d1f8      	bne.n	8000f92 <DHT_Check_Response+0x3e>

	return Response;
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
}
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	3708      	adds	r7, #8
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	40010800 	.word	0x40010800

08000fb0 <DHT_Read>:

uint8_t DHT_Read (void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
	uint8_t i,j;
	for (j=0;j<8;j++)
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	71bb      	strb	r3, [r7, #6]
 8000fba:	e037      	b.n	800102c <DHT_Read+0x7c>
	{
		while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));   // wait for the pin to go high
 8000fbc:	bf00      	nop
 8000fbe:	2120      	movs	r1, #32
 8000fc0:	481e      	ldr	r0, [pc, #120]	; (800103c <DHT_Read+0x8c>)
 8000fc2:	f001 fa31 	bl	8002428 <HAL_GPIO_ReadPin>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d0f8      	beq.n	8000fbe <DHT_Read+0xe>
		delay (40);   // wait for 40 us
 8000fcc:	2028      	movs	r0, #40	; 0x28
 8000fce:	f7ff ff41 	bl	8000e54 <delay>
		if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)))   // if the pin is low
 8000fd2:	2120      	movs	r1, #32
 8000fd4:	4819      	ldr	r0, [pc, #100]	; (800103c <DHT_Read+0x8c>)
 8000fd6:	f001 fa27 	bl	8002428 <HAL_GPIO_ReadPin>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d10e      	bne.n	8000ffe <DHT_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 8000fe0:	79bb      	ldrb	r3, [r7, #6]
 8000fe2:	f1c3 0307 	rsb	r3, r3, #7
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	b25b      	sxtb	r3, r3
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	b25a      	sxtb	r2, r3
 8000ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	b25b      	sxtb	r3, r3
 8000ffa:	71fb      	strb	r3, [r7, #7]
 8000ffc:	e00b      	b.n	8001016 <DHT_Read+0x66>
		}
		else i|= (1<<(7-j));  // if the pin is high, write 1
 8000ffe:	79bb      	ldrb	r3, [r7, #6]
 8001000:	f1c3 0307 	rsb	r3, r3, #7
 8001004:	2201      	movs	r2, #1
 8001006:	fa02 f303 	lsl.w	r3, r2, r3
 800100a:	b25a      	sxtb	r2, r3
 800100c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001010:	4313      	orrs	r3, r2
 8001012:	b25b      	sxtb	r3, r3
 8001014:	71fb      	strb	r3, [r7, #7]
		while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));  // wait for the pin to go low
 8001016:	bf00      	nop
 8001018:	2120      	movs	r1, #32
 800101a:	4808      	ldr	r0, [pc, #32]	; (800103c <DHT_Read+0x8c>)
 800101c:	f001 fa04 	bl	8002428 <HAL_GPIO_ReadPin>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d1f8      	bne.n	8001018 <DHT_Read+0x68>
	for (j=0;j<8;j++)
 8001026:	79bb      	ldrb	r3, [r7, #6]
 8001028:	3301      	adds	r3, #1
 800102a:	71bb      	strb	r3, [r7, #6]
 800102c:	79bb      	ldrb	r3, [r7, #6]
 800102e:	2b07      	cmp	r3, #7
 8001030:	d9c4      	bls.n	8000fbc <DHT_Read+0xc>
	}
	return i;
 8001032:	79fb      	ldrb	r3, [r7, #7]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	40010800 	.word	0x40010800

08001040 <DHT_GetData>:



void DHT_GetData (DHT_DataTypedef *DHT_Data)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
    DHT_Start ();
 8001048:	f7ff ff62 	bl	8000f10 <DHT_Start>
	Presence = DHT_Check_Response ();
 800104c:	f7ff ff82 	bl	8000f54 <DHT_Check_Response>
 8001050:	4603      	mov	r3, r0
 8001052:	461a      	mov	r2, r3
 8001054:	4b22      	ldr	r3, [pc, #136]	; (80010e0 <DHT_GetData+0xa0>)
 8001056:	701a      	strb	r2, [r3, #0]
	Rh_byte1 = DHT_Read ();
 8001058:	f7ff ffaa 	bl	8000fb0 <DHT_Read>
 800105c:	4603      	mov	r3, r0
 800105e:	461a      	mov	r2, r3
 8001060:	4b20      	ldr	r3, [pc, #128]	; (80010e4 <DHT_GetData+0xa4>)
 8001062:	701a      	strb	r2, [r3, #0]
	Rh_byte2 = DHT_Read ();
 8001064:	f7ff ffa4 	bl	8000fb0 <DHT_Read>
 8001068:	4603      	mov	r3, r0
 800106a:	461a      	mov	r2, r3
 800106c:	4b1e      	ldr	r3, [pc, #120]	; (80010e8 <DHT_GetData+0xa8>)
 800106e:	701a      	strb	r2, [r3, #0]
	Temp_byte1 = DHT_Read ();
 8001070:	f7ff ff9e 	bl	8000fb0 <DHT_Read>
 8001074:	4603      	mov	r3, r0
 8001076:	461a      	mov	r2, r3
 8001078:	4b1c      	ldr	r3, [pc, #112]	; (80010ec <DHT_GetData+0xac>)
 800107a:	701a      	strb	r2, [r3, #0]
	Temp_byte2 = DHT_Read ();
 800107c:	f7ff ff98 	bl	8000fb0 <DHT_Read>
 8001080:	4603      	mov	r3, r0
 8001082:	461a      	mov	r2, r3
 8001084:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <DHT_GetData+0xb0>)
 8001086:	701a      	strb	r2, [r3, #0]
	SUM = DHT_Read();
 8001088:	f7ff ff92 	bl	8000fb0 <DHT_Read>
 800108c:	4603      	mov	r3, r0
 800108e:	b29a      	uxth	r2, r3
 8001090:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <DHT_GetData+0xb4>)
 8001092:	801a      	strh	r2, [r3, #0]

	if (SUM == (Rh_byte1+Rh_byte2+Temp_byte1+Temp_byte2))
 8001094:	4b17      	ldr	r3, [pc, #92]	; (80010f4 <DHT_GetData+0xb4>)
 8001096:	881b      	ldrh	r3, [r3, #0]
 8001098:	4619      	mov	r1, r3
 800109a:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <DHT_GetData+0xa4>)
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	461a      	mov	r2, r3
 80010a0:	4b11      	ldr	r3, [pc, #68]	; (80010e8 <DHT_GetData+0xa8>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4413      	add	r3, r2
 80010a6:	4a11      	ldr	r2, [pc, #68]	; (80010ec <DHT_GetData+0xac>)
 80010a8:	7812      	ldrb	r2, [r2, #0]
 80010aa:	4413      	add	r3, r2
 80010ac:	4a10      	ldr	r2, [pc, #64]	; (80010f0 <DHT_GetData+0xb0>)
 80010ae:	7812      	ldrb	r2, [r2, #0]
 80010b0:	4413      	add	r3, r2
 80010b2:	4299      	cmp	r1, r3
 80010b4:	d10f      	bne.n	80010d6 <DHT_GetData+0x96>
	{
		#if defined(TYPE_DHT11)
			DHT_Data->Temperature = Temp_byte1;
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <DHT_GetData+0xac>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	4618      	mov	r0, r3
 80010bc:	f7ff fe0a 	bl	8000cd4 <__aeabi_ui2f>
 80010c0:	4602      	mov	r2, r0
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	601a      	str	r2, [r3, #0]
			DHT_Data->Humidity = Rh_byte1;
 80010c6:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <DHT_GetData+0xa4>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	4618      	mov	r0, r3
 80010cc:	f7ff fe02 	bl	8000cd4 <__aeabi_ui2f>
 80010d0:	4602      	mov	r2, r0
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	605a      	str	r2, [r3, #4]
		#if defined(TYPE_DHT22)
			DHT_Data->Temperature = ((Temp_byte1<<8)|Temp_byte2);
			DHT_Data->Humidity = ((Rh_byte1<<8)|Rh_byte2);
		#endif
	}
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	200001fa 	.word	0x200001fa
 80010e4:	200001f4 	.word	0x200001f4
 80010e8:	200001f5 	.word	0x200001f5
 80010ec:	200001f6 	.word	0x200001f6
 80010f0:	200001f7 	.word	0x200001f7
 80010f4:	200001f8 	.word	0x200001f8

080010f8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4a06      	ldr	r2, [pc, #24]	; (8001120 <vApplicationGetIdleTaskMemory+0x28>)
 8001108:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	4a05      	ldr	r2, [pc, #20]	; (8001124 <vApplicationGetIdleTaskMemory+0x2c>)
 800110e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2280      	movs	r2, #128	; 0x80
 8001114:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001116:	bf00      	nop
 8001118:	3714      	adds	r7, #20
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	200001fc 	.word	0x200001fc
 8001124:	2000029c 	.word	0x2000029c

08001128 <lcd_send_cmd>:
#define SLAVE_ADDRESS_LCD 0x4E

// Cc bit  RS(0 - gi lnh, 1 - gi data) 	RW (0 - vit)	E(1 - enable) D4 D5 D6 D7

void lcd_send_cmd (char cmd) // Gi lnh RS = 0
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b086      	sub	sp, #24
 800112c:	af02      	add	r7, sp, #8
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	f023 030f 	bic.w	r3, r3, #15
 8001138:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	011b      	lsls	r3, r3, #4
 800113e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	f043 030c 	orr.w	r3, r3, #12
 8001146:	b2db      	uxtb	r3, r3
 8001148:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	f043 0308 	orr.w	r3, r3, #8
 8001150:	b2db      	uxtb	r3, r3
 8001152:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8001154:	7bbb      	ldrb	r3, [r7, #14]
 8001156:	f043 030c 	orr.w	r3, r3, #12
 800115a:	b2db      	uxtb	r3, r3
 800115c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 800115e:	7bbb      	ldrb	r3, [r7, #14]
 8001160:	f043 0308 	orr.w	r3, r3, #8
 8001164:	b2db      	uxtb	r3, r3
 8001166:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001168:	f107 0208 	add.w	r2, r7, #8
 800116c:	2364      	movs	r3, #100	; 0x64
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	2304      	movs	r3, #4
 8001172:	214e      	movs	r1, #78	; 0x4e
 8001174:	4803      	ldr	r0, [pc, #12]	; (8001184 <lcd_send_cmd+0x5c>)
 8001176:	f001 facb 	bl	8002710 <HAL_I2C_Master_Transmit>
}
 800117a:	bf00      	nop
 800117c:	3710      	adds	r7, #16
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}
 8001182:	bf00      	nop
 8001184:	2000049c 	.word	0x2000049c

08001188 <lcd_send_data>:

void lcd_send_data (char data)	// Gi data RS = 1
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af02      	add	r7, sp, #8
 800118e:	4603      	mov	r3, r0
 8001190:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	f023 030f 	bic.w	r3, r3, #15
 8001198:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	011b      	lsls	r3, r3, #4
 800119e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1 -> bxxxx1101
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
 80011a2:	f043 030d 	orr.w	r3, r3, #13
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1 -> bxxxx1001
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	f043 0309 	orr.w	r3, r3, #9
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1 -> bxxxx1101
 80011b4:	7bbb      	ldrb	r3, [r7, #14]
 80011b6:	f043 030d 	orr.w	r3, r3, #13
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1 -> bxxxx1001
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	f043 0309 	orr.w	r3, r3, #9
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 80011c8:	f107 0208 	add.w	r2, r7, #8
 80011cc:	2364      	movs	r3, #100	; 0x64
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	2304      	movs	r3, #4
 80011d2:	214e      	movs	r1, #78	; 0x4e
 80011d4:	4803      	ldr	r0, [pc, #12]	; (80011e4 <lcd_send_data+0x5c>)
 80011d6:	f001 fa9b 	bl	8002710 <HAL_I2C_Master_Transmit>
}
 80011da:	bf00      	nop
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	2000049c 	.word	0x2000049c

080011e8 <lcd_put_cur>:
		lcd_send_data (' ');
	}
}

void lcd_put_cur(int row, int col)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
    switch (row)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d003      	beq.n	8001200 <lcd_put_cur+0x18>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d005      	beq.n	800120a <lcd_put_cur+0x22>
 80011fe:	e009      	b.n	8001214 <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001206:	603b      	str	r3, [r7, #0]
            break;
 8001208:	e004      	b.n	8001214 <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001210:	603b      	str	r3, [r7, #0]
            break;
 8001212:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	b2db      	uxtb	r3, r3
 8001218:	4618      	mov	r0, r3
 800121a:	f7ff ff85 	bl	8001128 <lcd_send_cmd>
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}

08001226 <lcd_init>:


void lcd_init (void)
{
 8001226:	b580      	push	{r7, lr}
 8001228:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 800122a:	2032      	movs	r0, #50	; 0x32
 800122c:	f000 fd94 	bl	8001d58 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001230:	2030      	movs	r0, #48	; 0x30
 8001232:	f7ff ff79 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001236:	2005      	movs	r0, #5
 8001238:	f000 fd8e 	bl	8001d58 <HAL_Delay>
	lcd_send_cmd (0x30);
 800123c:	2030      	movs	r0, #48	; 0x30
 800123e:	f7ff ff73 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001242:	2001      	movs	r0, #1
 8001244:	f000 fd88 	bl	8001d58 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001248:	2030      	movs	r0, #48	; 0x30
 800124a:	f7ff ff6d 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(10);
 800124e:	200a      	movs	r0, #10
 8001250:	f000 fd82 	bl	8001d58 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001254:	2020      	movs	r0, #32
 8001256:	f7ff ff67 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(10);
 800125a:	200a      	movs	r0, #10
 800125c:	f000 fd7c 	bl	8001d58 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001260:	2028      	movs	r0, #40	; 0x28
 8001262:	f7ff ff61 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);
 8001266:	2001      	movs	r0, #1
 8001268:	f000 fd76 	bl	8001d58 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800126c:	2008      	movs	r0, #8
 800126e:	f7ff ff5b 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);
 8001272:	2001      	movs	r0, #1
 8001274:	f000 fd70 	bl	8001d58 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001278:	2001      	movs	r0, #1
 800127a:	f7ff ff55 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);
 800127e:	2001      	movs	r0, #1
 8001280:	f000 fd6a 	bl	8001d58 <HAL_Delay>
	HAL_Delay(1);
 8001284:	2001      	movs	r0, #1
 8001286:	f000 fd67 	bl	8001d58 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 800128a:	2006      	movs	r0, #6
 800128c:	f7ff ff4c 	bl	8001128 <lcd_send_cmd>
	HAL_Delay(1);
 8001290:	2001      	movs	r0, #1
 8001292:	f000 fd61 	bl	8001d58 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001296:	200c      	movs	r0, #12
 8001298:	f7ff ff46 	bl	8001128 <lcd_send_cmd>
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}

080012a0 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80012a8:	e006      	b.n	80012b8 <lcd_send_string+0x18>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	1c5a      	adds	r2, r3, #1
 80012ae:	607a      	str	r2, [r7, #4]
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff68 	bl	8001188 <lcd_send_data>
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d1f4      	bne.n	80012aa <lcd_send_string+0xa>
}
 80012c0:	bf00      	nop
 80012c2:	bf00      	nop
 80012c4:	3708      	adds	r7, #8
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
	...

080012cc <task1>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void task1()
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
	DHT_GetData (&dht);
 80012d0:	4806      	ldr	r0, [pc, #24]	; (80012ec <task1+0x20>)
 80012d2:	f7ff feb5 	bl	8001040 <DHT_GetData>
	temp = dht.Temperature;
 80012d6:	4b05      	ldr	r3, [pc, #20]	; (80012ec <task1+0x20>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a05      	ldr	r2, [pc, #20]	; (80012f0 <task1+0x24>)
 80012dc:	6013      	str	r3, [r2, #0]
	humid = dht.Humidity;
 80012de:	4b03      	ldr	r3, [pc, #12]	; (80012ec <task1+0x20>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	4a04      	ldr	r2, [pc, #16]	; (80012f4 <task1+0x28>)
 80012e4:	6013      	str	r3, [r2, #0]
}
 80012e6:	bf00      	nop
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20000594 	.word	0x20000594
 80012f0:	2000059c 	.word	0x2000059c
 80012f4:	200005a0 	.word	0x200005a0

080012f8 <task2>:

void task2()
{
 80012f8:	b5b0      	push	{r4, r5, r7, lr}
 80012fa:	b0d0      	sub	sp, #320	; 0x140
 80012fc:	af04      	add	r7, sp, #16
	char message[300];
	uint8_t length = snprintf(message, sizeof(message), " Nhiet do: %.2f, Do am: %.2f \r\n", temp, humid);
 80012fe:	4b14      	ldr	r3, [pc, #80]	; (8001350 <task2+0x58>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff f890 	bl	8000428 <__aeabi_f2d>
 8001308:	4604      	mov	r4, r0
 800130a:	460d      	mov	r5, r1
 800130c:	4b11      	ldr	r3, [pc, #68]	; (8001354 <task2+0x5c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff f889 	bl	8000428 <__aeabi_f2d>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4638      	mov	r0, r7
 800131c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001320:	e9cd 4500 	strd	r4, r5, [sp]
 8001324:	4a0c      	ldr	r2, [pc, #48]	; (8001358 <task2+0x60>)
 8001326:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800132a:	f005 fb91 	bl	8006a50 <sniprintf>
 800132e:	4603      	mov	r3, r0
 8001330:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	if (length < sizeof(message)) HAL_UART_Transmit(&huart1, (uint8_t*) message, length, 100);
 8001334:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8001338:	b29a      	uxth	r2, r3
 800133a:	4639      	mov	r1, r7
 800133c:	2364      	movs	r3, #100	; 0x64
 800133e:	4807      	ldr	r0, [pc, #28]	; (800135c <task2+0x64>)
 8001340:	f002 f99e 	bl	8003680 <HAL_UART_Transmit>

}
 8001344:	bf00      	nop
 8001346:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800134a:	46bd      	mov	sp, r7
 800134c:	bdb0      	pop	{r4, r5, r7, pc}
 800134e:	bf00      	nop
 8001350:	2000059c 	.word	0x2000059c
 8001354:	200005a0 	.word	0x200005a0
 8001358:	0800a490 	.word	0x0800a490
 800135c:	200004f0 	.word	0x200004f0

08001360 <task3>:
void task3()
{
 8001360:	b5b0      	push	{r4, r5, r7, lr}
 8001362:	b092      	sub	sp, #72	; 0x48
 8001364:	af04      	add	r7, sp, #16
	lcd_put_cur(0, 0);
 8001366:	2100      	movs	r1, #0
 8001368:	2000      	movs	r0, #0
 800136a:	f7ff ff3d 	bl	80011e8 <lcd_put_cur>
	char message[50];
	snprintf(message, sizeof(message), "T:%.2f H:%.2f", temp, humid);
 800136e:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <task3+0x4c>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff f858 	bl	8000428 <__aeabi_f2d>
 8001378:	4604      	mov	r4, r0
 800137a:	460d      	mov	r5, r1
 800137c:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <task3+0x50>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4618      	mov	r0, r3
 8001382:	f7ff f851 	bl	8000428 <__aeabi_f2d>
 8001386:	4602      	mov	r2, r0
 8001388:	460b      	mov	r3, r1
 800138a:	1d38      	adds	r0, r7, #4
 800138c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001390:	e9cd 4500 	strd	r4, r5, [sp]
 8001394:	4a07      	ldr	r2, [pc, #28]	; (80013b4 <task3+0x54>)
 8001396:	2132      	movs	r1, #50	; 0x32
 8001398:	f005 fb5a 	bl	8006a50 <sniprintf>
	lcd_send_string (message);  	// send string to the lcd
 800139c:	1d3b      	adds	r3, r7, #4
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff ff7e 	bl	80012a0 <lcd_send_string>

//	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
//	HAL_Delay(11);

}
 80013a4:	bf00      	nop
 80013a6:	3738      	adds	r7, #56	; 0x38
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bdb0      	pop	{r4, r5, r7, pc}
 80013ac:	2000059c 	.word	0x2000059c
 80013b0:	200005a0 	.word	0x200005a0
 80013b4:	0800a4b0 	.word	0x0800a4b0

080013b8 <task4>:
void task4()
{
 80013b8:	b5b0      	push	{r4, r5, r7, lr}
 80013ba:	b0d0      	sub	sp, #320	; 0x140
 80013bc:	af04      	add	r7, sp, #16
	char message[300];
	uint8_t length = snprintf(message, sizeof(message), "Nhiet do: %.2f, Do am: %.2f \r\n", temp, humid);
 80013be:	4b14      	ldr	r3, [pc, #80]	; (8001410 <task4+0x58>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff f830 	bl	8000428 <__aeabi_f2d>
 80013c8:	4604      	mov	r4, r0
 80013ca:	460d      	mov	r5, r1
 80013cc:	4b11      	ldr	r3, [pc, #68]	; (8001414 <task4+0x5c>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff f829 	bl	8000428 <__aeabi_f2d>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4638      	mov	r0, r7
 80013dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80013e0:	e9cd 4500 	strd	r4, r5, [sp]
 80013e4:	4a0c      	ldr	r2, [pc, #48]	; (8001418 <task4+0x60>)
 80013e6:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80013ea:	f005 fb31 	bl	8006a50 <sniprintf>
 80013ee:	4603      	mov	r3, r0
 80013f0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	if (length < sizeof(message)) HAL_UART_Transmit(&huart2, (uint8_t*) message, length, 100);
 80013f4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 80013f8:	b29a      	uxth	r2, r3
 80013fa:	4639      	mov	r1, r7
 80013fc:	2364      	movs	r3, #100	; 0x64
 80013fe:	4807      	ldr	r0, [pc, #28]	; (800141c <task4+0x64>)
 8001400:	f002 f93e 	bl	8003680 <HAL_UART_Transmit>
//	HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
//	HAL_Delay(52);
}
 8001404:	bf00      	nop
 8001406:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800140a:	46bd      	mov	sp, r7
 800140c:	bdb0      	pop	{r4, r5, r7, pc}
 800140e:	bf00      	nop
 8001410:	2000059c 	.word	0x2000059c
 8001414:	200005a0 	.word	0x200005a0
 8001418:	0800a4c0 	.word	0x0800a4c0
 800141c:	20000538 	.word	0x20000538

08001420 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a1d      	ldr	r2, [pc, #116]	; (80014a4 <HAL_UART_RxCpltCallback+0x84>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d133      	bne.n	800149a <HAL_UART_RxCpltCallback+0x7a>
	{
		printf("Hello");
 8001432:	481d      	ldr	r0, [pc, #116]	; (80014a8 <HAL_UART_RxCpltCallback+0x88>)
 8001434:	f005 fafa 	bl	8006a2c <iprintf>
		if (strncmp((char *)ctrl, "O",(size_t) 1) == 0) // so snh vi "OFF"
 8001438:	4b1c      	ldr	r3, [pc, #112]	; (80014ac <HAL_UART_RxCpltCallback+0x8c>)
 800143a:	781a      	ldrb	r2, [r3, #0]
 800143c:	4b1c      	ldr	r3, [pc, #112]	; (80014b0 <HAL_UART_RxCpltCallback+0x90>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b00      	cmp	r3, #0
 8001444:	d11d      	bne.n	8001482 <HAL_UART_RxCpltCallback+0x62>
		        {
		            // Nu nhn l "OFF", treo m
		            while (1)
		            {
//		            	HAL_UART_Transmit(&huart1,(uint8_t*) "hello", 5, HAL_MAX_DELAY);
		                memset(ctrl, 0, sizeof(ctrl)); // ?t li buffer
 8001446:	2264      	movs	r2, #100	; 0x64
 8001448:	2100      	movs	r1, #0
 800144a:	4818      	ldr	r0, [pc, #96]	; (80014ac <HAL_UART_RxCpltCallback+0x8c>)
 800144c:	f005 fb97 	bl	8006b7e <memset>
//		                char message[300];
//		                uint8_t	length = snprintf(message, sizeof(message), " Recive:'%s' \r\n", ctrl);
//		                if (length < sizeof(message)) HAL_UART_Transmit(&huart1, (uint8_t*) message, length, 100);
		                HAL_UART_Receive(&huart1,(uint8_t*) ctrl, 2, HAL_MAX_DELAY);
 8001450:	f04f 33ff 	mov.w	r3, #4294967295
 8001454:	2202      	movs	r2, #2
 8001456:	4915      	ldr	r1, [pc, #84]	; (80014ac <HAL_UART_RxCpltCallback+0x8c>)
 8001458:	4816      	ldr	r0, [pc, #88]	; (80014b4 <HAL_UART_RxCpltCallback+0x94>)
 800145a:	f002 f99c 	bl	8003796 <HAL_UART_Receive>
		                if (strncmp((char *)ctrl, "ON",(size_t) 2) == 0) // so snh vi "ON"
 800145e:	2202      	movs	r2, #2
 8001460:	4915      	ldr	r1, [pc, #84]	; (80014b8 <HAL_UART_RxCpltCallback+0x98>)
 8001462:	4812      	ldr	r0, [pc, #72]	; (80014ac <HAL_UART_RxCpltCallback+0x8c>)
 8001464:	f005 fb93 	bl	8006b8e <strncmp>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d102      	bne.n	8001474 <HAL_UART_RxCpltCallback+0x54>
		                {
		                    exitLoop = 1; // Cp nht trng thi  thot vng lp
 800146e:	4b13      	ldr	r3, [pc, #76]	; (80014bc <HAL_UART_RxCpltCallback+0x9c>)
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
		                }
		                // Nu cn thot ra ngoi hm
		                if (exitLoop) {
 8001474:	4b11      	ldr	r3, [pc, #68]	; (80014bc <HAL_UART_RxCpltCallback+0x9c>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d0e4      	beq.n	8001446 <HAL_UART_RxCpltCallback+0x26>
		                	exitLoop = 0;
 800147c:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <HAL_UART_RxCpltCallback+0x9c>)
 800147e:	2200      	movs	r2, #0
 8001480:	701a      	strb	r2, [r3, #0]
		        }
//		if (strncmp((char *)ctrl, "ON",(size_t) 2) == 0) // so snh vi "ON"
//				{
//				HAL_UART_Transmit(&huart1,(uint8_t*) "hello", 5, HAL_MAX_DELAY);
//				}
		HAL_UART_Transmit(&huart1, (uint8_t*) ctrl, 1, 1000);
 8001482:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001486:	2201      	movs	r2, #1
 8001488:	4908      	ldr	r1, [pc, #32]	; (80014ac <HAL_UART_RxCpltCallback+0x8c>)
 800148a:	480a      	ldr	r0, [pc, #40]	; (80014b4 <HAL_UART_RxCpltCallback+0x94>)
 800148c:	f002 f8f8 	bl	8003680 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart1,(uint8_t*) ctrl, 1);
 8001490:	2201      	movs	r2, #1
 8001492:	4906      	ldr	r1, [pc, #24]	; (80014ac <HAL_UART_RxCpltCallback+0x8c>)
 8001494:	4807      	ldr	r0, [pc, #28]	; (80014b4 <HAL_UART_RxCpltCallback+0x94>)
 8001496:	f002 fa15 	bl	80038c4 <HAL_UART_Receive_IT>

	}
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40013800 	.word	0x40013800
 80014a8:	0800a4e0 	.word	0x0800a4e0
 80014ac:	200005a4 	.word	0x200005a4
 80014b0:	0800a4e8 	.word	0x0800a4e8
 80014b4:	200004f0 	.word	0x200004f0
 80014b8:	0800a4ec 	.word	0x0800a4ec
 80014bc:	20000608 	.word	0x20000608

080014c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014c0:	b5b0      	push	{r4, r5, r7, lr}
 80014c2:	b0a0      	sub	sp, #128	; 0x80
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014c6:	f000 fbe5 	bl	8001c94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ca:	f000 f883 	bl	80015d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014ce:	f000 f949 	bl	8001764 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80014d2:	f000 f8f3 	bl	80016bc <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80014d6:	f000 f8c3 	bl	8001660 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80014da:	f000 f919 	bl	8001710 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();   // initialize lcd
 80014de:	f7ff fea2 	bl	8001226 <lcd_init>
  HAL_UART_Receive_IT(&huart1,(uint8_t*) ctrl, 1);
 80014e2:	2201      	movs	r2, #1
 80014e4:	492f      	ldr	r1, [pc, #188]	; (80015a4 <main+0xe4>)
 80014e6:	4830      	ldr	r0, [pc, #192]	; (80015a8 <main+0xe8>)
 80014e8:	f002 f9ec 	bl	80038c4 <HAL_UART_Receive_IT>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 16, uint16_t);
 80014ec:	4b2f      	ldr	r3, [pc, #188]	; (80015ac <main+0xec>)
 80014ee:	f107 0470 	add.w	r4, r7, #112	; 0x70
 80014f2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80014f8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80014fc:	2100      	movs	r1, #0
 80014fe:	4618      	mov	r0, r3
 8001500:	f002 ffee 	bl	80044e0 <osMessageCreate>
 8001504:	4603      	mov	r3, r0
 8001506:	4a2a      	ldr	r2, [pc, #168]	; (80015b0 <main+0xf0>)
 8001508:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityHigh, 0, 256);
 800150a:	4b2a      	ldr	r3, [pc, #168]	; (80015b4 <main+0xf4>)
 800150c:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001510:	461d      	mov	r5, r3
 8001512:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001514:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001516:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800151a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800151e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001522:	2100      	movs	r1, #0
 8001524:	4618      	mov	r0, r3
 8001526:	f002 ff7b 	bl	8004420 <osThreadCreate>
 800152a:	4603      	mov	r3, r0
 800152c:	4a22      	ldr	r2, [pc, #136]	; (80015b8 <main+0xf8>)
 800152e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityNormal, 0, 256);
 8001530:	4b22      	ldr	r3, [pc, #136]	; (80015bc <main+0xfc>)
 8001532:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001536:	461d      	mov	r5, r3
 8001538:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800153a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800153c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001540:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 8001544:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f002 ff68 	bl	8004420 <osThreadCreate>
 8001550:	4603      	mov	r3, r0
 8001552:	4a1b      	ldr	r2, [pc, #108]	; (80015c0 <main+0x100>)
 8001554:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityBelowNormal, 0, 256);
 8001556:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <main+0x104>)
 8001558:	f107 041c 	add.w	r4, r7, #28
 800155c:	461d      	mov	r5, r3
 800155e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001560:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001562:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001566:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 800156a:	f107 031c 	add.w	r3, r7, #28
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f002 ff55 	bl	8004420 <osThreadCreate>
 8001576:	4603      	mov	r3, r0
 8001578:	4a13      	ldr	r2, [pc, #76]	; (80015c8 <main+0x108>)
 800157a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask04 */
  osThreadDef(myTask04, StartTask04, osPriorityLow, 0, 256);
 800157c:	4b13      	ldr	r3, [pc, #76]	; (80015cc <main+0x10c>)
 800157e:	463c      	mov	r4, r7
 8001580:	461d      	mov	r5, r3
 8001582:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001584:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001586:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800158a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask04Handle = osThreadCreate(osThread(myTask04), NULL);
 800158e:	463b      	mov	r3, r7
 8001590:	2100      	movs	r1, #0
 8001592:	4618      	mov	r0, r3
 8001594:	f002 ff44 	bl	8004420 <osThreadCreate>
 8001598:	4603      	mov	r3, r0
 800159a:	4a0d      	ldr	r2, [pc, #52]	; (80015d0 <main+0x110>)
 800159c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800159e:	f002 ff38 	bl	8004412 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015a2:	e7fe      	b.n	80015a2 <main+0xe2>
 80015a4:	200005a4 	.word	0x200005a4
 80015a8:	200004f0 	.word	0x200004f0
 80015ac:	0800a4f0 	.word	0x0800a4f0
 80015b0:	20000590 	.word	0x20000590
 80015b4:	0800a50c 	.word	0x0800a50c
 80015b8:	20000580 	.word	0x20000580
 80015bc:	0800a534 	.word	0x0800a534
 80015c0:	20000584 	.word	0x20000584
 80015c4:	0800a55c 	.word	0x0800a55c
 80015c8:	20000588 	.word	0x20000588
 80015cc:	0800a584 	.word	0x0800a584
 80015d0:	2000058c 	.word	0x2000058c

080015d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b090      	sub	sp, #64	; 0x40
 80015d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015da:	f107 0318 	add.w	r3, r7, #24
 80015de:	2228      	movs	r2, #40	; 0x28
 80015e0:	2100      	movs	r1, #0
 80015e2:	4618      	mov	r0, r3
 80015e4:	f005 facb 	bl	8006b7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015f6:	2301      	movs	r3, #1
 80015f8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001600:	2300      	movs	r3, #0
 8001602:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001604:	2301      	movs	r3, #1
 8001606:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001608:	2302      	movs	r3, #2
 800160a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800160c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001610:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001612:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001616:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001618:	f107 0318 	add.w	r3, r7, #24
 800161c:	4618      	mov	r0, r3
 800161e:	f001 fbcf 	bl	8002dc0 <HAL_RCC_OscConfig>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001628:	f000 f914 	bl	8001854 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800162c:	230f      	movs	r3, #15
 800162e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001630:	2302      	movs	r3, #2
 8001632:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001634:	2300      	movs	r3, #0
 8001636:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001638:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800163c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800163e:	2300      	movs	r3, #0
 8001640:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	2102      	movs	r1, #2
 8001646:	4618      	mov	r0, r3
 8001648:	f001 fe3c 	bl	80032c4 <HAL_RCC_ClockConfig>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001652:	f000 f8ff 	bl	8001854 <Error_Handler>
  }
}
 8001656:	bf00      	nop
 8001658:	3740      	adds	r7, #64	; 0x40
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
	...

08001660 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001664:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <MX_I2C1_Init+0x50>)
 8001666:	4a13      	ldr	r2, [pc, #76]	; (80016b4 <MX_I2C1_Init+0x54>)
 8001668:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800166a:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <MX_I2C1_Init+0x50>)
 800166c:	4a12      	ldr	r2, [pc, #72]	; (80016b8 <MX_I2C1_Init+0x58>)
 800166e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001670:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <MX_I2C1_Init+0x50>)
 8001672:	2200      	movs	r2, #0
 8001674:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001676:	4b0e      	ldr	r3, [pc, #56]	; (80016b0 <MX_I2C1_Init+0x50>)
 8001678:	2200      	movs	r2, #0
 800167a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800167c:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <MX_I2C1_Init+0x50>)
 800167e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001682:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001684:	4b0a      	ldr	r3, [pc, #40]	; (80016b0 <MX_I2C1_Init+0x50>)
 8001686:	2200      	movs	r2, #0
 8001688:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <MX_I2C1_Init+0x50>)
 800168c:	2200      	movs	r2, #0
 800168e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001690:	4b07      	ldr	r3, [pc, #28]	; (80016b0 <MX_I2C1_Init+0x50>)
 8001692:	2200      	movs	r2, #0
 8001694:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001696:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <MX_I2C1_Init+0x50>)
 8001698:	2200      	movs	r2, #0
 800169a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800169c:	4804      	ldr	r0, [pc, #16]	; (80016b0 <MX_I2C1_Init+0x50>)
 800169e:	f000 fef3 	bl	8002488 <HAL_I2C_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80016a8:	f000 f8d4 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	2000049c 	.word	0x2000049c
 80016b4:	40005400 	.word	0x40005400
 80016b8:	000186a0 	.word	0x000186a0

080016bc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80016c0:	4b11      	ldr	r3, [pc, #68]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016c2:	4a12      	ldr	r2, [pc, #72]	; (800170c <MX_USART1_UART_Init+0x50>)
 80016c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80016c6:	4b10      	ldr	r3, [pc, #64]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80016ce:	4b0e      	ldr	r3, [pc, #56]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80016d4:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80016da:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80016e0:	4b09      	ldr	r3, [pc, #36]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016e2:	220c      	movs	r2, #12
 80016e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016e6:	4b08      	ldr	r3, [pc, #32]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ec:	4b06      	ldr	r3, [pc, #24]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80016f2:	4805      	ldr	r0, [pc, #20]	; (8001708 <MX_USART1_UART_Init+0x4c>)
 80016f4:	f001 ff74 	bl	80035e0 <HAL_UART_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80016fe:	f000 f8a9 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200004f0 	.word	0x200004f0
 800170c:	40013800 	.word	0x40013800

08001710 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <MX_USART2_UART_Init+0x4c>)
 8001716:	4a12      	ldr	r2, [pc, #72]	; (8001760 <MX_USART2_UART_Init+0x50>)
 8001718:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800171a:	4b10      	ldr	r3, [pc, #64]	; (800175c <MX_USART2_UART_Init+0x4c>)
 800171c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001720:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001722:	4b0e      	ldr	r3, [pc, #56]	; (800175c <MX_USART2_UART_Init+0x4c>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001728:	4b0c      	ldr	r3, [pc, #48]	; (800175c <MX_USART2_UART_Init+0x4c>)
 800172a:	2200      	movs	r2, #0
 800172c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800172e:	4b0b      	ldr	r3, [pc, #44]	; (800175c <MX_USART2_UART_Init+0x4c>)
 8001730:	2200      	movs	r2, #0
 8001732:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001734:	4b09      	ldr	r3, [pc, #36]	; (800175c <MX_USART2_UART_Init+0x4c>)
 8001736:	220c      	movs	r2, #12
 8001738:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800173a:	4b08      	ldr	r3, [pc, #32]	; (800175c <MX_USART2_UART_Init+0x4c>)
 800173c:	2200      	movs	r2, #0
 800173e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <MX_USART2_UART_Init+0x4c>)
 8001742:	2200      	movs	r2, #0
 8001744:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <MX_USART2_UART_Init+0x4c>)
 8001748:	f001 ff4a 	bl	80035e0 <HAL_UART_Init>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001752:	f000 f87f 	bl	8001854 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000538 	.word	0x20000538
 8001760:	40004400 	.word	0x40004400

08001764 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b088      	sub	sp, #32
 8001768:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176a:	f107 0310 	add.w	r3, r7, #16
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001778:	4b1e      	ldr	r3, [pc, #120]	; (80017f4 <MX_GPIO_Init+0x90>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	4a1d      	ldr	r2, [pc, #116]	; (80017f4 <MX_GPIO_Init+0x90>)
 800177e:	f043 0320 	orr.w	r3, r3, #32
 8001782:	6193      	str	r3, [r2, #24]
 8001784:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <MX_GPIO_Init+0x90>)
 8001786:	699b      	ldr	r3, [r3, #24]
 8001788:	f003 0320 	and.w	r3, r3, #32
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001790:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <MX_GPIO_Init+0x90>)
 8001792:	699b      	ldr	r3, [r3, #24]
 8001794:	4a17      	ldr	r2, [pc, #92]	; (80017f4 <MX_GPIO_Init+0x90>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	6193      	str	r3, [r2, #24]
 800179c:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <MX_GPIO_Init+0x90>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f003 0304 	and.w	r3, r3, #4
 80017a4:	60bb      	str	r3, [r7, #8]
 80017a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <MX_GPIO_Init+0x90>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	4a11      	ldr	r2, [pc, #68]	; (80017f4 <MX_GPIO_Init+0x90>)
 80017ae:	f043 0308 	orr.w	r3, r3, #8
 80017b2:	6193      	str	r3, [r2, #24]
 80017b4:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <MX_GPIO_Init+0x90>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	f003 0308 	and.w	r3, r3, #8
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 80017c0:	2200      	movs	r2, #0
 80017c2:	f246 0102 	movw	r1, #24578	; 0x6002
 80017c6:	480c      	ldr	r0, [pc, #48]	; (80017f8 <MX_GPIO_Init+0x94>)
 80017c8:	f000 fe45 	bl	8002456 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1 LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LED3_Pin|LED4_Pin;
 80017cc:	f246 0302 	movw	r3, #24578	; 0x6002
 80017d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d2:	2301      	movs	r3, #1
 80017d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017da:	2302      	movs	r3, #2
 80017dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017de:	f107 0310 	add.w	r3, r7, #16
 80017e2:	4619      	mov	r1, r3
 80017e4:	4804      	ldr	r0, [pc, #16]	; (80017f8 <MX_GPIO_Init+0x94>)
 80017e6:	f000 fc9b 	bl	8002120 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017ea:	bf00      	nop
 80017ec:	3720      	adds	r7, #32
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40010c00 	.word	0x40010c00

080017fc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    task1();
 8001804:	f7ff fd62 	bl	80012cc <task1>
    osDelay(3000);
 8001808:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800180c:	f002 fe54 	bl	80044b8 <osDelay>
    task1();
 8001810:	e7f8      	b.n	8001804 <StartDefaultTask+0x8>

08001812 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
	task2();
 800181a:	f7ff fd6d 	bl	80012f8 <task2>
    osDelay(3000);
 800181e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001822:	f002 fe49 	bl	80044b8 <osDelay>
	task2();
 8001826:	e7f8      	b.n	800181a <StartTask02+0x8>

08001828 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
	//taskENTER_CRITICAL();
	task3();
 8001830:	f7ff fd96 	bl	8001360 <task3>
    osDelay(6000);
 8001834:	f241 7070 	movw	r0, #6000	; 0x1770
 8001838:	f002 fe3e 	bl	80044b8 <osDelay>
	task3();
 800183c:	e7f8      	b.n	8001830 <StartTask03+0x8>

0800183e <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void const * argument)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
  /* Infinite loop */
  for(;;)
  {
	task4();
 8001846:	f7ff fdb7 	bl	80013b8 <task4>
    osDelay(6000);
 800184a:	f241 7070 	movw	r0, #6000	; 0x1770
 800184e:	f002 fe33 	bl	80044b8 <osDelay>
	task4();
 8001852:	e7f8      	b.n	8001846 <StartTask04+0x8>

08001854 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001858:	b672      	cpsid	i
}
 800185a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800185c:	e7fe      	b.n	800185c <Error_Handler+0x8>
	...

08001860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001866:	4b18      	ldr	r3, [pc, #96]	; (80018c8 <HAL_MspInit+0x68>)
 8001868:	699b      	ldr	r3, [r3, #24]
 800186a:	4a17      	ldr	r2, [pc, #92]	; (80018c8 <HAL_MspInit+0x68>)
 800186c:	f043 0301 	orr.w	r3, r3, #1
 8001870:	6193      	str	r3, [r2, #24]
 8001872:	4b15      	ldr	r3, [pc, #84]	; (80018c8 <HAL_MspInit+0x68>)
 8001874:	699b      	ldr	r3, [r3, #24]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800187e:	4b12      	ldr	r3, [pc, #72]	; (80018c8 <HAL_MspInit+0x68>)
 8001880:	69db      	ldr	r3, [r3, #28]
 8001882:	4a11      	ldr	r2, [pc, #68]	; (80018c8 <HAL_MspInit+0x68>)
 8001884:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001888:	61d3      	str	r3, [r2, #28]
 800188a:	4b0f      	ldr	r3, [pc, #60]	; (80018c8 <HAL_MspInit+0x68>)
 800188c:	69db      	ldr	r3, [r3, #28]
 800188e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	210f      	movs	r1, #15
 800189a:	f06f 0001 	mvn.w	r0, #1
 800189e:	f000 fb56 	bl	8001f4e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018a2:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <HAL_MspInit+0x6c>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	60fb      	str	r3, [r7, #12]
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018ae:	60fb      	str	r3, [r7, #12]
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	4a04      	ldr	r2, [pc, #16]	; (80018cc <HAL_MspInit+0x6c>)
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018be:	bf00      	nop
 80018c0:	3710      	adds	r7, #16
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40021000 	.word	0x40021000
 80018cc:	40010000 	.word	0x40010000

080018d0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b088      	sub	sp, #32
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018d8:	f107 0310 	add.w	r3, r7, #16
 80018dc:	2200      	movs	r2, #0
 80018de:	601a      	str	r2, [r3, #0]
 80018e0:	605a      	str	r2, [r3, #4]
 80018e2:	609a      	str	r2, [r3, #8]
 80018e4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a15      	ldr	r2, [pc, #84]	; (8001940 <HAL_I2C_MspInit+0x70>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d123      	bne.n	8001938 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018f0:	4b14      	ldr	r3, [pc, #80]	; (8001944 <HAL_I2C_MspInit+0x74>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	4a13      	ldr	r2, [pc, #76]	; (8001944 <HAL_I2C_MspInit+0x74>)
 80018f6:	f043 0308 	orr.w	r3, r3, #8
 80018fa:	6193      	str	r3, [r2, #24]
 80018fc:	4b11      	ldr	r3, [pc, #68]	; (8001944 <HAL_I2C_MspInit+0x74>)
 80018fe:	699b      	ldr	r3, [r3, #24]
 8001900:	f003 0308 	and.w	r3, r3, #8
 8001904:	60fb      	str	r3, [r7, #12]
 8001906:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001908:	23c0      	movs	r3, #192	; 0xc0
 800190a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800190c:	2312      	movs	r3, #18
 800190e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001910:	2303      	movs	r3, #3
 8001912:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001914:	f107 0310 	add.w	r3, r7, #16
 8001918:	4619      	mov	r1, r3
 800191a:	480b      	ldr	r0, [pc, #44]	; (8001948 <HAL_I2C_MspInit+0x78>)
 800191c:	f000 fc00 	bl	8002120 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001920:	4b08      	ldr	r3, [pc, #32]	; (8001944 <HAL_I2C_MspInit+0x74>)
 8001922:	69db      	ldr	r3, [r3, #28]
 8001924:	4a07      	ldr	r2, [pc, #28]	; (8001944 <HAL_I2C_MspInit+0x74>)
 8001926:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800192a:	61d3      	str	r3, [r2, #28]
 800192c:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HAL_I2C_MspInit+0x74>)
 800192e:	69db      	ldr	r3, [r3, #28]
 8001930:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001934:	60bb      	str	r3, [r7, #8]
 8001936:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001938:	bf00      	nop
 800193a:	3720      	adds	r7, #32
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40005400 	.word	0x40005400
 8001944:	40021000 	.word	0x40021000
 8001948:	40010c00 	.word	0x40010c00

0800194c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	; 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001954:	f107 0318 	add.w	r3, r7, #24
 8001958:	2200      	movs	r2, #0
 800195a:	601a      	str	r2, [r3, #0]
 800195c:	605a      	str	r2, [r3, #4]
 800195e:	609a      	str	r2, [r3, #8]
 8001960:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a3b      	ldr	r2, [pc, #236]	; (8001a54 <HAL_UART_MspInit+0x108>)
 8001968:	4293      	cmp	r3, r2
 800196a:	d13a      	bne.n	80019e2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800196c:	4b3a      	ldr	r3, [pc, #232]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 800196e:	699b      	ldr	r3, [r3, #24]
 8001970:	4a39      	ldr	r2, [pc, #228]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 8001972:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001976:	6193      	str	r3, [r2, #24]
 8001978:	4b37      	ldr	r3, [pc, #220]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 800197a:	699b      	ldr	r3, [r3, #24]
 800197c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001984:	4b34      	ldr	r3, [pc, #208]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 8001986:	699b      	ldr	r3, [r3, #24]
 8001988:	4a33      	ldr	r2, [pc, #204]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 800198a:	f043 0304 	orr.w	r3, r3, #4
 800198e:	6193      	str	r3, [r2, #24]
 8001990:	4b31      	ldr	r3, [pc, #196]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	f003 0304 	and.w	r3, r3, #4
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800199c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a2:	2302      	movs	r3, #2
 80019a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a6:	2303      	movs	r3, #3
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019aa:	f107 0318 	add.w	r3, r7, #24
 80019ae:	4619      	mov	r1, r3
 80019b0:	482a      	ldr	r0, [pc, #168]	; (8001a5c <HAL_UART_MspInit+0x110>)
 80019b2:	f000 fbb5 	bl	8002120 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019bc:	2300      	movs	r3, #0
 80019be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019c4:	f107 0318 	add.w	r3, r7, #24
 80019c8:	4619      	mov	r1, r3
 80019ca:	4824      	ldr	r0, [pc, #144]	; (8001a5c <HAL_UART_MspInit+0x110>)
 80019cc:	f000 fba8 	bl	8002120 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80019d0:	2200      	movs	r2, #0
 80019d2:	2105      	movs	r1, #5
 80019d4:	2025      	movs	r0, #37	; 0x25
 80019d6:	f000 faba 	bl	8001f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019da:	2025      	movs	r0, #37	; 0x25
 80019dc:	f000 fad3 	bl	8001f86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019e0:	e034      	b.n	8001a4c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a1e      	ldr	r2, [pc, #120]	; (8001a60 <HAL_UART_MspInit+0x114>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d12f      	bne.n	8001a4c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80019ec:	4b1a      	ldr	r3, [pc, #104]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 80019ee:	69db      	ldr	r3, [r3, #28]
 80019f0:	4a19      	ldr	r2, [pc, #100]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 80019f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f6:	61d3      	str	r3, [r2, #28]
 80019f8:	4b17      	ldr	r3, [pc, #92]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 80019fa:	69db      	ldr	r3, [r3, #28]
 80019fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a04:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a13      	ldr	r2, [pc, #76]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 8001a0a:	f043 0304 	orr.w	r3, r3, #4
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b11      	ldr	r3, [pc, #68]	; (8001a58 <HAL_UART_MspInit+0x10c>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f003 0304 	and.w	r3, r3, #4
 8001a18:	60bb      	str	r3, [r7, #8]
 8001a1a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a1c:	2304      	movs	r3, #4
 8001a1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a24:	2303      	movs	r3, #3
 8001a26:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a28:	f107 0318 	add.w	r3, r7, #24
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	480b      	ldr	r0, [pc, #44]	; (8001a5c <HAL_UART_MspInit+0x110>)
 8001a30:	f000 fb76 	bl	8002120 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a34:	2308      	movs	r3, #8
 8001a36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a40:	f107 0318 	add.w	r3, r7, #24
 8001a44:	4619      	mov	r1, r3
 8001a46:	4805      	ldr	r0, [pc, #20]	; (8001a5c <HAL_UART_MspInit+0x110>)
 8001a48:	f000 fb6a 	bl	8002120 <HAL_GPIO_Init>
}
 8001a4c:	bf00      	nop
 8001a4e:	3728      	adds	r7, #40	; 0x28
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	40013800 	.word	0x40013800
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	40010800 	.word	0x40010800
 8001a60:	40004400 	.word	0x40004400

08001a64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a68:	e7fe      	b.n	8001a68 <NMI_Handler+0x4>

08001a6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6e:	e7fe      	b.n	8001a6e <HardFault_Handler+0x4>

08001a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a74:	e7fe      	b.n	8001a74 <MemManage_Handler+0x4>

08001a76 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a76:	b480      	push	{r7}
 8001a78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a7a:	e7fe      	b.n	8001a7a <BusFault_Handler+0x4>

08001a7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a80:	e7fe      	b.n	8001a80 <UsageFault_Handler+0x4>

08001a82 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a82:	b480      	push	{r7}
 8001a84:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a86:	bf00      	nop
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bc80      	pop	{r7}
 8001a8c:	4770      	bx	lr

08001a8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a92:	f000 f945 	bl	8001d20 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001a96:	f003 fc7d 	bl	8005394 <xTaskGetSchedulerState>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d001      	beq.n	8001aa4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001aa0:	f003 fe6a 	bl	8005778 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001aac:	4802      	ldr	r0, [pc, #8]	; (8001ab8 <USART1_IRQHandler+0x10>)
 8001aae:	f001 ff2f 	bl	8003910 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	200004f0 	.word	0x200004f0

08001abc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return 1;
 8001ac0:	2301      	movs	r3, #1
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bc80      	pop	{r7}
 8001ac8:	4770      	bx	lr

08001aca <_kill>:

int _kill(int pid, int sig)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
 8001ad2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ad4:	f005 f90e 	bl	8006cf4 <__errno>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2216      	movs	r2, #22
 8001adc:	601a      	str	r2, [r3, #0]
  return -1;
 8001ade:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <_exit>:

void _exit (int status)
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001af2:	f04f 31ff 	mov.w	r1, #4294967295
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f7ff ffe7 	bl	8001aca <_kill>
  while (1) {}    /* Make sure we hang here */
 8001afc:	e7fe      	b.n	8001afc <_exit+0x12>

08001afe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001afe:	b580      	push	{r7, lr}
 8001b00:	b086      	sub	sp, #24
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	60f8      	str	r0, [r7, #12]
 8001b06:	60b9      	str	r1, [r7, #8]
 8001b08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	617b      	str	r3, [r7, #20]
 8001b0e:	e00a      	b.n	8001b26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b10:	f3af 8000 	nop.w
 8001b14:	4601      	mov	r1, r0
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	1c5a      	adds	r2, r3, #1
 8001b1a:	60ba      	str	r2, [r7, #8]
 8001b1c:	b2ca      	uxtb	r2, r1
 8001b1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	3301      	adds	r3, #1
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	697a      	ldr	r2, [r7, #20]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	dbf0      	blt.n	8001b10 <_read+0x12>
  }

  return len;
 8001b2e:	687b      	ldr	r3, [r7, #4]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}

08001b38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	60b9      	str	r1, [r7, #8]
 8001b42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
 8001b48:	e009      	b.n	8001b5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	1c5a      	adds	r2, r3, #1
 8001b4e:	60ba      	str	r2, [r7, #8]
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
 8001b5e:	697a      	ldr	r2, [r7, #20]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	dbf1      	blt.n	8001b4a <_write+0x12>
  }
  return len;
 8001b66:	687b      	ldr	r3, [r7, #4]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <_close>:

int _close(int file)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr

08001b86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b86:	b480      	push	{r7}
 8001b88:	b083      	sub	sp, #12
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
 8001b8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b96:	605a      	str	r2, [r3, #4]
  return 0;
 8001b98:	2300      	movs	r3, #0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr

08001ba4 <_isatty>:

int _isatty(int file)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bac:	2301      	movs	r3, #1
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	370c      	adds	r7, #12
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr

08001bb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	60f8      	str	r0, [r7, #12]
 8001bc0:	60b9      	str	r1, [r7, #8]
 8001bc2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr

08001bd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bd8:	4a14      	ldr	r2, [pc, #80]	; (8001c2c <_sbrk+0x5c>)
 8001bda:	4b15      	ldr	r3, [pc, #84]	; (8001c30 <_sbrk+0x60>)
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001be4:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <_sbrk+0x64>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d102      	bne.n	8001bf2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bec:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <_sbrk+0x64>)
 8001bee:	4a12      	ldr	r2, [pc, #72]	; (8001c38 <_sbrk+0x68>)
 8001bf0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bf2:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <_sbrk+0x64>)
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	4413      	add	r3, r2
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d207      	bcs.n	8001c10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c00:	f005 f878 	bl	8006cf4 <__errno>
 8001c04:	4603      	mov	r3, r0
 8001c06:	220c      	movs	r2, #12
 8001c08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	e009      	b.n	8001c24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c10:	4b08      	ldr	r3, [pc, #32]	; (8001c34 <_sbrk+0x64>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c16:	4b07      	ldr	r3, [pc, #28]	; (8001c34 <_sbrk+0x64>)
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	4a05      	ldr	r2, [pc, #20]	; (8001c34 <_sbrk+0x64>)
 8001c20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c22:	68fb      	ldr	r3, [r7, #12]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	3718      	adds	r7, #24
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20005000 	.word	0x20005000
 8001c30:	00000400 	.word	0x00000400
 8001c34:	2000060c 	.word	0x2000060c
 8001c38:	200030b8 	.word	0x200030b8

08001c3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c40:	bf00      	nop
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bc80      	pop	{r7}
 8001c46:	4770      	bx	lr

08001c48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c48:	f7ff fff8 	bl	8001c3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c4c:	480b      	ldr	r0, [pc, #44]	; (8001c7c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c4e:	490c      	ldr	r1, [pc, #48]	; (8001c80 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c50:	4a0c      	ldr	r2, [pc, #48]	; (8001c84 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c54:	e002      	b.n	8001c5c <LoopCopyDataInit>

08001c56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c5a:	3304      	adds	r3, #4

08001c5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c60:	d3f9      	bcc.n	8001c56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c62:	4a09      	ldr	r2, [pc, #36]	; (8001c88 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c64:	4c09      	ldr	r4, [pc, #36]	; (8001c8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c68:	e001      	b.n	8001c6e <LoopFillZerobss>

08001c6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c6c:	3204      	adds	r2, #4

08001c6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c70:	d3fb      	bcc.n	8001c6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c72:	f005 f845 	bl	8006d00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c76:	f7ff fc23 	bl	80014c0 <main>
  bx lr
 8001c7a:	4770      	bx	lr
  ldr r0, =_sdata
 8001c7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c80:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001c84:	0800aa08 	.word	0x0800aa08
  ldr r2, =_sbss
 8001c88:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001c8c:	200030b4 	.word	0x200030b4

08001c90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001c90:	e7fe      	b.n	8001c90 <ADC1_2_IRQHandler>
	...

08001c94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c98:	4b08      	ldr	r3, [pc, #32]	; (8001cbc <HAL_Init+0x28>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	4a07      	ldr	r2, [pc, #28]	; (8001cbc <HAL_Init+0x28>)
 8001c9e:	f043 0310 	orr.w	r3, r3, #16
 8001ca2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ca4:	2003      	movs	r0, #3
 8001ca6:	f000 f947 	bl	8001f38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001caa:	200f      	movs	r0, #15
 8001cac:	f000 f808 	bl	8001cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cb0:	f7ff fdd6 	bl	8001860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cb4:	2300      	movs	r3, #0
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40022000 	.word	0x40022000

08001cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cc8:	4b12      	ldr	r3, [pc, #72]	; (8001d14 <HAL_InitTick+0x54>)
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	4b12      	ldr	r3, [pc, #72]	; (8001d18 <HAL_InitTick+0x58>)
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f000 f95f 	bl	8001fa2 <HAL_SYSTICK_Config>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e00e      	b.n	8001d0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2b0f      	cmp	r3, #15
 8001cf2:	d80a      	bhi.n	8001d0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cfc:	f000 f927 	bl	8001f4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d00:	4a06      	ldr	r2, [pc, #24]	; (8001d1c <HAL_InitTick+0x5c>)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d06:	2300      	movs	r3, #0
 8001d08:	e000      	b.n	8001d0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000000 	.word	0x20000000
 8001d18:	20000008 	.word	0x20000008
 8001d1c:	20000004 	.word	0x20000004

08001d20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d24:	4b05      	ldr	r3, [pc, #20]	; (8001d3c <HAL_IncTick+0x1c>)
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	461a      	mov	r2, r3
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <HAL_IncTick+0x20>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4413      	add	r3, r2
 8001d30:	4a03      	ldr	r2, [pc, #12]	; (8001d40 <HAL_IncTick+0x20>)
 8001d32:	6013      	str	r3, [r2, #0]
}
 8001d34:	bf00      	nop
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr
 8001d3c:	20000008 	.word	0x20000008
 8001d40:	20000610 	.word	0x20000610

08001d44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  return uwTick;
 8001d48:	4b02      	ldr	r3, [pc, #8]	; (8001d54 <HAL_GetTick+0x10>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr
 8001d54:	20000610 	.word	0x20000610

08001d58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d60:	f7ff fff0 	bl	8001d44 <HAL_GetTick>
 8001d64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d70:	d005      	beq.n	8001d7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d72:	4b0a      	ldr	r3, [pc, #40]	; (8001d9c <HAL_Delay+0x44>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	461a      	mov	r2, r3
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	4413      	add	r3, r2
 8001d7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d7e:	bf00      	nop
 8001d80:	f7ff ffe0 	bl	8001d44 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d8f7      	bhi.n	8001d80 <HAL_Delay+0x28>
  {
  }
}
 8001d90:	bf00      	nop
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	20000008 	.word	0x20000008

08001da0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b085      	sub	sp, #20
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f003 0307 	and.w	r3, r3, #7
 8001dae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db0:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <__NVIC_SetPriorityGrouping+0x44>)
 8001db2:	68db      	ldr	r3, [r3, #12]
 8001db4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001db6:	68ba      	ldr	r2, [r7, #8]
 8001db8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dc4:	68bb      	ldr	r3, [r7, #8]
 8001dc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001dcc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001dd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dd2:	4a04      	ldr	r2, [pc, #16]	; (8001de4 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	60d3      	str	r3, [r2, #12]
}
 8001dd8:	bf00      	nop
 8001dda:	3714      	adds	r7, #20
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	e000ed00 	.word	0xe000ed00

08001de8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dec:	4b04      	ldr	r3, [pc, #16]	; (8001e00 <__NVIC_GetPriorityGrouping+0x18>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	0a1b      	lsrs	r3, r3, #8
 8001df2:	f003 0307 	and.w	r3, r3, #7
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	e000ed00 	.word	0xe000ed00

08001e04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b083      	sub	sp, #12
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	db0b      	blt.n	8001e2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e16:	79fb      	ldrb	r3, [r7, #7]
 8001e18:	f003 021f 	and.w	r2, r3, #31
 8001e1c:	4906      	ldr	r1, [pc, #24]	; (8001e38 <__NVIC_EnableIRQ+0x34>)
 8001e1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e22:	095b      	lsrs	r3, r3, #5
 8001e24:	2001      	movs	r0, #1
 8001e26:	fa00 f202 	lsl.w	r2, r0, r2
 8001e2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bc80      	pop	{r7}
 8001e36:	4770      	bx	lr
 8001e38:	e000e100 	.word	0xe000e100

08001e3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	6039      	str	r1, [r7, #0]
 8001e46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	db0a      	blt.n	8001e66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	490c      	ldr	r1, [pc, #48]	; (8001e88 <__NVIC_SetPriority+0x4c>)
 8001e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5a:	0112      	lsls	r2, r2, #4
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	440b      	add	r3, r1
 8001e60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e64:	e00a      	b.n	8001e7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	b2da      	uxtb	r2, r3
 8001e6a:	4908      	ldr	r1, [pc, #32]	; (8001e8c <__NVIC_SetPriority+0x50>)
 8001e6c:	79fb      	ldrb	r3, [r7, #7]
 8001e6e:	f003 030f 	and.w	r3, r3, #15
 8001e72:	3b04      	subs	r3, #4
 8001e74:	0112      	lsls	r2, r2, #4
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	440b      	add	r3, r1
 8001e7a:	761a      	strb	r2, [r3, #24]
}
 8001e7c:	bf00      	nop
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	e000e100 	.word	0xe000e100
 8001e8c:	e000ed00 	.word	0xe000ed00

08001e90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b089      	sub	sp, #36	; 0x24
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	60f8      	str	r0, [r7, #12]
 8001e98:	60b9      	str	r1, [r7, #8]
 8001e9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f003 0307 	and.w	r3, r3, #7
 8001ea2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f1c3 0307 	rsb	r3, r3, #7
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	bf28      	it	cs
 8001eae:	2304      	movcs	r3, #4
 8001eb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eb2:	69fb      	ldr	r3, [r7, #28]
 8001eb4:	3304      	adds	r3, #4
 8001eb6:	2b06      	cmp	r3, #6
 8001eb8:	d902      	bls.n	8001ec0 <NVIC_EncodePriority+0x30>
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3b03      	subs	r3, #3
 8001ebe:	e000      	b.n	8001ec2 <NVIC_EncodePriority+0x32>
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ec8:	69bb      	ldr	r3, [r7, #24]
 8001eca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ece:	43da      	mvns	r2, r3
 8001ed0:	68bb      	ldr	r3, [r7, #8]
 8001ed2:	401a      	ands	r2, r3
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ed8:	f04f 31ff 	mov.w	r1, #4294967295
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee2:	43d9      	mvns	r1, r3
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ee8:	4313      	orrs	r3, r2
         );
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3724      	adds	r7, #36	; 0x24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr

08001ef4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3b01      	subs	r3, #1
 8001f00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f04:	d301      	bcc.n	8001f0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f06:	2301      	movs	r3, #1
 8001f08:	e00f      	b.n	8001f2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f0a:	4a0a      	ldr	r2, [pc, #40]	; (8001f34 <SysTick_Config+0x40>)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f12:	210f      	movs	r1, #15
 8001f14:	f04f 30ff 	mov.w	r0, #4294967295
 8001f18:	f7ff ff90 	bl	8001e3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f1c:	4b05      	ldr	r3, [pc, #20]	; (8001f34 <SysTick_Config+0x40>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f22:	4b04      	ldr	r3, [pc, #16]	; (8001f34 <SysTick_Config+0x40>)
 8001f24:	2207      	movs	r2, #7
 8001f26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f28:	2300      	movs	r3, #0
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	e000e010 	.word	0xe000e010

08001f38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff ff2d 	bl	8001da0 <__NVIC_SetPriorityGrouping>
}
 8001f46:	bf00      	nop
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	b086      	sub	sp, #24
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	4603      	mov	r3, r0
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	607a      	str	r2, [r7, #4]
 8001f5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f60:	f7ff ff42 	bl	8001de8 <__NVIC_GetPriorityGrouping>
 8001f64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f66:	687a      	ldr	r2, [r7, #4]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	6978      	ldr	r0, [r7, #20]
 8001f6c:	f7ff ff90 	bl	8001e90 <NVIC_EncodePriority>
 8001f70:	4602      	mov	r2, r0
 8001f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f76:	4611      	mov	r1, r2
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff5f 	bl	8001e3c <__NVIC_SetPriority>
}
 8001f7e:	bf00      	nop
 8001f80:	3718      	adds	r7, #24
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff ff35 	bl	8001e04 <__NVIC_EnableIRQ>
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b082      	sub	sp, #8
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff ffa2 	bl	8001ef4 <SysTick_Config>
 8001fb0:	4603      	mov	r3, r0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001fba:	b480      	push	{r7}
 8001fbc:	b085      	sub	sp, #20
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d008      	beq.n	8001fe4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2204      	movs	r2, #4
 8001fd6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e020      	b.n	8002026 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f022 020e 	bic.w	r2, r2, #14
 8001ff2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f022 0201 	bic.w	r2, r2, #1
 8002002:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800200c:	2101      	movs	r1, #1
 800200e:	fa01 f202 	lsl.w	r2, r1, r2
 8002012:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2201      	movs	r2, #1
 8002018:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002024:	7bfb      	ldrb	r3, [r7, #15]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3714      	adds	r7, #20
 800202a:	46bd      	mov	sp, r7
 800202c:	bc80      	pop	{r7}
 800202e:	4770      	bx	lr

08002030 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002038:	2300      	movs	r3, #0
 800203a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002042:	b2db      	uxtb	r3, r3
 8002044:	2b02      	cmp	r3, #2
 8002046:	d005      	beq.n	8002054 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2204      	movs	r2, #4
 800204c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	73fb      	strb	r3, [r7, #15]
 8002052:	e051      	b.n	80020f8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 020e 	bic.w	r2, r2, #14
 8002062:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	4a22      	ldr	r2, [pc, #136]	; (8002104 <HAL_DMA_Abort_IT+0xd4>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d029      	beq.n	80020d2 <HAL_DMA_Abort_IT+0xa2>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a21      	ldr	r2, [pc, #132]	; (8002108 <HAL_DMA_Abort_IT+0xd8>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d022      	beq.n	80020ce <HAL_DMA_Abort_IT+0x9e>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a1f      	ldr	r2, [pc, #124]	; (800210c <HAL_DMA_Abort_IT+0xdc>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d01a      	beq.n	80020c8 <HAL_DMA_Abort_IT+0x98>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a1e      	ldr	r2, [pc, #120]	; (8002110 <HAL_DMA_Abort_IT+0xe0>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d012      	beq.n	80020c2 <HAL_DMA_Abort_IT+0x92>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a1c      	ldr	r2, [pc, #112]	; (8002114 <HAL_DMA_Abort_IT+0xe4>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d00a      	beq.n	80020bc <HAL_DMA_Abort_IT+0x8c>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a1b      	ldr	r2, [pc, #108]	; (8002118 <HAL_DMA_Abort_IT+0xe8>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d102      	bne.n	80020b6 <HAL_DMA_Abort_IT+0x86>
 80020b0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80020b4:	e00e      	b.n	80020d4 <HAL_DMA_Abort_IT+0xa4>
 80020b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020ba:	e00b      	b.n	80020d4 <HAL_DMA_Abort_IT+0xa4>
 80020bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80020c0:	e008      	b.n	80020d4 <HAL_DMA_Abort_IT+0xa4>
 80020c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020c6:	e005      	b.n	80020d4 <HAL_DMA_Abort_IT+0xa4>
 80020c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020cc:	e002      	b.n	80020d4 <HAL_DMA_Abort_IT+0xa4>
 80020ce:	2310      	movs	r3, #16
 80020d0:	e000      	b.n	80020d4 <HAL_DMA_Abort_IT+0xa4>
 80020d2:	2301      	movs	r3, #1
 80020d4:	4a11      	ldr	r2, [pc, #68]	; (800211c <HAL_DMA_Abort_IT+0xec>)
 80020d6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d003      	beq.n	80020f8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	4798      	blx	r3
    } 
  }
  return status;
 80020f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40020008 	.word	0x40020008
 8002108:	4002001c 	.word	0x4002001c
 800210c:	40020030 	.word	0x40020030
 8002110:	40020044 	.word	0x40020044
 8002114:	40020058 	.word	0x40020058
 8002118:	4002006c 	.word	0x4002006c
 800211c:	40020000 	.word	0x40020000

08002120 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002120:	b480      	push	{r7}
 8002122:	b08b      	sub	sp, #44	; 0x2c
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
 8002128:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800212a:	2300      	movs	r3, #0
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800212e:	2300      	movs	r3, #0
 8002130:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002132:	e169      	b.n	8002408 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002134:	2201      	movs	r2, #1
 8002136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002138:	fa02 f303 	lsl.w	r3, r2, r3
 800213c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	69fa      	ldr	r2, [r7, #28]
 8002144:	4013      	ands	r3, r2
 8002146:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002148:	69ba      	ldr	r2, [r7, #24]
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	429a      	cmp	r2, r3
 800214e:	f040 8158 	bne.w	8002402 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	4a9a      	ldr	r2, [pc, #616]	; (80023c0 <HAL_GPIO_Init+0x2a0>)
 8002158:	4293      	cmp	r3, r2
 800215a:	d05e      	beq.n	800221a <HAL_GPIO_Init+0xfa>
 800215c:	4a98      	ldr	r2, [pc, #608]	; (80023c0 <HAL_GPIO_Init+0x2a0>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d875      	bhi.n	800224e <HAL_GPIO_Init+0x12e>
 8002162:	4a98      	ldr	r2, [pc, #608]	; (80023c4 <HAL_GPIO_Init+0x2a4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d058      	beq.n	800221a <HAL_GPIO_Init+0xfa>
 8002168:	4a96      	ldr	r2, [pc, #600]	; (80023c4 <HAL_GPIO_Init+0x2a4>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d86f      	bhi.n	800224e <HAL_GPIO_Init+0x12e>
 800216e:	4a96      	ldr	r2, [pc, #600]	; (80023c8 <HAL_GPIO_Init+0x2a8>)
 8002170:	4293      	cmp	r3, r2
 8002172:	d052      	beq.n	800221a <HAL_GPIO_Init+0xfa>
 8002174:	4a94      	ldr	r2, [pc, #592]	; (80023c8 <HAL_GPIO_Init+0x2a8>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d869      	bhi.n	800224e <HAL_GPIO_Init+0x12e>
 800217a:	4a94      	ldr	r2, [pc, #592]	; (80023cc <HAL_GPIO_Init+0x2ac>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d04c      	beq.n	800221a <HAL_GPIO_Init+0xfa>
 8002180:	4a92      	ldr	r2, [pc, #584]	; (80023cc <HAL_GPIO_Init+0x2ac>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d863      	bhi.n	800224e <HAL_GPIO_Init+0x12e>
 8002186:	4a92      	ldr	r2, [pc, #584]	; (80023d0 <HAL_GPIO_Init+0x2b0>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d046      	beq.n	800221a <HAL_GPIO_Init+0xfa>
 800218c:	4a90      	ldr	r2, [pc, #576]	; (80023d0 <HAL_GPIO_Init+0x2b0>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d85d      	bhi.n	800224e <HAL_GPIO_Init+0x12e>
 8002192:	2b12      	cmp	r3, #18
 8002194:	d82a      	bhi.n	80021ec <HAL_GPIO_Init+0xcc>
 8002196:	2b12      	cmp	r3, #18
 8002198:	d859      	bhi.n	800224e <HAL_GPIO_Init+0x12e>
 800219a:	a201      	add	r2, pc, #4	; (adr r2, 80021a0 <HAL_GPIO_Init+0x80>)
 800219c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021a0:	0800221b 	.word	0x0800221b
 80021a4:	080021f5 	.word	0x080021f5
 80021a8:	08002207 	.word	0x08002207
 80021ac:	08002249 	.word	0x08002249
 80021b0:	0800224f 	.word	0x0800224f
 80021b4:	0800224f 	.word	0x0800224f
 80021b8:	0800224f 	.word	0x0800224f
 80021bc:	0800224f 	.word	0x0800224f
 80021c0:	0800224f 	.word	0x0800224f
 80021c4:	0800224f 	.word	0x0800224f
 80021c8:	0800224f 	.word	0x0800224f
 80021cc:	0800224f 	.word	0x0800224f
 80021d0:	0800224f 	.word	0x0800224f
 80021d4:	0800224f 	.word	0x0800224f
 80021d8:	0800224f 	.word	0x0800224f
 80021dc:	0800224f 	.word	0x0800224f
 80021e0:	0800224f 	.word	0x0800224f
 80021e4:	080021fd 	.word	0x080021fd
 80021e8:	08002211 	.word	0x08002211
 80021ec:	4a79      	ldr	r2, [pc, #484]	; (80023d4 <HAL_GPIO_Init+0x2b4>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d013      	beq.n	800221a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80021f2:	e02c      	b.n	800224e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	623b      	str	r3, [r7, #32]
          break;
 80021fa:	e029      	b.n	8002250 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	3304      	adds	r3, #4
 8002202:	623b      	str	r3, [r7, #32]
          break;
 8002204:	e024      	b.n	8002250 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	3308      	adds	r3, #8
 800220c:	623b      	str	r3, [r7, #32]
          break;
 800220e:	e01f      	b.n	8002250 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	330c      	adds	r3, #12
 8002216:	623b      	str	r3, [r7, #32]
          break;
 8002218:	e01a      	b.n	8002250 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d102      	bne.n	8002228 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002222:	2304      	movs	r3, #4
 8002224:	623b      	str	r3, [r7, #32]
          break;
 8002226:	e013      	b.n	8002250 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d105      	bne.n	800223c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002230:	2308      	movs	r3, #8
 8002232:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	69fa      	ldr	r2, [r7, #28]
 8002238:	611a      	str	r2, [r3, #16]
          break;
 800223a:	e009      	b.n	8002250 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800223c:	2308      	movs	r3, #8
 800223e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	69fa      	ldr	r2, [r7, #28]
 8002244:	615a      	str	r2, [r3, #20]
          break;
 8002246:	e003      	b.n	8002250 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002248:	2300      	movs	r3, #0
 800224a:	623b      	str	r3, [r7, #32]
          break;
 800224c:	e000      	b.n	8002250 <HAL_GPIO_Init+0x130>
          break;
 800224e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	2bff      	cmp	r3, #255	; 0xff
 8002254:	d801      	bhi.n	800225a <HAL_GPIO_Init+0x13a>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	e001      	b.n	800225e <HAL_GPIO_Init+0x13e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	3304      	adds	r3, #4
 800225e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	2bff      	cmp	r3, #255	; 0xff
 8002264:	d802      	bhi.n	800226c <HAL_GPIO_Init+0x14c>
 8002266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	e002      	b.n	8002272 <HAL_GPIO_Init+0x152>
 800226c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226e:	3b08      	subs	r3, #8
 8002270:	009b      	lsls	r3, r3, #2
 8002272:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002274:	697b      	ldr	r3, [r7, #20]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	210f      	movs	r1, #15
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	fa01 f303 	lsl.w	r3, r1, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	401a      	ands	r2, r3
 8002284:	6a39      	ldr	r1, [r7, #32]
 8002286:	693b      	ldr	r3, [r7, #16]
 8002288:	fa01 f303 	lsl.w	r3, r1, r3
 800228c:	431a      	orrs	r2, r3
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800229a:	2b00      	cmp	r3, #0
 800229c:	f000 80b1 	beq.w	8002402 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80022a0:	4b4d      	ldr	r3, [pc, #308]	; (80023d8 <HAL_GPIO_Init+0x2b8>)
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	4a4c      	ldr	r2, [pc, #304]	; (80023d8 <HAL_GPIO_Init+0x2b8>)
 80022a6:	f043 0301 	orr.w	r3, r3, #1
 80022aa:	6193      	str	r3, [r2, #24]
 80022ac:	4b4a      	ldr	r3, [pc, #296]	; (80023d8 <HAL_GPIO_Init+0x2b8>)
 80022ae:	699b      	ldr	r3, [r3, #24]
 80022b0:	f003 0301 	and.w	r3, r3, #1
 80022b4:	60bb      	str	r3, [r7, #8]
 80022b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80022b8:	4a48      	ldr	r2, [pc, #288]	; (80023dc <HAL_GPIO_Init+0x2bc>)
 80022ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022bc:	089b      	lsrs	r3, r3, #2
 80022be:	3302      	adds	r3, #2
 80022c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	220f      	movs	r2, #15
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	43db      	mvns	r3, r3
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	4013      	ands	r3, r2
 80022da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a40      	ldr	r2, [pc, #256]	; (80023e0 <HAL_GPIO_Init+0x2c0>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d013      	beq.n	800230c <HAL_GPIO_Init+0x1ec>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a3f      	ldr	r2, [pc, #252]	; (80023e4 <HAL_GPIO_Init+0x2c4>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d00d      	beq.n	8002308 <HAL_GPIO_Init+0x1e8>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a3e      	ldr	r2, [pc, #248]	; (80023e8 <HAL_GPIO_Init+0x2c8>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d007      	beq.n	8002304 <HAL_GPIO_Init+0x1e4>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a3d      	ldr	r2, [pc, #244]	; (80023ec <HAL_GPIO_Init+0x2cc>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d101      	bne.n	8002300 <HAL_GPIO_Init+0x1e0>
 80022fc:	2303      	movs	r3, #3
 80022fe:	e006      	b.n	800230e <HAL_GPIO_Init+0x1ee>
 8002300:	2304      	movs	r3, #4
 8002302:	e004      	b.n	800230e <HAL_GPIO_Init+0x1ee>
 8002304:	2302      	movs	r3, #2
 8002306:	e002      	b.n	800230e <HAL_GPIO_Init+0x1ee>
 8002308:	2301      	movs	r3, #1
 800230a:	e000      	b.n	800230e <HAL_GPIO_Init+0x1ee>
 800230c:	2300      	movs	r3, #0
 800230e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002310:	f002 0203 	and.w	r2, r2, #3
 8002314:	0092      	lsls	r2, r2, #2
 8002316:	4093      	lsls	r3, r2
 8002318:	68fa      	ldr	r2, [r7, #12]
 800231a:	4313      	orrs	r3, r2
 800231c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800231e:	492f      	ldr	r1, [pc, #188]	; (80023dc <HAL_GPIO_Init+0x2bc>)
 8002320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002322:	089b      	lsrs	r3, r3, #2
 8002324:	3302      	adds	r3, #2
 8002326:	68fa      	ldr	r2, [r7, #12]
 8002328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d006      	beq.n	8002346 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002338:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	492c      	ldr	r1, [pc, #176]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	4313      	orrs	r3, r2
 8002342:	608b      	str	r3, [r1, #8]
 8002344:	e006      	b.n	8002354 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002346:	4b2a      	ldr	r3, [pc, #168]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 8002348:	689a      	ldr	r2, [r3, #8]
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	43db      	mvns	r3, r3
 800234e:	4928      	ldr	r1, [pc, #160]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 8002350:	4013      	ands	r3, r2
 8002352:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d006      	beq.n	800236e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002360:	4b23      	ldr	r3, [pc, #140]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 8002362:	68da      	ldr	r2, [r3, #12]
 8002364:	4922      	ldr	r1, [pc, #136]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 8002366:	69bb      	ldr	r3, [r7, #24]
 8002368:	4313      	orrs	r3, r2
 800236a:	60cb      	str	r3, [r1, #12]
 800236c:	e006      	b.n	800237c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800236e:	4b20      	ldr	r3, [pc, #128]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 8002370:	68da      	ldr	r2, [r3, #12]
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	43db      	mvns	r3, r3
 8002376:	491e      	ldr	r1, [pc, #120]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 8002378:	4013      	ands	r3, r2
 800237a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d006      	beq.n	8002396 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002388:	4b19      	ldr	r3, [pc, #100]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 800238a:	685a      	ldr	r2, [r3, #4]
 800238c:	4918      	ldr	r1, [pc, #96]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 800238e:	69bb      	ldr	r3, [r7, #24]
 8002390:	4313      	orrs	r3, r2
 8002392:	604b      	str	r3, [r1, #4]
 8002394:	e006      	b.n	80023a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002396:	4b16      	ldr	r3, [pc, #88]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 8002398:	685a      	ldr	r2, [r3, #4]
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	43db      	mvns	r3, r3
 800239e:	4914      	ldr	r1, [pc, #80]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 80023a0:	4013      	ands	r3, r2
 80023a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d021      	beq.n	80023f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80023b0:	4b0f      	ldr	r3, [pc, #60]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	490e      	ldr	r1, [pc, #56]	; (80023f0 <HAL_GPIO_Init+0x2d0>)
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	600b      	str	r3, [r1, #0]
 80023bc:	e021      	b.n	8002402 <HAL_GPIO_Init+0x2e2>
 80023be:	bf00      	nop
 80023c0:	10320000 	.word	0x10320000
 80023c4:	10310000 	.word	0x10310000
 80023c8:	10220000 	.word	0x10220000
 80023cc:	10210000 	.word	0x10210000
 80023d0:	10120000 	.word	0x10120000
 80023d4:	10110000 	.word	0x10110000
 80023d8:	40021000 	.word	0x40021000
 80023dc:	40010000 	.word	0x40010000
 80023e0:	40010800 	.word	0x40010800
 80023e4:	40010c00 	.word	0x40010c00
 80023e8:	40011000 	.word	0x40011000
 80023ec:	40011400 	.word	0x40011400
 80023f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023f4:	4b0b      	ldr	r3, [pc, #44]	; (8002424 <HAL_GPIO_Init+0x304>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	43db      	mvns	r3, r3
 80023fc:	4909      	ldr	r1, [pc, #36]	; (8002424 <HAL_GPIO_Init+0x304>)
 80023fe:	4013      	ands	r3, r2
 8002400:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002404:	3301      	adds	r3, #1
 8002406:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240e:	fa22 f303 	lsr.w	r3, r2, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	f47f ae8e 	bne.w	8002134 <HAL_GPIO_Init+0x14>
  }
}
 8002418:	bf00      	nop
 800241a:	bf00      	nop
 800241c:	372c      	adds	r7, #44	; 0x2c
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr
 8002424:	40010400 	.word	0x40010400

08002428 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
 8002430:	460b      	mov	r3, r1
 8002432:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689a      	ldr	r2, [r3, #8]
 8002438:	887b      	ldrh	r3, [r7, #2]
 800243a:	4013      	ands	r3, r2
 800243c:	2b00      	cmp	r3, #0
 800243e:	d002      	beq.n	8002446 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002440:	2301      	movs	r3, #1
 8002442:	73fb      	strb	r3, [r7, #15]
 8002444:	e001      	b.n	800244a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002446:	2300      	movs	r3, #0
 8002448:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800244a:	7bfb      	ldrb	r3, [r7, #15]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3714      	adds	r7, #20
 8002450:	46bd      	mov	sp, r7
 8002452:	bc80      	pop	{r7}
 8002454:	4770      	bx	lr

08002456 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002456:	b480      	push	{r7}
 8002458:	b083      	sub	sp, #12
 800245a:	af00      	add	r7, sp, #0
 800245c:	6078      	str	r0, [r7, #4]
 800245e:	460b      	mov	r3, r1
 8002460:	807b      	strh	r3, [r7, #2]
 8002462:	4613      	mov	r3, r2
 8002464:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002466:	787b      	ldrb	r3, [r7, #1]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800246c:	887a      	ldrh	r2, [r7, #2]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002472:	e003      	b.n	800247c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002474:	887b      	ldrh	r3, [r7, #2]
 8002476:	041a      	lsls	r2, r3, #16
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	611a      	str	r2, [r3, #16]
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
	...

08002488 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b084      	sub	sp, #16
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e12b      	b.n	80026f2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d106      	bne.n	80024b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2200      	movs	r2, #0
 80024aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	f7ff fa0e 	bl	80018d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2224      	movs	r2, #36	; 0x24
 80024b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0201 	bic.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80024da:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80024ea:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80024ec:	f001 f832 	bl	8003554 <HAL_RCC_GetPCLK1Freq>
 80024f0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	4a81      	ldr	r2, [pc, #516]	; (80026fc <HAL_I2C_Init+0x274>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d807      	bhi.n	800250c <HAL_I2C_Init+0x84>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	4a80      	ldr	r2, [pc, #512]	; (8002700 <HAL_I2C_Init+0x278>)
 8002500:	4293      	cmp	r3, r2
 8002502:	bf94      	ite	ls
 8002504:	2301      	movls	r3, #1
 8002506:	2300      	movhi	r3, #0
 8002508:	b2db      	uxtb	r3, r3
 800250a:	e006      	b.n	800251a <HAL_I2C_Init+0x92>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4a7d      	ldr	r2, [pc, #500]	; (8002704 <HAL_I2C_Init+0x27c>)
 8002510:	4293      	cmp	r3, r2
 8002512:	bf94      	ite	ls
 8002514:	2301      	movls	r3, #1
 8002516:	2300      	movhi	r3, #0
 8002518:	b2db      	uxtb	r3, r3
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e0e7      	b.n	80026f2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	4a78      	ldr	r2, [pc, #480]	; (8002708 <HAL_I2C_Init+0x280>)
 8002526:	fba2 2303 	umull	r2, r3, r2, r3
 800252a:	0c9b      	lsrs	r3, r3, #18
 800252c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68ba      	ldr	r2, [r7, #8]
 800253e:	430a      	orrs	r2, r1
 8002540:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	4a6a      	ldr	r2, [pc, #424]	; (80026fc <HAL_I2C_Init+0x274>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d802      	bhi.n	800255c <HAL_I2C_Init+0xd4>
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	3301      	adds	r3, #1
 800255a:	e009      	b.n	8002570 <HAL_I2C_Init+0xe8>
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002562:	fb02 f303 	mul.w	r3, r2, r3
 8002566:	4a69      	ldr	r2, [pc, #420]	; (800270c <HAL_I2C_Init+0x284>)
 8002568:	fba2 2303 	umull	r2, r3, r2, r3
 800256c:	099b      	lsrs	r3, r3, #6
 800256e:	3301      	adds	r3, #1
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	6812      	ldr	r2, [r2, #0]
 8002574:	430b      	orrs	r3, r1
 8002576:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002582:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	495c      	ldr	r1, [pc, #368]	; (80026fc <HAL_I2C_Init+0x274>)
 800258c:	428b      	cmp	r3, r1
 800258e:	d819      	bhi.n	80025c4 <HAL_I2C_Init+0x13c>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	1e59      	subs	r1, r3, #1
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	fbb1 f3f3 	udiv	r3, r1, r3
 800259e:	1c59      	adds	r1, r3, #1
 80025a0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80025a4:	400b      	ands	r3, r1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00a      	beq.n	80025c0 <HAL_I2C_Init+0x138>
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	1e59      	subs	r1, r3, #1
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	fbb1 f3f3 	udiv	r3, r1, r3
 80025b8:	3301      	adds	r3, #1
 80025ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025be:	e051      	b.n	8002664 <HAL_I2C_Init+0x1dc>
 80025c0:	2304      	movs	r3, #4
 80025c2:	e04f      	b.n	8002664 <HAL_I2C_Init+0x1dc>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d111      	bne.n	80025f0 <HAL_I2C_Init+0x168>
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	1e58      	subs	r0, r3, #1
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6859      	ldr	r1, [r3, #4]
 80025d4:	460b      	mov	r3, r1
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	440b      	add	r3, r1
 80025da:	fbb0 f3f3 	udiv	r3, r0, r3
 80025de:	3301      	adds	r3, #1
 80025e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	bf0c      	ite	eq
 80025e8:	2301      	moveq	r3, #1
 80025ea:	2300      	movne	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	e012      	b.n	8002616 <HAL_I2C_Init+0x18e>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	1e58      	subs	r0, r3, #1
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6859      	ldr	r1, [r3, #4]
 80025f8:	460b      	mov	r3, r1
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	440b      	add	r3, r1
 80025fe:	0099      	lsls	r1, r3, #2
 8002600:	440b      	add	r3, r1
 8002602:	fbb0 f3f3 	udiv	r3, r0, r3
 8002606:	3301      	adds	r3, #1
 8002608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800260c:	2b00      	cmp	r3, #0
 800260e:	bf0c      	ite	eq
 8002610:	2301      	moveq	r3, #1
 8002612:	2300      	movne	r3, #0
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <HAL_I2C_Init+0x196>
 800261a:	2301      	movs	r3, #1
 800261c:	e022      	b.n	8002664 <HAL_I2C_Init+0x1dc>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10e      	bne.n	8002644 <HAL_I2C_Init+0x1bc>
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	1e58      	subs	r0, r3, #1
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6859      	ldr	r1, [r3, #4]
 800262e:	460b      	mov	r3, r1
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	440b      	add	r3, r1
 8002634:	fbb0 f3f3 	udiv	r3, r0, r3
 8002638:	3301      	adds	r3, #1
 800263a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800263e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002642:	e00f      	b.n	8002664 <HAL_I2C_Init+0x1dc>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	1e58      	subs	r0, r3, #1
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6859      	ldr	r1, [r3, #4]
 800264c:	460b      	mov	r3, r1
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	440b      	add	r3, r1
 8002652:	0099      	lsls	r1, r3, #2
 8002654:	440b      	add	r3, r1
 8002656:	fbb0 f3f3 	udiv	r3, r0, r3
 800265a:	3301      	adds	r3, #1
 800265c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002660:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002664:	6879      	ldr	r1, [r7, #4]
 8002666:	6809      	ldr	r1, [r1, #0]
 8002668:	4313      	orrs	r3, r2
 800266a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69da      	ldr	r2, [r3, #28]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6a1b      	ldr	r3, [r3, #32]
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002692:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	6911      	ldr	r1, [r2, #16]
 800269a:	687a      	ldr	r2, [r7, #4]
 800269c:	68d2      	ldr	r2, [r2, #12]
 800269e:	4311      	orrs	r1, r2
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	6812      	ldr	r2, [r2, #0]
 80026a4:	430b      	orrs	r3, r1
 80026a6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	695a      	ldr	r2, [r3, #20]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	431a      	orrs	r2, r3
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	430a      	orrs	r2, r1
 80026c2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f042 0201 	orr.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2220      	movs	r2, #32
 80026de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	000186a0 	.word	0x000186a0
 8002700:	001e847f 	.word	0x001e847f
 8002704:	003d08ff 	.word	0x003d08ff
 8002708:	431bde83 	.word	0x431bde83
 800270c:	10624dd3 	.word	0x10624dd3

08002710 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b088      	sub	sp, #32
 8002714:	af02      	add	r7, sp, #8
 8002716:	60f8      	str	r0, [r7, #12]
 8002718:	607a      	str	r2, [r7, #4]
 800271a:	461a      	mov	r2, r3
 800271c:	460b      	mov	r3, r1
 800271e:	817b      	strh	r3, [r7, #10]
 8002720:	4613      	mov	r3, r2
 8002722:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002724:	f7ff fb0e 	bl	8001d44 <HAL_GetTick>
 8002728:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002730:	b2db      	uxtb	r3, r3
 8002732:	2b20      	cmp	r3, #32
 8002734:	f040 80e0 	bne.w	80028f8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	2319      	movs	r3, #25
 800273e:	2201      	movs	r2, #1
 8002740:	4970      	ldr	r1, [pc, #448]	; (8002904 <HAL_I2C_Master_Transmit+0x1f4>)
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f000 f964 	bl	8002a10 <I2C_WaitOnFlagUntilTimeout>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800274e:	2302      	movs	r3, #2
 8002750:	e0d3      	b.n	80028fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_I2C_Master_Transmit+0x50>
 800275c:	2302      	movs	r3, #2
 800275e:	e0cc      	b.n	80028fa <HAL_I2C_Master_Transmit+0x1ea>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	2b01      	cmp	r3, #1
 8002774:	d007      	beq.n	8002786 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f042 0201 	orr.w	r2, r2, #1
 8002784:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002794:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2221      	movs	r2, #33	; 0x21
 800279a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2210      	movs	r2, #16
 80027a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2200      	movs	r2, #0
 80027aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	893a      	ldrh	r2, [r7, #8]
 80027b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027bc:	b29a      	uxth	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4a50      	ldr	r2, [pc, #320]	; (8002908 <HAL_I2C_Master_Transmit+0x1f8>)
 80027c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80027c8:	8979      	ldrh	r1, [r7, #10]
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	6a3a      	ldr	r2, [r7, #32]
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f89c 	bl	800290c <I2C_MasterRequestWrite>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e08d      	b.n	80028fa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027de:	2300      	movs	r3, #0
 80027e0:	613b      	str	r3, [r7, #16]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	695b      	ldr	r3, [r3, #20]
 80027e8:	613b      	str	r3, [r7, #16]
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80027f4:	e066      	b.n	80028c4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	6a39      	ldr	r1, [r7, #32]
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fa22 	bl	8002c44 <I2C_WaitOnTXEFlagUntilTimeout>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d00d      	beq.n	8002822 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	2b04      	cmp	r3, #4
 800280c:	d107      	bne.n	800281e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800281c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e06b      	b.n	80028fa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002826:	781a      	ldrb	r2, [r3, #0]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002832:	1c5a      	adds	r2, r3, #1
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800283c:	b29b      	uxth	r3, r3
 800283e:	3b01      	subs	r3, #1
 8002840:	b29a      	uxth	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800284a:	3b01      	subs	r3, #1
 800284c:	b29a      	uxth	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	f003 0304 	and.w	r3, r3, #4
 800285c:	2b04      	cmp	r3, #4
 800285e:	d11b      	bne.n	8002898 <HAL_I2C_Master_Transmit+0x188>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002864:	2b00      	cmp	r3, #0
 8002866:	d017      	beq.n	8002898 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286c:	781a      	ldrb	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002878:	1c5a      	adds	r2, r3, #1
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002882:	b29b      	uxth	r3, r3
 8002884:	3b01      	subs	r3, #1
 8002886:	b29a      	uxth	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002890:	3b01      	subs	r3, #1
 8002892:	b29a      	uxth	r2, r3
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	6a39      	ldr	r1, [r7, #32]
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f000 fa19 	bl	8002cd4 <I2C_WaitOnBTFFlagUntilTimeout>
 80028a2:	4603      	mov	r3, r0
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00d      	beq.n	80028c4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ac:	2b04      	cmp	r3, #4
 80028ae:	d107      	bne.n	80028c0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028be:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e01a      	b.n	80028fa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d194      	bne.n	80027f6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2220      	movs	r2, #32
 80028e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2200      	movs	r2, #0
 80028f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80028f4:	2300      	movs	r3, #0
 80028f6:	e000      	b.n	80028fa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80028f8:	2302      	movs	r3, #2
  }
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	3718      	adds	r7, #24
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	00100002 	.word	0x00100002
 8002908:	ffff0000 	.word	0xffff0000

0800290c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b088      	sub	sp, #32
 8002910:	af02      	add	r7, sp, #8
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	607a      	str	r2, [r7, #4]
 8002916:	603b      	str	r3, [r7, #0]
 8002918:	460b      	mov	r3, r1
 800291a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002920:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	2b08      	cmp	r3, #8
 8002926:	d006      	beq.n	8002936 <I2C_MasterRequestWrite+0x2a>
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d003      	beq.n	8002936 <I2C_MasterRequestWrite+0x2a>
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002934:	d108      	bne.n	8002948 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	e00b      	b.n	8002960 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294c:	2b12      	cmp	r3, #18
 800294e:	d107      	bne.n	8002960 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800295e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	9300      	str	r3, [sp, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800296c:	68f8      	ldr	r0, [r7, #12]
 800296e:	f000 f84f 	bl	8002a10 <I2C_WaitOnFlagUntilTimeout>
 8002972:	4603      	mov	r3, r0
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00d      	beq.n	8002994 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002982:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002986:	d103      	bne.n	8002990 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800298e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e035      	b.n	8002a00 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	691b      	ldr	r3, [r3, #16]
 8002998:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800299c:	d108      	bne.n	80029b0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800299e:	897b      	ldrh	r3, [r7, #10]
 80029a0:	b2db      	uxtb	r3, r3
 80029a2:	461a      	mov	r2, r3
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80029ac:	611a      	str	r2, [r3, #16]
 80029ae:	e01b      	b.n	80029e8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80029b0:	897b      	ldrh	r3, [r7, #10]
 80029b2:	11db      	asrs	r3, r3, #7
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	f003 0306 	and.w	r3, r3, #6
 80029ba:	b2db      	uxtb	r3, r3
 80029bc:	f063 030f 	orn	r3, r3, #15
 80029c0:	b2da      	uxtb	r2, r3
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	687a      	ldr	r2, [r7, #4]
 80029cc:	490e      	ldr	r1, [pc, #56]	; (8002a08 <I2C_MasterRequestWrite+0xfc>)
 80029ce:	68f8      	ldr	r0, [r7, #12]
 80029d0:	f000 f898 	bl	8002b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029d4:	4603      	mov	r3, r0
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d001      	beq.n	80029de <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80029da:	2301      	movs	r3, #1
 80029dc:	e010      	b.n	8002a00 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80029de:	897b      	ldrh	r3, [r7, #10]
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	4907      	ldr	r1, [pc, #28]	; (8002a0c <I2C_MasterRequestWrite+0x100>)
 80029ee:	68f8      	ldr	r0, [r7, #12]
 80029f0:	f000 f888 	bl	8002b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80029fa:	2301      	movs	r3, #1
 80029fc:	e000      	b.n	8002a00 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3718      	adds	r7, #24
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	00010008 	.word	0x00010008
 8002a0c:	00010002 	.word	0x00010002

08002a10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a20:	e048      	b.n	8002ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a28:	d044      	beq.n	8002ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a2a:	f7ff f98b 	bl	8001d44 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	69bb      	ldr	r3, [r7, #24]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d302      	bcc.n	8002a40 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d139      	bne.n	8002ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	0c1b      	lsrs	r3, r3, #16
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d10d      	bne.n	8002a66 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	43da      	mvns	r2, r3
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	4013      	ands	r3, r2
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	bf0c      	ite	eq
 8002a5c:	2301      	moveq	r3, #1
 8002a5e:	2300      	movne	r3, #0
 8002a60:	b2db      	uxtb	r3, r3
 8002a62:	461a      	mov	r2, r3
 8002a64:	e00c      	b.n	8002a80 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	43da      	mvns	r2, r3
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	4013      	ands	r3, r2
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	bf0c      	ite	eq
 8002a78:	2301      	moveq	r3, #1
 8002a7a:	2300      	movne	r3, #0
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	461a      	mov	r2, r3
 8002a80:	79fb      	ldrb	r3, [r7, #7]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d116      	bne.n	8002ab4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2220      	movs	r2, #32
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2200      	movs	r2, #0
 8002a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa0:	f043 0220 	orr.w	r2, r3, #32
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e023      	b.n	8002afc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	0c1b      	lsrs	r3, r3, #16
 8002ab8:	b2db      	uxtb	r3, r3
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d10d      	bne.n	8002ada <I2C_WaitOnFlagUntilTimeout+0xca>
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	43da      	mvns	r2, r3
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	b29b      	uxth	r3, r3
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	bf0c      	ite	eq
 8002ad0:	2301      	moveq	r3, #1
 8002ad2:	2300      	movne	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	e00c      	b.n	8002af4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	43da      	mvns	r2, r3
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	bf0c      	ite	eq
 8002aec:	2301      	moveq	r3, #1
 8002aee:	2300      	movne	r3, #0
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	461a      	mov	r2, r3
 8002af4:	79fb      	ldrb	r3, [r7, #7]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	d093      	beq.n	8002a22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002afa:	2300      	movs	r3, #0
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	607a      	str	r2, [r7, #4]
 8002b10:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b12:	e071      	b.n	8002bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	695b      	ldr	r3, [r3, #20]
 8002b1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b22:	d123      	bne.n	8002b6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b32:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2220      	movs	r2, #32
 8002b48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b58:	f043 0204 	orr.w	r2, r3, #4
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b68:	2301      	movs	r3, #1
 8002b6a:	e067      	b.n	8002c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b72:	d041      	beq.n	8002bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b74:	f7ff f8e6 	bl	8001d44 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d302      	bcc.n	8002b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d136      	bne.n	8002bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	0c1b      	lsrs	r3, r3, #16
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d10c      	bne.n	8002bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	43da      	mvns	r2, r3
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	b29b      	uxth	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	bf14      	ite	ne
 8002ba6:	2301      	movne	r3, #1
 8002ba8:	2300      	moveq	r3, #0
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	e00b      	b.n	8002bc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	43da      	mvns	r2, r3
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	4013      	ands	r3, r2
 8002bba:	b29b      	uxth	r3, r3
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	bf14      	ite	ne
 8002bc0:	2301      	movne	r3, #1
 8002bc2:	2300      	moveq	r3, #0
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d016      	beq.n	8002bf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2220      	movs	r2, #32
 8002bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be4:	f043 0220 	orr.w	r2, r3, #32
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e021      	b.n	8002c3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	0c1b      	lsrs	r3, r3, #16
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d10c      	bne.n	8002c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	695b      	ldr	r3, [r3, #20]
 8002c08:	43da      	mvns	r2, r3
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	b29b      	uxth	r3, r3
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	bf14      	ite	ne
 8002c14:	2301      	movne	r3, #1
 8002c16:	2300      	moveq	r3, #0
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	e00b      	b.n	8002c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	699b      	ldr	r3, [r3, #24]
 8002c22:	43da      	mvns	r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	4013      	ands	r3, r2
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	bf14      	ite	ne
 8002c2e:	2301      	movne	r3, #1
 8002c30:	2300      	moveq	r3, #0
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	f47f af6d 	bne.w	8002b14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}

08002c44 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c50:	e034      	b.n	8002cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c52:	68f8      	ldr	r0, [r7, #12]
 8002c54:	f000 f886 	bl	8002d64 <I2C_IsAcknowledgeFailed>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d001      	beq.n	8002c62 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e034      	b.n	8002ccc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c68:	d028      	beq.n	8002cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c6a:	f7ff f86b 	bl	8001d44 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	68ba      	ldr	r2, [r7, #8]
 8002c76:	429a      	cmp	r2, r3
 8002c78:	d302      	bcc.n	8002c80 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d11d      	bne.n	8002cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c8a:	2b80      	cmp	r3, #128	; 0x80
 8002c8c:	d016      	beq.n	8002cbc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2200      	movs	r2, #0
 8002c92:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2220      	movs	r2, #32
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca8:	f043 0220 	orr.w	r2, r3, #32
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e007      	b.n	8002ccc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc6:	2b80      	cmp	r3, #128	; 0x80
 8002cc8:	d1c3      	bne.n	8002c52 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ce0:	e034      	b.n	8002d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 f83e 	bl	8002d64 <I2C_IsAcknowledgeFailed>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e034      	b.n	8002d5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cf8:	d028      	beq.n	8002d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cfa:	f7ff f823 	bl	8001d44 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	429a      	cmp	r2, r3
 8002d08:	d302      	bcc.n	8002d10 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d11d      	bne.n	8002d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	695b      	ldr	r3, [r3, #20]
 8002d16:	f003 0304 	and.w	r3, r3, #4
 8002d1a:	2b04      	cmp	r3, #4
 8002d1c:	d016      	beq.n	8002d4c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2220      	movs	r2, #32
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d38:	f043 0220 	orr.w	r2, r3, #32
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e007      	b.n	8002d5c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	f003 0304 	and.w	r3, r3, #4
 8002d56:	2b04      	cmp	r3, #4
 8002d58:	d1c3      	bne.n	8002ce2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d5a:	2300      	movs	r3, #0
}
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	695b      	ldr	r3, [r3, #20]
 8002d72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d7a:	d11b      	bne.n	8002db4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da0:	f043 0204 	orr.w	r2, r3, #4
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2200      	movs	r2, #0
 8002dac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e000      	b.n	8002db6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002db4:	2300      	movs	r3, #0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	370c      	adds	r7, #12
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b086      	sub	sp, #24
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d101      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e272      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	f000 8087 	beq.w	8002eee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002de0:	4b92      	ldr	r3, [pc, #584]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f003 030c 	and.w	r3, r3, #12
 8002de8:	2b04      	cmp	r3, #4
 8002dea:	d00c      	beq.n	8002e06 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002dec:	4b8f      	ldr	r3, [pc, #572]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d112      	bne.n	8002e1e <HAL_RCC_OscConfig+0x5e>
 8002df8:	4b8c      	ldr	r3, [pc, #560]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e04:	d10b      	bne.n	8002e1e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e06:	4b89      	ldr	r3, [pc, #548]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d06c      	beq.n	8002eec <HAL_RCC_OscConfig+0x12c>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d168      	bne.n	8002eec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e24c      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e26:	d106      	bne.n	8002e36 <HAL_RCC_OscConfig+0x76>
 8002e28:	4b80      	ldr	r3, [pc, #512]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a7f      	ldr	r2, [pc, #508]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e32:	6013      	str	r3, [r2, #0]
 8002e34:	e02e      	b.n	8002e94 <HAL_RCC_OscConfig+0xd4>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d10c      	bne.n	8002e58 <HAL_RCC_OscConfig+0x98>
 8002e3e:	4b7b      	ldr	r3, [pc, #492]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a7a      	ldr	r2, [pc, #488]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e48:	6013      	str	r3, [r2, #0]
 8002e4a:	4b78      	ldr	r3, [pc, #480]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a77      	ldr	r2, [pc, #476]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	e01d      	b.n	8002e94 <HAL_RCC_OscConfig+0xd4>
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e60:	d10c      	bne.n	8002e7c <HAL_RCC_OscConfig+0xbc>
 8002e62:	4b72      	ldr	r3, [pc, #456]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a71      	ldr	r2, [pc, #452]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e6c:	6013      	str	r3, [r2, #0]
 8002e6e:	4b6f      	ldr	r3, [pc, #444]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a6e      	ldr	r2, [pc, #440]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	e00b      	b.n	8002e94 <HAL_RCC_OscConfig+0xd4>
 8002e7c:	4b6b      	ldr	r3, [pc, #428]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a6a      	ldr	r2, [pc, #424]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	4b68      	ldr	r3, [pc, #416]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a67      	ldr	r2, [pc, #412]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002e8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e92:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d013      	beq.n	8002ec4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e9c:	f7fe ff52 	bl	8001d44 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea4:	f7fe ff4e 	bl	8001d44 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b64      	cmp	r3, #100	; 0x64
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e200      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eb6:	4b5d      	ldr	r3, [pc, #372]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0f0      	beq.n	8002ea4 <HAL_RCC_OscConfig+0xe4>
 8002ec2:	e014      	b.n	8002eee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ec4:	f7fe ff3e 	bl	8001d44 <HAL_GetTick>
 8002ec8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eca:	e008      	b.n	8002ede <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ecc:	f7fe ff3a 	bl	8001d44 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	2b64      	cmp	r3, #100	; 0x64
 8002ed8:	d901      	bls.n	8002ede <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002eda:	2303      	movs	r3, #3
 8002edc:	e1ec      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ede:	4b53      	ldr	r3, [pc, #332]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1f0      	bne.n	8002ecc <HAL_RCC_OscConfig+0x10c>
 8002eea:	e000      	b.n	8002eee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 0302 	and.w	r3, r3, #2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d063      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002efa:	4b4c      	ldr	r3, [pc, #304]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f003 030c 	and.w	r3, r3, #12
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00b      	beq.n	8002f1e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f06:	4b49      	ldr	r3, [pc, #292]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f003 030c 	and.w	r3, r3, #12
 8002f0e:	2b08      	cmp	r3, #8
 8002f10:	d11c      	bne.n	8002f4c <HAL_RCC_OscConfig+0x18c>
 8002f12:	4b46      	ldr	r3, [pc, #280]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d116      	bne.n	8002f4c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f1e:	4b43      	ldr	r3, [pc, #268]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f003 0302 	and.w	r3, r3, #2
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d005      	beq.n	8002f36 <HAL_RCC_OscConfig+0x176>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d001      	beq.n	8002f36 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e1c0      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f36:	4b3d      	ldr	r3, [pc, #244]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	695b      	ldr	r3, [r3, #20]
 8002f42:	00db      	lsls	r3, r3, #3
 8002f44:	4939      	ldr	r1, [pc, #228]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002f46:	4313      	orrs	r3, r2
 8002f48:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f4a:	e03a      	b.n	8002fc2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	691b      	ldr	r3, [r3, #16]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d020      	beq.n	8002f96 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f54:	4b36      	ldr	r3, [pc, #216]	; (8003030 <HAL_RCC_OscConfig+0x270>)
 8002f56:	2201      	movs	r2, #1
 8002f58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f5a:	f7fe fef3 	bl	8001d44 <HAL_GetTick>
 8002f5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f60:	e008      	b.n	8002f74 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f62:	f7fe feef 	bl	8001d44 <HAL_GetTick>
 8002f66:	4602      	mov	r2, r0
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	d901      	bls.n	8002f74 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f70:	2303      	movs	r3, #3
 8002f72:	e1a1      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f74:	4b2d      	ldr	r3, [pc, #180]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d0f0      	beq.n	8002f62 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f80:	4b2a      	ldr	r3, [pc, #168]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	695b      	ldr	r3, [r3, #20]
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	4927      	ldr	r1, [pc, #156]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	600b      	str	r3, [r1, #0]
 8002f94:	e015      	b.n	8002fc2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f96:	4b26      	ldr	r3, [pc, #152]	; (8003030 <HAL_RCC_OscConfig+0x270>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9c:	f7fe fed2 	bl	8001d44 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa4:	f7fe fece 	bl	8001d44 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e180      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fb6:	4b1d      	ldr	r3, [pc, #116]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0308 	and.w	r3, r3, #8
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d03a      	beq.n	8003044 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d019      	beq.n	800300a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fd6:	4b17      	ldr	r3, [pc, #92]	; (8003034 <HAL_RCC_OscConfig+0x274>)
 8002fd8:	2201      	movs	r2, #1
 8002fda:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fdc:	f7fe feb2 	bl	8001d44 <HAL_GetTick>
 8002fe0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fe4:	f7fe feae 	bl	8001d44 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e160      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	; (800302c <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0f0      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003002:	2001      	movs	r0, #1
 8003004:	f000 face 	bl	80035a4 <RCC_Delay>
 8003008:	e01c      	b.n	8003044 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800300a:	4b0a      	ldr	r3, [pc, #40]	; (8003034 <HAL_RCC_OscConfig+0x274>)
 800300c:	2200      	movs	r2, #0
 800300e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003010:	f7fe fe98 	bl	8001d44 <HAL_GetTick>
 8003014:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003016:	e00f      	b.n	8003038 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003018:	f7fe fe94 	bl	8001d44 <HAL_GetTick>
 800301c:	4602      	mov	r2, r0
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	1ad3      	subs	r3, r2, r3
 8003022:	2b02      	cmp	r3, #2
 8003024:	d908      	bls.n	8003038 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e146      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
 800302a:	bf00      	nop
 800302c:	40021000 	.word	0x40021000
 8003030:	42420000 	.word	0x42420000
 8003034:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003038:	4b92      	ldr	r3, [pc, #584]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 800303a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d1e9      	bne.n	8003018 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 0304 	and.w	r3, r3, #4
 800304c:	2b00      	cmp	r3, #0
 800304e:	f000 80a6 	beq.w	800319e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003052:	2300      	movs	r3, #0
 8003054:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003056:	4b8b      	ldr	r3, [pc, #556]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003058:	69db      	ldr	r3, [r3, #28]
 800305a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d10d      	bne.n	800307e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003062:	4b88      	ldr	r3, [pc, #544]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	4a87      	ldr	r2, [pc, #540]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800306c:	61d3      	str	r3, [r2, #28]
 800306e:	4b85      	ldr	r3, [pc, #532]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003076:	60bb      	str	r3, [r7, #8]
 8003078:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800307a:	2301      	movs	r3, #1
 800307c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800307e:	4b82      	ldr	r3, [pc, #520]	; (8003288 <HAL_RCC_OscConfig+0x4c8>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003086:	2b00      	cmp	r3, #0
 8003088:	d118      	bne.n	80030bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800308a:	4b7f      	ldr	r3, [pc, #508]	; (8003288 <HAL_RCC_OscConfig+0x4c8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a7e      	ldr	r2, [pc, #504]	; (8003288 <HAL_RCC_OscConfig+0x4c8>)
 8003090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003094:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003096:	f7fe fe55 	bl	8001d44 <HAL_GetTick>
 800309a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800309c:	e008      	b.n	80030b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800309e:	f7fe fe51 	bl	8001d44 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b64      	cmp	r3, #100	; 0x64
 80030aa:	d901      	bls.n	80030b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e103      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030b0:	4b75      	ldr	r3, [pc, #468]	; (8003288 <HAL_RCC_OscConfig+0x4c8>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d0f0      	beq.n	800309e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d106      	bne.n	80030d2 <HAL_RCC_OscConfig+0x312>
 80030c4:	4b6f      	ldr	r3, [pc, #444]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80030c6:	6a1b      	ldr	r3, [r3, #32]
 80030c8:	4a6e      	ldr	r2, [pc, #440]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80030ca:	f043 0301 	orr.w	r3, r3, #1
 80030ce:	6213      	str	r3, [r2, #32]
 80030d0:	e02d      	b.n	800312e <HAL_RCC_OscConfig+0x36e>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	68db      	ldr	r3, [r3, #12]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10c      	bne.n	80030f4 <HAL_RCC_OscConfig+0x334>
 80030da:	4b6a      	ldr	r3, [pc, #424]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	4a69      	ldr	r2, [pc, #420]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80030e0:	f023 0301 	bic.w	r3, r3, #1
 80030e4:	6213      	str	r3, [r2, #32]
 80030e6:	4b67      	ldr	r3, [pc, #412]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	4a66      	ldr	r2, [pc, #408]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80030ec:	f023 0304 	bic.w	r3, r3, #4
 80030f0:	6213      	str	r3, [r2, #32]
 80030f2:	e01c      	b.n	800312e <HAL_RCC_OscConfig+0x36e>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	2b05      	cmp	r3, #5
 80030fa:	d10c      	bne.n	8003116 <HAL_RCC_OscConfig+0x356>
 80030fc:	4b61      	ldr	r3, [pc, #388]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80030fe:	6a1b      	ldr	r3, [r3, #32]
 8003100:	4a60      	ldr	r2, [pc, #384]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003102:	f043 0304 	orr.w	r3, r3, #4
 8003106:	6213      	str	r3, [r2, #32]
 8003108:	4b5e      	ldr	r3, [pc, #376]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	4a5d      	ldr	r2, [pc, #372]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 800310e:	f043 0301 	orr.w	r3, r3, #1
 8003112:	6213      	str	r3, [r2, #32]
 8003114:	e00b      	b.n	800312e <HAL_RCC_OscConfig+0x36e>
 8003116:	4b5b      	ldr	r3, [pc, #364]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003118:	6a1b      	ldr	r3, [r3, #32]
 800311a:	4a5a      	ldr	r2, [pc, #360]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 800311c:	f023 0301 	bic.w	r3, r3, #1
 8003120:	6213      	str	r3, [r2, #32]
 8003122:	4b58      	ldr	r3, [pc, #352]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	4a57      	ldr	r2, [pc, #348]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003128:	f023 0304 	bic.w	r3, r3, #4
 800312c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	2b00      	cmp	r3, #0
 8003134:	d015      	beq.n	8003162 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003136:	f7fe fe05 	bl	8001d44 <HAL_GetTick>
 800313a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800313c:	e00a      	b.n	8003154 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800313e:	f7fe fe01 	bl	8001d44 <HAL_GetTick>
 8003142:	4602      	mov	r2, r0
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	f241 3288 	movw	r2, #5000	; 0x1388
 800314c:	4293      	cmp	r3, r2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e0b1      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003154:	4b4b      	ldr	r3, [pc, #300]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0ee      	beq.n	800313e <HAL_RCC_OscConfig+0x37e>
 8003160:	e014      	b.n	800318c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003162:	f7fe fdef 	bl	8001d44 <HAL_GetTick>
 8003166:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003168:	e00a      	b.n	8003180 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800316a:	f7fe fdeb 	bl	8001d44 <HAL_GetTick>
 800316e:	4602      	mov	r2, r0
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	f241 3288 	movw	r2, #5000	; 0x1388
 8003178:	4293      	cmp	r3, r2
 800317a:	d901      	bls.n	8003180 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e09b      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003180:	4b40      	ldr	r3, [pc, #256]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d1ee      	bne.n	800316a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800318c:	7dfb      	ldrb	r3, [r7, #23]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d105      	bne.n	800319e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003192:	4b3c      	ldr	r3, [pc, #240]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	4a3b      	ldr	r2, [pc, #236]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003198:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800319c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	f000 8087 	beq.w	80032b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031a8:	4b36      	ldr	r3, [pc, #216]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 030c 	and.w	r3, r3, #12
 80031b0:	2b08      	cmp	r3, #8
 80031b2:	d061      	beq.n	8003278 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	69db      	ldr	r3, [r3, #28]
 80031b8:	2b02      	cmp	r3, #2
 80031ba:	d146      	bne.n	800324a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031bc:	4b33      	ldr	r3, [pc, #204]	; (800328c <HAL_RCC_OscConfig+0x4cc>)
 80031be:	2200      	movs	r2, #0
 80031c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c2:	f7fe fdbf 	bl	8001d44 <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031c8:	e008      	b.n	80031dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031ca:	f7fe fdbb 	bl	8001d44 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e06d      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031dc:	4b29      	ldr	r3, [pc, #164]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d1f0      	bne.n	80031ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6a1b      	ldr	r3, [r3, #32]
 80031ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031f0:	d108      	bne.n	8003204 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031f2:	4b24      	ldr	r3, [pc, #144]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	4921      	ldr	r1, [pc, #132]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003200:	4313      	orrs	r3, r2
 8003202:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003204:	4b1f      	ldr	r3, [pc, #124]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6a19      	ldr	r1, [r3, #32]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003214:	430b      	orrs	r3, r1
 8003216:	491b      	ldr	r1, [pc, #108]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 8003218:	4313      	orrs	r3, r2
 800321a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800321c:	4b1b      	ldr	r3, [pc, #108]	; (800328c <HAL_RCC_OscConfig+0x4cc>)
 800321e:	2201      	movs	r2, #1
 8003220:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003222:	f7fe fd8f 	bl	8001d44 <HAL_GetTick>
 8003226:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003228:	e008      	b.n	800323c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800322a:	f7fe fd8b 	bl	8001d44 <HAL_GetTick>
 800322e:	4602      	mov	r2, r0
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d901      	bls.n	800323c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e03d      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800323c:	4b11      	ldr	r3, [pc, #68]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003244:	2b00      	cmp	r3, #0
 8003246:	d0f0      	beq.n	800322a <HAL_RCC_OscConfig+0x46a>
 8003248:	e035      	b.n	80032b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800324a:	4b10      	ldr	r3, [pc, #64]	; (800328c <HAL_RCC_OscConfig+0x4cc>)
 800324c:	2200      	movs	r2, #0
 800324e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003250:	f7fe fd78 	bl	8001d44 <HAL_GetTick>
 8003254:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003256:	e008      	b.n	800326a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003258:	f7fe fd74 	bl	8001d44 <HAL_GetTick>
 800325c:	4602      	mov	r2, r0
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	1ad3      	subs	r3, r2, r3
 8003262:	2b02      	cmp	r3, #2
 8003264:	d901      	bls.n	800326a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e026      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800326a:	4b06      	ldr	r3, [pc, #24]	; (8003284 <HAL_RCC_OscConfig+0x4c4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1f0      	bne.n	8003258 <HAL_RCC_OscConfig+0x498>
 8003276:	e01e      	b.n	80032b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d107      	bne.n	8003290 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e019      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
 8003284:	40021000 	.word	0x40021000
 8003288:	40007000 	.word	0x40007000
 800328c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003290:	4b0b      	ldr	r3, [pc, #44]	; (80032c0 <HAL_RCC_OscConfig+0x500>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a1b      	ldr	r3, [r3, #32]
 80032a0:	429a      	cmp	r2, r3
 80032a2:	d106      	bne.n	80032b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d001      	beq.n	80032b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	40021000 	.word	0x40021000

080032c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d101      	bne.n	80032d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e0d0      	b.n	800347a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032d8:	4b6a      	ldr	r3, [pc, #424]	; (8003484 <HAL_RCC_ClockConfig+0x1c0>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d910      	bls.n	8003308 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032e6:	4b67      	ldr	r3, [pc, #412]	; (8003484 <HAL_RCC_ClockConfig+0x1c0>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f023 0207 	bic.w	r2, r3, #7
 80032ee:	4965      	ldr	r1, [pc, #404]	; (8003484 <HAL_RCC_ClockConfig+0x1c0>)
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032f6:	4b63      	ldr	r3, [pc, #396]	; (8003484 <HAL_RCC_ClockConfig+0x1c0>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0307 	and.w	r3, r3, #7
 80032fe:	683a      	ldr	r2, [r7, #0]
 8003300:	429a      	cmp	r2, r3
 8003302:	d001      	beq.n	8003308 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0b8      	b.n	800347a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0302 	and.w	r3, r3, #2
 8003310:	2b00      	cmp	r3, #0
 8003312:	d020      	beq.n	8003356 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0304 	and.w	r3, r3, #4
 800331c:	2b00      	cmp	r3, #0
 800331e:	d005      	beq.n	800332c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003320:	4b59      	ldr	r3, [pc, #356]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	4a58      	ldr	r2, [pc, #352]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 8003326:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800332a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0308 	and.w	r3, r3, #8
 8003334:	2b00      	cmp	r3, #0
 8003336:	d005      	beq.n	8003344 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003338:	4b53      	ldr	r3, [pc, #332]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	4a52      	ldr	r2, [pc, #328]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 800333e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003342:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003344:	4b50      	ldr	r3, [pc, #320]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	689b      	ldr	r3, [r3, #8]
 8003350:	494d      	ldr	r1, [pc, #308]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	4313      	orrs	r3, r2
 8003354:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0301 	and.w	r3, r3, #1
 800335e:	2b00      	cmp	r3, #0
 8003360:	d040      	beq.n	80033e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	2b01      	cmp	r3, #1
 8003368:	d107      	bne.n	800337a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800336a:	4b47      	ldr	r3, [pc, #284]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d115      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003376:	2301      	movs	r3, #1
 8003378:	e07f      	b.n	800347a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	2b02      	cmp	r3, #2
 8003380:	d107      	bne.n	8003392 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003382:	4b41      	ldr	r3, [pc, #260]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d109      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e073      	b.n	800347a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003392:	4b3d      	ldr	r3, [pc, #244]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e06b      	b.n	800347a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033a2:	4b39      	ldr	r3, [pc, #228]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f023 0203 	bic.w	r2, r3, #3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	4936      	ldr	r1, [pc, #216]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033b4:	f7fe fcc6 	bl	8001d44 <HAL_GetTick>
 80033b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ba:	e00a      	b.n	80033d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033bc:	f7fe fcc2 	bl	8001d44 <HAL_GetTick>
 80033c0:	4602      	mov	r2, r0
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	1ad3      	subs	r3, r2, r3
 80033c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e053      	b.n	800347a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033d2:	4b2d      	ldr	r3, [pc, #180]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	f003 020c 	and.w	r2, r3, #12
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	009b      	lsls	r3, r3, #2
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d1eb      	bne.n	80033bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033e4:	4b27      	ldr	r3, [pc, #156]	; (8003484 <HAL_RCC_ClockConfig+0x1c0>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0307 	and.w	r3, r3, #7
 80033ec:	683a      	ldr	r2, [r7, #0]
 80033ee:	429a      	cmp	r2, r3
 80033f0:	d210      	bcs.n	8003414 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f2:	4b24      	ldr	r3, [pc, #144]	; (8003484 <HAL_RCC_ClockConfig+0x1c0>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f023 0207 	bic.w	r2, r3, #7
 80033fa:	4922      	ldr	r1, [pc, #136]	; (8003484 <HAL_RCC_ClockConfig+0x1c0>)
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	4313      	orrs	r3, r2
 8003400:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003402:	4b20      	ldr	r3, [pc, #128]	; (8003484 <HAL_RCC_ClockConfig+0x1c0>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0307 	and.w	r3, r3, #7
 800340a:	683a      	ldr	r2, [r7, #0]
 800340c:	429a      	cmp	r2, r3
 800340e:	d001      	beq.n	8003414 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e032      	b.n	800347a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0304 	and.w	r3, r3, #4
 800341c:	2b00      	cmp	r3, #0
 800341e:	d008      	beq.n	8003432 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003420:	4b19      	ldr	r3, [pc, #100]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68db      	ldr	r3, [r3, #12]
 800342c:	4916      	ldr	r1, [pc, #88]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 800342e:	4313      	orrs	r3, r2
 8003430:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d009      	beq.n	8003452 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800343e:	4b12      	ldr	r3, [pc, #72]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	691b      	ldr	r3, [r3, #16]
 800344a:	00db      	lsls	r3, r3, #3
 800344c:	490e      	ldr	r1, [pc, #56]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	4313      	orrs	r3, r2
 8003450:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003452:	f000 f821 	bl	8003498 <HAL_RCC_GetSysClockFreq>
 8003456:	4602      	mov	r2, r0
 8003458:	4b0b      	ldr	r3, [pc, #44]	; (8003488 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	091b      	lsrs	r3, r3, #4
 800345e:	f003 030f 	and.w	r3, r3, #15
 8003462:	490a      	ldr	r1, [pc, #40]	; (800348c <HAL_RCC_ClockConfig+0x1c8>)
 8003464:	5ccb      	ldrb	r3, [r1, r3]
 8003466:	fa22 f303 	lsr.w	r3, r2, r3
 800346a:	4a09      	ldr	r2, [pc, #36]	; (8003490 <HAL_RCC_ClockConfig+0x1cc>)
 800346c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800346e:	4b09      	ldr	r3, [pc, #36]	; (8003494 <HAL_RCC_ClockConfig+0x1d0>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4618      	mov	r0, r3
 8003474:	f7fe fc24 	bl	8001cc0 <HAL_InitTick>

  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40022000 	.word	0x40022000
 8003488:	40021000 	.word	0x40021000
 800348c:	0800a5a8 	.word	0x0800a5a8
 8003490:	20000000 	.word	0x20000000
 8003494:	20000004 	.word	0x20000004

08003498 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003498:	b480      	push	{r7}
 800349a:	b087      	sub	sp, #28
 800349c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800349e:	2300      	movs	r3, #0
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	2300      	movs	r3, #0
 80034a4:	60bb      	str	r3, [r7, #8]
 80034a6:	2300      	movs	r3, #0
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	2300      	movs	r3, #0
 80034ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034b2:	4b1e      	ldr	r3, [pc, #120]	; (800352c <HAL_RCC_GetSysClockFreq+0x94>)
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f003 030c 	and.w	r3, r3, #12
 80034be:	2b04      	cmp	r3, #4
 80034c0:	d002      	beq.n	80034c8 <HAL_RCC_GetSysClockFreq+0x30>
 80034c2:	2b08      	cmp	r3, #8
 80034c4:	d003      	beq.n	80034ce <HAL_RCC_GetSysClockFreq+0x36>
 80034c6:	e027      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034c8:	4b19      	ldr	r3, [pc, #100]	; (8003530 <HAL_RCC_GetSysClockFreq+0x98>)
 80034ca:	613b      	str	r3, [r7, #16]
      break;
 80034cc:	e027      	b.n	800351e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	0c9b      	lsrs	r3, r3, #18
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	4a17      	ldr	r2, [pc, #92]	; (8003534 <HAL_RCC_GetSysClockFreq+0x9c>)
 80034d8:	5cd3      	ldrb	r3, [r2, r3]
 80034da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d010      	beq.n	8003508 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034e6:	4b11      	ldr	r3, [pc, #68]	; (800352c <HAL_RCC_GetSysClockFreq+0x94>)
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	0c5b      	lsrs	r3, r3, #17
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	4a11      	ldr	r2, [pc, #68]	; (8003538 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034f2:	5cd3      	ldrb	r3, [r2, r3]
 80034f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a0d      	ldr	r2, [pc, #52]	; (8003530 <HAL_RCC_GetSysClockFreq+0x98>)
 80034fa:	fb03 f202 	mul.w	r2, r3, r2
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	fbb2 f3f3 	udiv	r3, r2, r3
 8003504:	617b      	str	r3, [r7, #20]
 8003506:	e004      	b.n	8003512 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a0c      	ldr	r2, [pc, #48]	; (800353c <HAL_RCC_GetSysClockFreq+0xa4>)
 800350c:	fb02 f303 	mul.w	r3, r2, r3
 8003510:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	613b      	str	r3, [r7, #16]
      break;
 8003516:	e002      	b.n	800351e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003518:	4b05      	ldr	r3, [pc, #20]	; (8003530 <HAL_RCC_GetSysClockFreq+0x98>)
 800351a:	613b      	str	r3, [r7, #16]
      break;
 800351c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800351e:	693b      	ldr	r3, [r7, #16]
}
 8003520:	4618      	mov	r0, r3
 8003522:	371c      	adds	r7, #28
 8003524:	46bd      	mov	sp, r7
 8003526:	bc80      	pop	{r7}
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	40021000 	.word	0x40021000
 8003530:	007a1200 	.word	0x007a1200
 8003534:	0800a5c0 	.word	0x0800a5c0
 8003538:	0800a5d0 	.word	0x0800a5d0
 800353c:	003d0900 	.word	0x003d0900

08003540 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003540:	b480      	push	{r7}
 8003542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003544:	4b02      	ldr	r3, [pc, #8]	; (8003550 <HAL_RCC_GetHCLKFreq+0x10>)
 8003546:	681b      	ldr	r3, [r3, #0]
}
 8003548:	4618      	mov	r0, r3
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr
 8003550:	20000000 	.word	0x20000000

08003554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003558:	f7ff fff2 	bl	8003540 <HAL_RCC_GetHCLKFreq>
 800355c:	4602      	mov	r2, r0
 800355e:	4b05      	ldr	r3, [pc, #20]	; (8003574 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	0a1b      	lsrs	r3, r3, #8
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	4903      	ldr	r1, [pc, #12]	; (8003578 <HAL_RCC_GetPCLK1Freq+0x24>)
 800356a:	5ccb      	ldrb	r3, [r1, r3]
 800356c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40021000 	.word	0x40021000
 8003578:	0800a5b8 	.word	0x0800a5b8

0800357c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003580:	f7ff ffde 	bl	8003540 <HAL_RCC_GetHCLKFreq>
 8003584:	4602      	mov	r2, r0
 8003586:	4b05      	ldr	r3, [pc, #20]	; (800359c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	0adb      	lsrs	r3, r3, #11
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	4903      	ldr	r1, [pc, #12]	; (80035a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003592:	5ccb      	ldrb	r3, [r1, r3]
 8003594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003598:	4618      	mov	r0, r3
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40021000 	.word	0x40021000
 80035a0:	0800a5b8 	.word	0x0800a5b8

080035a4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035ac:	4b0a      	ldr	r3, [pc, #40]	; (80035d8 <RCC_Delay+0x34>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4a0a      	ldr	r2, [pc, #40]	; (80035dc <RCC_Delay+0x38>)
 80035b2:	fba2 2303 	umull	r2, r3, r2, r3
 80035b6:	0a5b      	lsrs	r3, r3, #9
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	fb02 f303 	mul.w	r3, r2, r3
 80035be:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035c0:	bf00      	nop
  }
  while (Delay --);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	1e5a      	subs	r2, r3, #1
 80035c6:	60fa      	str	r2, [r7, #12]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d1f9      	bne.n	80035c0 <RCC_Delay+0x1c>
}
 80035cc:	bf00      	nop
 80035ce:	bf00      	nop
 80035d0:	3714      	adds	r7, #20
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bc80      	pop	{r7}
 80035d6:	4770      	bx	lr
 80035d8:	20000000 	.word	0x20000000
 80035dc:	10624dd3 	.word	0x10624dd3

080035e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e042      	b.n	8003678 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d106      	bne.n	800360c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f7fe f9a0 	bl	800194c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2224      	movs	r2, #36	; 0x24
 8003610:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	68da      	ldr	r2, [r3, #12]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003622:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f000 fe4f 	bl	80042c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	691a      	ldr	r2, [r3, #16]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003638:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	695a      	ldr	r2, [r3, #20]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003648:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68da      	ldr	r2, [r3, #12]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003658:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2220      	movs	r2, #32
 8003664:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2220      	movs	r2, #32
 800366c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003676:	2300      	movs	r3, #0
}
 8003678:	4618      	mov	r0, r3
 800367a:	3708      	adds	r7, #8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b08a      	sub	sp, #40	; 0x28
 8003684:	af02      	add	r7, sp, #8
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	603b      	str	r3, [r7, #0]
 800368c:	4613      	mov	r3, r2
 800368e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b20      	cmp	r3, #32
 800369e:	d175      	bne.n	800378c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d002      	beq.n	80036ac <HAL_UART_Transmit+0x2c>
 80036a6:	88fb      	ldrh	r3, [r7, #6]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d101      	bne.n	80036b0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e06e      	b.n	800378e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2221      	movs	r2, #33	; 0x21
 80036ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80036be:	f7fe fb41 	bl	8001d44 <HAL_GetTick>
 80036c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	88fa      	ldrh	r2, [r7, #6]
 80036c8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	88fa      	ldrh	r2, [r7, #6]
 80036ce:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036d8:	d108      	bne.n	80036ec <HAL_UART_Transmit+0x6c>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	691b      	ldr	r3, [r3, #16]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d104      	bne.n	80036ec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036e2:	2300      	movs	r3, #0
 80036e4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	61bb      	str	r3, [r7, #24]
 80036ea:	e003      	b.n	80036f4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036f0:	2300      	movs	r3, #0
 80036f2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036f4:	e02e      	b.n	8003754 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	2200      	movs	r2, #0
 80036fe:	2180      	movs	r1, #128	; 0x80
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f000 fbb4 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d005      	beq.n	8003718 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	2220      	movs	r2, #32
 8003710:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e03a      	b.n	800378e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10b      	bne.n	8003736 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	461a      	mov	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800372c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	3302      	adds	r3, #2
 8003732:	61bb      	str	r3, [r7, #24]
 8003734:	e007      	b.n	8003746 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	781a      	ldrb	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	3301      	adds	r3, #1
 8003744:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800374a:	b29b      	uxth	r3, r3
 800374c:	3b01      	subs	r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003758:	b29b      	uxth	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1cb      	bne.n	80036f6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	9300      	str	r3, [sp, #0]
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2200      	movs	r2, #0
 8003766:	2140      	movs	r1, #64	; 0x40
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 fb80 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d005      	beq.n	8003780 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2220      	movs	r2, #32
 8003778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800377c:	2303      	movs	r3, #3
 800377e:	e006      	b.n	800378e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003788:	2300      	movs	r3, #0
 800378a:	e000      	b.n	800378e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800378c:	2302      	movs	r3, #2
  }
}
 800378e:	4618      	mov	r0, r3
 8003790:	3720      	adds	r7, #32
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b08a      	sub	sp, #40	; 0x28
 800379a:	af02      	add	r7, sp, #8
 800379c:	60f8      	str	r0, [r7, #12]
 800379e:	60b9      	str	r1, [r7, #8]
 80037a0:	603b      	str	r3, [r7, #0]
 80037a2:	4613      	mov	r3, r2
 80037a4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	f040 8081 	bne.w	80038ba <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d002      	beq.n	80037c4 <HAL_UART_Receive+0x2e>
 80037be:	88fb      	ldrh	r3, [r7, #6]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d101      	bne.n	80037c8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e079      	b.n	80038bc <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2200      	movs	r2, #0
 80037cc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	2222      	movs	r2, #34	; 0x22
 80037d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037dc:	f7fe fab2 	bl	8001d44 <HAL_GetTick>
 80037e0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	88fa      	ldrh	r2, [r7, #6]
 80037e6:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	88fa      	ldrh	r2, [r7, #6]
 80037ec:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	689b      	ldr	r3, [r3, #8]
 80037f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037f6:	d108      	bne.n	800380a <HAL_UART_Receive+0x74>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d104      	bne.n	800380a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003800:	2300      	movs	r3, #0
 8003802:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	61bb      	str	r3, [r7, #24]
 8003808:	e003      	b.n	8003812 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800380e:	2300      	movs	r3, #0
 8003810:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003812:	e047      	b.n	80038a4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	697b      	ldr	r3, [r7, #20]
 800381a:	2200      	movs	r2, #0
 800381c:	2120      	movs	r1, #32
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 fb25 	bl	8003e6e <UART_WaitOnFlagUntilTimeout>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d005      	beq.n	8003836 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	2220      	movs	r2, #32
 800382e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 8003832:	2303      	movs	r3, #3
 8003834:	e042      	b.n	80038bc <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10c      	bne.n	8003856 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	b29b      	uxth	r3, r3
 8003844:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003848:	b29a      	uxth	r2, r3
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	3302      	adds	r3, #2
 8003852:	61bb      	str	r3, [r7, #24]
 8003854:	e01f      	b.n	8003896 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	689b      	ldr	r3, [r3, #8]
 800385a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800385e:	d007      	beq.n	8003870 <HAL_UART_Receive+0xda>
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d10a      	bne.n	800387e <HAL_UART_Receive+0xe8>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d106      	bne.n	800387e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	b2da      	uxtb	r2, r3
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	701a      	strb	r2, [r3, #0]
 800387c:	e008      	b.n	8003890 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	b2db      	uxtb	r3, r3
 8003886:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800388a:	b2da      	uxtb	r2, r3
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003890:	69fb      	ldr	r3, [r7, #28]
 8003892:	3301      	adds	r3, #1
 8003894:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800389a:	b29b      	uxth	r3, r3
 800389c:	3b01      	subs	r3, #1
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1b2      	bne.n	8003814 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2220      	movs	r2, #32
 80038b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	e000      	b.n	80038bc <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80038ba:	2302      	movs	r3, #2
  }
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3720      	adds	r7, #32
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	4613      	mov	r3, r2
 80038d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b20      	cmp	r3, #32
 80038dc:	d112      	bne.n	8003904 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80038de:	68bb      	ldr	r3, [r7, #8]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d002      	beq.n	80038ea <HAL_UART_Receive_IT+0x26>
 80038e4:	88fb      	ldrh	r3, [r7, #6]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e00b      	b.n	8003906 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2200      	movs	r2, #0
 80038f2:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80038f4:	88fb      	ldrh	r3, [r7, #6]
 80038f6:	461a      	mov	r2, r3
 80038f8:	68b9      	ldr	r1, [r7, #8]
 80038fa:	68f8      	ldr	r0, [r7, #12]
 80038fc:	f000 fb10 	bl	8003f20 <UART_Start_Receive_IT>
 8003900:	4603      	mov	r3, r0
 8003902:	e000      	b.n	8003906 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003904:	2302      	movs	r3, #2
  }
}
 8003906:	4618      	mov	r0, r3
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b0ba      	sub	sp, #232	; 0xe8
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003936:	2300      	movs	r3, #0
 8003938:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800393c:	2300      	movs	r3, #0
 800393e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800394e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10f      	bne.n	8003976 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800395a:	f003 0320 	and.w	r3, r3, #32
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <HAL_UART_IRQHandler+0x66>
 8003962:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003966:	f003 0320 	and.w	r3, r3, #32
 800396a:	2b00      	cmp	r3, #0
 800396c:	d003      	beq.n	8003976 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 fbec 	bl	800414c <UART_Receive_IT>
      return;
 8003974:	e25b      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003976:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800397a:	2b00      	cmp	r3, #0
 800397c:	f000 80de 	beq.w	8003b3c <HAL_UART_IRQHandler+0x22c>
 8003980:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003984:	f003 0301 	and.w	r3, r3, #1
 8003988:	2b00      	cmp	r3, #0
 800398a:	d106      	bne.n	800399a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800398c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003990:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 80d1 	beq.w	8003b3c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800399a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00b      	beq.n	80039be <HAL_UART_IRQHandler+0xae>
 80039a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d005      	beq.n	80039be <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039b6:	f043 0201 	orr.w	r2, r3, #1
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039c2:	f003 0304 	and.w	r3, r3, #4
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d00b      	beq.n	80039e2 <HAL_UART_IRQHandler+0xd2>
 80039ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039ce:	f003 0301 	and.w	r3, r3, #1
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d005      	beq.n	80039e2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039da:	f043 0202 	orr.w	r2, r3, #2
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d00b      	beq.n	8003a06 <HAL_UART_IRQHandler+0xf6>
 80039ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80039f2:	f003 0301 	and.w	r3, r3, #1
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d005      	beq.n	8003a06 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039fe:	f043 0204 	orr.w	r2, r3, #4
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003a06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a0a:	f003 0308 	and.w	r3, r3, #8
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d011      	beq.n	8003a36 <HAL_UART_IRQHandler+0x126>
 8003a12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a16:	f003 0320 	and.w	r3, r3, #32
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d105      	bne.n	8003a2a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003a1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d005      	beq.n	8003a36 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2e:	f043 0208 	orr.w	r2, r3, #8
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	f000 81f2 	beq.w	8003e24 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a44:	f003 0320 	and.w	r3, r3, #32
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d008      	beq.n	8003a5e <HAL_UART_IRQHandler+0x14e>
 8003a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a50:	f003 0320 	and.w	r3, r3, #32
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 fb77 	bl	800414c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	bf14      	ite	ne
 8003a6c:	2301      	movne	r3, #1
 8003a6e:	2300      	moveq	r3, #0
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a7a:	f003 0308 	and.w	r3, r3, #8
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d103      	bne.n	8003a8a <HAL_UART_IRQHandler+0x17a>
 8003a82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d04f      	beq.n	8003b2a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f000 fa81 	bl	8003f92 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d041      	beq.n	8003b22 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	3314      	adds	r3, #20
 8003aa4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003aac:	e853 3f00 	ldrex	r3, [r3]
 8003ab0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003ab4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003ab8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003abc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	3314      	adds	r3, #20
 8003ac6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003aca:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003ace:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003ad6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003ada:	e841 2300 	strex	r3, r2, [r1]
 8003ade:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003ae2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d1d9      	bne.n	8003a9e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d013      	beq.n	8003b1a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003af6:	4a7e      	ldr	r2, [pc, #504]	; (8003cf0 <HAL_UART_IRQHandler+0x3e0>)
 8003af8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fe fa96 	bl	8002030 <HAL_DMA_Abort_IT>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d016      	beq.n	8003b38 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b10:	687a      	ldr	r2, [r7, #4]
 8003b12:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003b14:	4610      	mov	r0, r2
 8003b16:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b18:	e00e      	b.n	8003b38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 f993 	bl	8003e46 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b20:	e00a      	b.n	8003b38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f98f 	bl	8003e46 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b28:	e006      	b.n	8003b38 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f98b 	bl	8003e46 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003b36:	e175      	b.n	8003e24 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b38:	bf00      	nop
    return;
 8003b3a:	e173      	b.n	8003e24 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	f040 814f 	bne.w	8003de4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b4a:	f003 0310 	and.w	r3, r3, #16
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	f000 8148 	beq.w	8003de4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b58:	f003 0310 	and.w	r3, r3, #16
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f000 8141 	beq.w	8003de4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b62:	2300      	movs	r3, #0
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	60bb      	str	r3, [r7, #8]
 8003b76:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	f000 80b6 	beq.w	8003cf4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b94:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 8145 	beq.w	8003e28 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ba2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	f080 813e 	bcs.w	8003e28 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003bb2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bb8:	699b      	ldr	r3, [r3, #24]
 8003bba:	2b20      	cmp	r3, #32
 8003bbc:	f000 8088 	beq.w	8003cd0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	330c      	adds	r3, #12
 8003bc6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003bce:	e853 3f00 	ldrex	r3, [r3]
 8003bd2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003bd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003bda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bde:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	330c      	adds	r3, #12
 8003be8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003bec:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003bf0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bf4:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003bf8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003bfc:	e841 2300 	strex	r3, r2, [r1]
 8003c00:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003c04:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d1d9      	bne.n	8003bc0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	3314      	adds	r3, #20
 8003c12:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c14:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003c16:	e853 3f00 	ldrex	r3, [r3]
 8003c1a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003c1c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003c1e:	f023 0301 	bic.w	r3, r3, #1
 8003c22:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	3314      	adds	r3, #20
 8003c2c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003c30:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003c34:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c36:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003c38:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003c3c:	e841 2300 	strex	r3, r2, [r1]
 8003c40:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003c42:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d1e1      	bne.n	8003c0c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3314      	adds	r3, #20
 8003c4e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c52:	e853 3f00 	ldrex	r3, [r3]
 8003c56:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003c58:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003c5e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3314      	adds	r3, #20
 8003c68:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003c6c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003c6e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c70:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003c72:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003c74:	e841 2300 	strex	r3, r2, [r1]
 8003c78:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003c7a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1e3      	bne.n	8003c48 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2220      	movs	r2, #32
 8003c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	330c      	adds	r3, #12
 8003c94:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c98:	e853 3f00 	ldrex	r3, [r3]
 8003c9c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ca0:	f023 0310 	bic.w	r3, r3, #16
 8003ca4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	330c      	adds	r3, #12
 8003cae:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003cb2:	65ba      	str	r2, [r7, #88]	; 0x58
 8003cb4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003cb8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003cba:	e841 2300 	strex	r3, r2, [r1]
 8003cbe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003cc0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1e3      	bne.n	8003c8e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fe f975 	bl	8001fba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2202      	movs	r2, #2
 8003cd4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	4619      	mov	r1, r3
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 f8b6 	bl	8003e58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003cec:	e09c      	b.n	8003e28 <HAL_UART_IRQHandler+0x518>
 8003cee:	bf00      	nop
 8003cf0:	08004057 	.word	0x08004057
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003d08:	b29b      	uxth	r3, r3
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f000 808e 	beq.w	8003e2c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003d10:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	f000 8089 	beq.w	8003e2c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	330c      	adds	r3, #12
 8003d20:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d24:	e853 3f00 	ldrex	r3, [r3]
 8003d28:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d2c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d30:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	330c      	adds	r3, #12
 8003d3a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003d3e:	647a      	str	r2, [r7, #68]	; 0x44
 8003d40:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d42:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003d44:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003d46:	e841 2300 	strex	r3, r2, [r1]
 8003d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003d4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1e3      	bne.n	8003d1a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	3314      	adds	r3, #20
 8003d58:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d5c:	e853 3f00 	ldrex	r3, [r3]
 8003d60:	623b      	str	r3, [r7, #32]
   return(result);
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	f023 0301 	bic.w	r3, r3, #1
 8003d68:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	3314      	adds	r3, #20
 8003d72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003d76:	633a      	str	r2, [r7, #48]	; 0x30
 8003d78:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d7e:	e841 2300 	strex	r3, r2, [r1]
 8003d82:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003d84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1e3      	bne.n	8003d52 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	330c      	adds	r3, #12
 8003d9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	e853 3f00 	ldrex	r3, [r3]
 8003da6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f023 0310 	bic.w	r3, r3, #16
 8003dae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	330c      	adds	r3, #12
 8003db8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003dbc:	61fa      	str	r2, [r7, #28]
 8003dbe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dc0:	69b9      	ldr	r1, [r7, #24]
 8003dc2:	69fa      	ldr	r2, [r7, #28]
 8003dc4:	e841 2300 	strex	r3, r2, [r1]
 8003dc8:	617b      	str	r3, [r7, #20]
   return(result);
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1e3      	bne.n	8003d98 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2202      	movs	r2, #2
 8003dd4:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dd6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003dda:	4619      	mov	r1, r3
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 f83b 	bl	8003e58 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003de2:	e023      	b.n	8003e2c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003de4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003de8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d009      	beq.n	8003e04 <HAL_UART_IRQHandler+0x4f4>
 8003df0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003df4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d003      	beq.n	8003e04 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f000 f93e 	bl	800407e <UART_Transmit_IT>
    return;
 8003e02:	e014      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00e      	beq.n	8003e2e <HAL_UART_IRQHandler+0x51e>
 8003e10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d008      	beq.n	8003e2e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f000 f97d 	bl	800411c <UART_EndTransmit_IT>
    return;
 8003e22:	e004      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
    return;
 8003e24:	bf00      	nop
 8003e26:	e002      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
      return;
 8003e28:	bf00      	nop
 8003e2a:	e000      	b.n	8003e2e <HAL_UART_IRQHandler+0x51e>
      return;
 8003e2c:	bf00      	nop
  }
}
 8003e2e:	37e8      	adds	r7, #232	; 0xe8
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e3c:	bf00      	nop
 8003e3e:	370c      	adds	r7, #12
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bc80      	pop	{r7}
 8003e44:	4770      	bx	lr

08003e46 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e46:	b480      	push	{r7}
 8003e48:	b083      	sub	sp, #12
 8003e4a:	af00      	add	r7, sp, #0
 8003e4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bc80      	pop	{r7}
 8003e56:	4770      	bx	lr

08003e58 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
 8003e60:	460b      	mov	r3, r1
 8003e62:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bc80      	pop	{r7}
 8003e6c:	4770      	bx	lr

08003e6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b086      	sub	sp, #24
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	60f8      	str	r0, [r7, #12]
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	603b      	str	r3, [r7, #0]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e7e:	e03b      	b.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e80:	6a3b      	ldr	r3, [r7, #32]
 8003e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e86:	d037      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e88:	f7fd ff5c 	bl	8001d44 <HAL_GetTick>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	6a3a      	ldr	r2, [r7, #32]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d302      	bcc.n	8003e9e <UART_WaitOnFlagUntilTimeout+0x30>
 8003e98:	6a3b      	ldr	r3, [r7, #32]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e03a      	b.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	68db      	ldr	r3, [r3, #12]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d023      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	2b80      	cmp	r3, #128	; 0x80
 8003eb4:	d020      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	2b40      	cmp	r3, #64	; 0x40
 8003eba:	d01d      	beq.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0308 	and.w	r3, r3, #8
 8003ec6:	2b08      	cmp	r3, #8
 8003ec8:	d116      	bne.n	8003ef8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	617b      	str	r3, [r7, #20]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ee0:	68f8      	ldr	r0, [r7, #12]
 8003ee2:	f000 f856 	bl	8003f92 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2208      	movs	r2, #8
 8003eea:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e00f      	b.n	8003f18 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	4013      	ands	r3, r2
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	bf0c      	ite	eq
 8003f08:	2301      	moveq	r3, #1
 8003f0a:	2300      	movne	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	461a      	mov	r2, r3
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d0b4      	beq.n	8003e80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3718      	adds	r7, #24
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b085      	sub	sp, #20
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	88fa      	ldrh	r2, [r7, #6]
 8003f38:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	88fa      	ldrh	r2, [r7, #6]
 8003f3e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2200      	movs	r2, #0
 8003f44:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	2222      	movs	r2, #34	; 0x22
 8003f4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	68da      	ldr	r2, [r3, #12]
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f64:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	695a      	ldr	r2, [r3, #20]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f042 0201 	orr.w	r2, r2, #1
 8003f74:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	68da      	ldr	r2, [r3, #12]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f042 0220 	orr.w	r2, r2, #32
 8003f84:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f86:	2300      	movs	r3, #0
}
 8003f88:	4618      	mov	r0, r3
 8003f8a:	3714      	adds	r7, #20
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bc80      	pop	{r7}
 8003f90:	4770      	bx	lr

08003f92 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f92:	b480      	push	{r7}
 8003f94:	b095      	sub	sp, #84	; 0x54
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	330c      	adds	r3, #12
 8003fa0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fa4:	e853 3f00 	ldrex	r3, [r3]
 8003fa8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003faa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	330c      	adds	r3, #12
 8003fb8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003fba:	643a      	str	r2, [r7, #64]	; 0x40
 8003fbc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbe:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003fc0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fc2:	e841 2300 	strex	r3, r2, [r1]
 8003fc6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1e5      	bne.n	8003f9a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	3314      	adds	r3, #20
 8003fd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	e853 3f00 	ldrex	r3, [r3]
 8003fdc:	61fb      	str	r3, [r7, #28]
   return(result);
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	f023 0301 	bic.w	r3, r3, #1
 8003fe4:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	3314      	adds	r3, #20
 8003fec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fee:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003ff0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ff2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003ff4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ff6:	e841 2300 	strex	r3, r2, [r1]
 8003ffa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d1e5      	bne.n	8003fce <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004006:	2b01      	cmp	r3, #1
 8004008:	d119      	bne.n	800403e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	330c      	adds	r3, #12
 8004010:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	e853 3f00 	ldrex	r3, [r3]
 8004018:	60bb      	str	r3, [r7, #8]
   return(result);
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	f023 0310 	bic.w	r3, r3, #16
 8004020:	647b      	str	r3, [r7, #68]	; 0x44
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800402a:	61ba      	str	r2, [r7, #24]
 800402c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402e:	6979      	ldr	r1, [r7, #20]
 8004030:	69ba      	ldr	r2, [r7, #24]
 8004032:	e841 2300 	strex	r3, r2, [r1]
 8004036:	613b      	str	r3, [r7, #16]
   return(result);
 8004038:	693b      	ldr	r3, [r7, #16]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1e5      	bne.n	800400a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2220      	movs	r2, #32
 8004042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800404c:	bf00      	nop
 800404e:	3754      	adds	r7, #84	; 0x54
 8004050:	46bd      	mov	sp, r7
 8004052:	bc80      	pop	{r7}
 8004054:	4770      	bx	lr

08004056 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004062:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	2200      	movs	r2, #0
 8004068:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f7ff fee8 	bl	8003e46 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004076:	bf00      	nop
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800407e:	b480      	push	{r7}
 8004080:	b085      	sub	sp, #20
 8004082:	af00      	add	r7, sp, #0
 8004084:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b21      	cmp	r3, #33	; 0x21
 8004090:	d13e      	bne.n	8004110 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800409a:	d114      	bne.n	80040c6 <UART_Transmit_IT+0x48>
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	691b      	ldr	r3, [r3, #16]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d110      	bne.n	80040c6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a1b      	ldr	r3, [r3, #32]
 80040a8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80040b8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
 80040be:	1c9a      	adds	r2, r3, #2
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	621a      	str	r2, [r3, #32]
 80040c4:	e008      	b.n	80040d8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	1c59      	adds	r1, r3, #1
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	6211      	str	r1, [r2, #32]
 80040d0:	781a      	ldrb	r2, [r3, #0]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80040dc:	b29b      	uxth	r3, r3
 80040de:	3b01      	subs	r3, #1
 80040e0:	b29b      	uxth	r3, r3
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	4619      	mov	r1, r3
 80040e6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10f      	bne.n	800410c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68da      	ldr	r2, [r3, #12]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80040fa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68da      	ldr	r2, [r3, #12]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800410a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800410c:	2300      	movs	r3, #0
 800410e:	e000      	b.n	8004112 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004110:	2302      	movs	r3, #2
  }
}
 8004112:	4618      	mov	r0, r3
 8004114:	3714      	adds	r7, #20
 8004116:	46bd      	mov	sp, r7
 8004118:	bc80      	pop	{r7}
 800411a:	4770      	bx	lr

0800411c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68da      	ldr	r2, [r3, #12]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004132:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2220      	movs	r2, #32
 8004138:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f7ff fe79 	bl	8003e34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3708      	adds	r7, #8
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b08c      	sub	sp, #48	; 0x30
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800415a:	b2db      	uxtb	r3, r3
 800415c:	2b22      	cmp	r3, #34	; 0x22
 800415e:	f040 80ae 	bne.w	80042be <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800416a:	d117      	bne.n	800419c <UART_Receive_IT+0x50>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d113      	bne.n	800419c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004174:	2300      	movs	r3, #0
 8004176:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	b29b      	uxth	r3, r3
 8004186:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800418a:	b29a      	uxth	r2, r3
 800418c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800418e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004194:	1c9a      	adds	r2, r3, #2
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	629a      	str	r2, [r3, #40]	; 0x28
 800419a:	e026      	b.n	80041ea <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80041a2:	2300      	movs	r3, #0
 80041a4:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041ae:	d007      	beq.n	80041c0 <UART_Receive_IT+0x74>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d10a      	bne.n	80041ce <UART_Receive_IT+0x82>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	691b      	ldr	r3, [r3, #16]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d106      	bne.n	80041ce <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	b2da      	uxtb	r2, r3
 80041c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041ca:	701a      	strb	r2, [r3, #0]
 80041cc:	e008      	b.n	80041e0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	b2db      	uxtb	r3, r3
 80041d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041da:	b2da      	uxtb	r2, r3
 80041dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041de:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e4:	1c5a      	adds	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	3b01      	subs	r3, #1
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	4619      	mov	r1, r3
 80041f8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d15d      	bne.n	80042ba <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f022 0220 	bic.w	r2, r2, #32
 800420c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	68da      	ldr	r2, [r3, #12]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800421c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	695a      	ldr	r2, [r3, #20]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 0201 	bic.w	r2, r2, #1
 800422c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004240:	2b01      	cmp	r3, #1
 8004242:	d135      	bne.n	80042b0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	330c      	adds	r3, #12
 8004250:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004252:	697b      	ldr	r3, [r7, #20]
 8004254:	e853 3f00 	ldrex	r3, [r3]
 8004258:	613b      	str	r3, [r7, #16]
   return(result);
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	f023 0310 	bic.w	r3, r3, #16
 8004260:	627b      	str	r3, [r7, #36]	; 0x24
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	330c      	adds	r3, #12
 8004268:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800426a:	623a      	str	r2, [r7, #32]
 800426c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426e:	69f9      	ldr	r1, [r7, #28]
 8004270:	6a3a      	ldr	r2, [r7, #32]
 8004272:	e841 2300 	strex	r3, r2, [r1]
 8004276:	61bb      	str	r3, [r7, #24]
   return(result);
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d1e5      	bne.n	800424a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0310 	and.w	r3, r3, #16
 8004288:	2b10      	cmp	r3, #16
 800428a:	d10a      	bne.n	80042a2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800428c:	2300      	movs	r3, #0
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	60fb      	str	r3, [r7, #12]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	60fb      	str	r3, [r7, #12]
 80042a0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80042a6:	4619      	mov	r1, r3
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f7ff fdd5 	bl	8003e58 <HAL_UARTEx_RxEventCallback>
 80042ae:	e002      	b.n	80042b6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	f7fd f8b5 	bl	8001420 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80042b6:	2300      	movs	r3, #0
 80042b8:	e002      	b.n	80042c0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80042ba:	2300      	movs	r3, #0
 80042bc:	e000      	b.n	80042c0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80042be:	2302      	movs	r3, #2
  }
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3730      	adds	r7, #48	; 0x30
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}

080042c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b084      	sub	sp, #16
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	68da      	ldr	r2, [r3, #12]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	430a      	orrs	r2, r1
 80042e4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	689a      	ldr	r2, [r3, #8]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	431a      	orrs	r2, r3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	695b      	ldr	r3, [r3, #20]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004302:	f023 030c 	bic.w	r3, r3, #12
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6812      	ldr	r2, [r2, #0]
 800430a:	68b9      	ldr	r1, [r7, #8]
 800430c:	430b      	orrs	r3, r1
 800430e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	699a      	ldr	r2, [r3, #24]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	430a      	orrs	r2, r1
 8004324:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a2c      	ldr	r2, [pc, #176]	; (80043dc <UART_SetConfig+0x114>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d103      	bne.n	8004338 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004330:	f7ff f924 	bl	800357c <HAL_RCC_GetPCLK2Freq>
 8004334:	60f8      	str	r0, [r7, #12]
 8004336:	e002      	b.n	800433e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004338:	f7ff f90c 	bl	8003554 <HAL_RCC_GetPCLK1Freq>
 800433c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800433e:	68fa      	ldr	r2, [r7, #12]
 8004340:	4613      	mov	r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	4413      	add	r3, r2
 8004346:	009a      	lsls	r2, r3, #2
 8004348:	441a      	add	r2, r3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	685b      	ldr	r3, [r3, #4]
 800434e:	009b      	lsls	r3, r3, #2
 8004350:	fbb2 f3f3 	udiv	r3, r2, r3
 8004354:	4a22      	ldr	r2, [pc, #136]	; (80043e0 <UART_SetConfig+0x118>)
 8004356:	fba2 2303 	umull	r2, r3, r2, r3
 800435a:	095b      	lsrs	r3, r3, #5
 800435c:	0119      	lsls	r1, r3, #4
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	4613      	mov	r3, r2
 8004362:	009b      	lsls	r3, r3, #2
 8004364:	4413      	add	r3, r2
 8004366:	009a      	lsls	r2, r3, #2
 8004368:	441a      	add	r2, r3
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	fbb2 f2f3 	udiv	r2, r2, r3
 8004374:	4b1a      	ldr	r3, [pc, #104]	; (80043e0 <UART_SetConfig+0x118>)
 8004376:	fba3 0302 	umull	r0, r3, r3, r2
 800437a:	095b      	lsrs	r3, r3, #5
 800437c:	2064      	movs	r0, #100	; 0x64
 800437e:	fb00 f303 	mul.w	r3, r0, r3
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	011b      	lsls	r3, r3, #4
 8004386:	3332      	adds	r3, #50	; 0x32
 8004388:	4a15      	ldr	r2, [pc, #84]	; (80043e0 <UART_SetConfig+0x118>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004394:	4419      	add	r1, r3
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	4613      	mov	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	4413      	add	r3, r2
 800439e:	009a      	lsls	r2, r3, #2
 80043a0:	441a      	add	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80043ac:	4b0c      	ldr	r3, [pc, #48]	; (80043e0 <UART_SetConfig+0x118>)
 80043ae:	fba3 0302 	umull	r0, r3, r3, r2
 80043b2:	095b      	lsrs	r3, r3, #5
 80043b4:	2064      	movs	r0, #100	; 0x64
 80043b6:	fb00 f303 	mul.w	r3, r0, r3
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	011b      	lsls	r3, r3, #4
 80043be:	3332      	adds	r3, #50	; 0x32
 80043c0:	4a07      	ldr	r2, [pc, #28]	; (80043e0 <UART_SetConfig+0x118>)
 80043c2:	fba2 2303 	umull	r2, r3, r2, r3
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	f003 020f 	and.w	r2, r3, #15
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	440a      	add	r2, r1
 80043d2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80043d4:	bf00      	nop
 80043d6:	3710      	adds	r7, #16
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}
 80043dc:	40013800 	.word	0x40013800
 80043e0:	51eb851f 	.word	0x51eb851f

080043e4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	4603      	mov	r3, r0
 80043ec:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80043ee:	2300      	movs	r3, #0
 80043f0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80043f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80043f6:	2b84      	cmp	r3, #132	; 0x84
 80043f8:	d005      	beq.n	8004406 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80043fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	4413      	add	r3, r2
 8004402:	3303      	adds	r3, #3
 8004404:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004406:	68fb      	ldr	r3, [r7, #12]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	bc80      	pop	{r7}
 8004410:	4770      	bx	lr

08004412 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004412:	b580      	push	{r7, lr}
 8004414:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004416:	f000 fc53 	bl	8004cc0 <vTaskStartScheduler>
  
  return osOK;
 800441a:	2300      	movs	r3, #0
}
 800441c:	4618      	mov	r0, r3
 800441e:	bd80      	pop	{r7, pc}

08004420 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004422:	b089      	sub	sp, #36	; 0x24
 8004424:	af04      	add	r7, sp, #16
 8004426:	6078      	str	r0, [r7, #4]
 8004428:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d020      	beq.n	8004474 <osThreadCreate+0x54>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	699b      	ldr	r3, [r3, #24]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d01c      	beq.n	8004474 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685c      	ldr	r4, [r3, #4]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	691e      	ldr	r6, [r3, #16]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff ffc9 	bl	80043e4 <makeFreeRtosPriority>
 8004452:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800445c:	9202      	str	r2, [sp, #8]
 800445e:	9301      	str	r3, [sp, #4]
 8004460:	9100      	str	r1, [sp, #0]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	4632      	mov	r2, r6
 8004466:	4629      	mov	r1, r5
 8004468:	4620      	mov	r0, r4
 800446a:	f000 fa4a 	bl	8004902 <xTaskCreateStatic>
 800446e:	4603      	mov	r3, r0
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	e01c      	b.n	80044ae <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685c      	ldr	r4, [r3, #4]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004480:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004488:	4618      	mov	r0, r3
 800448a:	f7ff ffab 	bl	80043e4 <makeFreeRtosPriority>
 800448e:	4602      	mov	r2, r0
 8004490:	f107 030c 	add.w	r3, r7, #12
 8004494:	9301      	str	r3, [sp, #4]
 8004496:	9200      	str	r2, [sp, #0]
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	4632      	mov	r2, r6
 800449c:	4629      	mov	r1, r5
 800449e:	4620      	mov	r0, r4
 80044a0:	f000 fa8c 	bl	80049bc <xTaskCreate>
 80044a4:	4603      	mov	r3, r0
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d001      	beq.n	80044ae <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80044aa:	2300      	movs	r3, #0
 80044ac:	e000      	b.n	80044b0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80044ae:	68fb      	ldr	r3, [r7, #12]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3714      	adds	r7, #20
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080044b8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d001      	beq.n	80044ce <osDelay+0x16>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	e000      	b.n	80044d0 <osDelay+0x18>
 80044ce:	2301      	movs	r3, #1
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 fbc1 	bl	8004c58 <vTaskDelay>
  
  return osOK;
 80044d6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 80044e0:	b590      	push	{r4, r7, lr}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af02      	add	r7, sp, #8
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	689b      	ldr	r3, [r3, #8]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d011      	beq.n	8004516 <osMessageCreate+0x36>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68db      	ldr	r3, [r3, #12]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d00d      	beq.n	8004516 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6859      	ldr	r1, [r3, #4]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	689a      	ldr	r2, [r3, #8]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	2400      	movs	r4, #0
 800450c:	9400      	str	r4, [sp, #0]
 800450e:	f000 f927 	bl	8004760 <xQueueGenericCreateStatic>
 8004512:	4603      	mov	r3, r0
 8004514:	e008      	b.n	8004528 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	4619      	mov	r1, r3
 8004522:	f000 f995 	bl	8004850 <xQueueGenericCreate>
 8004526:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004528:	4618      	mov	r0, r3
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	bd90      	pop	{r4, r7, pc}

08004530 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004530:	b480      	push	{r7}
 8004532:	b083      	sub	sp, #12
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f103 0208 	add.w	r2, r3, #8
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f04f 32ff 	mov.w	r2, #4294967295
 8004548:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f103 0208 	add.w	r2, r3, #8
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	f103 0208 	add.w	r2, r3, #8
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	bc80      	pop	{r7}
 800456c:	4770      	bx	lr

0800456e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800456e:	b480      	push	{r7}
 8004570:	b083      	sub	sp, #12
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	bc80      	pop	{r7}
 8004584:	4770      	bx	lr

08004586 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004586:	b480      	push	{r7}
 8004588:	b085      	sub	sp, #20
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
 800458e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	68fa      	ldr	r2, [r7, #12]
 800459a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689a      	ldr	r2, [r3, #8]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	1c5a      	adds	r2, r3, #1
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	601a      	str	r2, [r3, #0]
}
 80045c2:	bf00      	nop
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bc80      	pop	{r7}
 80045ca:	4770      	bx	lr

080045cc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045cc:	b480      	push	{r7}
 80045ce:	b085      	sub	sp, #20
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	6078      	str	r0, [r7, #4]
 80045d4:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e2:	d103      	bne.n	80045ec <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	60fb      	str	r3, [r7, #12]
 80045ea:	e00c      	b.n	8004606 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	3308      	adds	r3, #8
 80045f0:	60fb      	str	r3, [r7, #12]
 80045f2:	e002      	b.n	80045fa <vListInsert+0x2e>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	429a      	cmp	r2, r3
 8004604:	d2f6      	bcs.n	80045f4 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	685a      	ldr	r2, [r3, #4]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	683a      	ldr	r2, [r7, #0]
 8004614:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	683a      	ldr	r2, [r7, #0]
 8004620:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	601a      	str	r2, [r3, #0]
}
 8004632:	bf00      	nop
 8004634:	3714      	adds	r7, #20
 8004636:	46bd      	mov	sp, r7
 8004638:	bc80      	pop	{r7}
 800463a:	4770      	bx	lr

0800463c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	691b      	ldr	r3, [r3, #16]
 8004648:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	6892      	ldr	r2, [r2, #8]
 8004652:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	6852      	ldr	r2, [r2, #4]
 800465c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	685b      	ldr	r3, [r3, #4]
 8004662:	687a      	ldr	r2, [r7, #4]
 8004664:	429a      	cmp	r2, r3
 8004666:	d103      	bne.n	8004670 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	689a      	ldr	r2, [r3, #8]
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	1e5a      	subs	r2, r3, #1
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
}
 8004684:	4618      	mov	r0, r3
 8004686:	3714      	adds	r7, #20
 8004688:	46bd      	mov	sp, r7
 800468a:	bc80      	pop	{r7}
 800468c:	4770      	bx	lr
	...

08004690 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10a      	bne.n	80046ba <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80046a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a8:	f383 8811 	msr	BASEPRI, r3
 80046ac:	f3bf 8f6f 	isb	sy
 80046b0:	f3bf 8f4f 	dsb	sy
 80046b4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80046b6:	bf00      	nop
 80046b8:	e7fe      	b.n	80046b8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80046ba:	f000 ffdf 	bl	800567c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046c6:	68f9      	ldr	r1, [r7, #12]
 80046c8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046ca:	fb01 f303 	mul.w	r3, r1, r3
 80046ce:	441a      	add	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046ea:	3b01      	subs	r3, #1
 80046ec:	68f9      	ldr	r1, [r7, #12]
 80046ee:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80046f0:	fb01 f303 	mul.w	r3, r1, r3
 80046f4:	441a      	add	r2, r3
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	22ff      	movs	r2, #255	; 0xff
 80046fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	22ff      	movs	r2, #255	; 0xff
 8004706:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d114      	bne.n	800473a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d01a      	beq.n	800474e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	3310      	adds	r3, #16
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fcfd 	bl	800511c <xTaskRemoveFromEventList>
 8004722:	4603      	mov	r3, r0
 8004724:	2b00      	cmp	r3, #0
 8004726:	d012      	beq.n	800474e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004728:	4b0c      	ldr	r3, [pc, #48]	; (800475c <xQueueGenericReset+0xcc>)
 800472a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800472e:	601a      	str	r2, [r3, #0]
 8004730:	f3bf 8f4f 	dsb	sy
 8004734:	f3bf 8f6f 	isb	sy
 8004738:	e009      	b.n	800474e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	3310      	adds	r3, #16
 800473e:	4618      	mov	r0, r3
 8004740:	f7ff fef6 	bl	8004530 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	3324      	adds	r3, #36	; 0x24
 8004748:	4618      	mov	r0, r3
 800474a:	f7ff fef1 	bl	8004530 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800474e:	f000 ffc5 	bl	80056dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004752:	2301      	movs	r3, #1
}
 8004754:	4618      	mov	r0, r3
 8004756:	3710      	adds	r7, #16
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	e000ed04 	.word	0xe000ed04

08004760 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08e      	sub	sp, #56	; 0x38
 8004764:	af02      	add	r7, sp, #8
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
 800476c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d10a      	bne.n	800478a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004778:	f383 8811 	msr	BASEPRI, r3
 800477c:	f3bf 8f6f 	isb	sy
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004786:	bf00      	nop
 8004788:	e7fe      	b.n	8004788 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d10a      	bne.n	80047a6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80047a2:	bf00      	nop
 80047a4:	e7fe      	b.n	80047a4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d002      	beq.n	80047b2 <xQueueGenericCreateStatic+0x52>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <xQueueGenericCreateStatic+0x56>
 80047b2:	2301      	movs	r3, #1
 80047b4:	e000      	b.n	80047b8 <xQueueGenericCreateStatic+0x58>
 80047b6:	2300      	movs	r3, #0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10a      	bne.n	80047d2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80047bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	623b      	str	r3, [r7, #32]
}
 80047ce:	bf00      	nop
 80047d0:	e7fe      	b.n	80047d0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d102      	bne.n	80047de <xQueueGenericCreateStatic+0x7e>
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <xQueueGenericCreateStatic+0x82>
 80047de:	2301      	movs	r3, #1
 80047e0:	e000      	b.n	80047e4 <xQueueGenericCreateStatic+0x84>
 80047e2:	2300      	movs	r3, #0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d10a      	bne.n	80047fe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80047e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047ec:	f383 8811 	msr	BASEPRI, r3
 80047f0:	f3bf 8f6f 	isb	sy
 80047f4:	f3bf 8f4f 	dsb	sy
 80047f8:	61fb      	str	r3, [r7, #28]
}
 80047fa:	bf00      	nop
 80047fc:	e7fe      	b.n	80047fc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80047fe:	2348      	movs	r3, #72	; 0x48
 8004800:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	2b48      	cmp	r3, #72	; 0x48
 8004806:	d00a      	beq.n	800481e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480c:	f383 8811 	msr	BASEPRI, r3
 8004810:	f3bf 8f6f 	isb	sy
 8004814:	f3bf 8f4f 	dsb	sy
 8004818:	61bb      	str	r3, [r7, #24]
}
 800481a:	bf00      	nop
 800481c:	e7fe      	b.n	800481c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800481e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004826:	2b00      	cmp	r3, #0
 8004828:	d00d      	beq.n	8004846 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800482a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800482c:	2201      	movs	r2, #1
 800482e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004832:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	4613      	mov	r3, r2
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	68b9      	ldr	r1, [r7, #8]
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f000 f83f 	bl	80048c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004848:	4618      	mov	r0, r3
 800484a:	3730      	adds	r7, #48	; 0x30
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}

08004850 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004850:	b580      	push	{r7, lr}
 8004852:	b08a      	sub	sp, #40	; 0x28
 8004854:	af02      	add	r7, sp, #8
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	4613      	mov	r3, r2
 800485c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d10a      	bne.n	800487a <xQueueGenericCreate+0x2a>
	__asm volatile
 8004864:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004868:	f383 8811 	msr	BASEPRI, r3
 800486c:	f3bf 8f6f 	isb	sy
 8004870:	f3bf 8f4f 	dsb	sy
 8004874:	613b      	str	r3, [r7, #16]
}
 8004876:	bf00      	nop
 8004878:	e7fe      	b.n	8004878 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	68ba      	ldr	r2, [r7, #8]
 800487e:	fb02 f303 	mul.w	r3, r2, r3
 8004882:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004884:	69fb      	ldr	r3, [r7, #28]
 8004886:	3348      	adds	r3, #72	; 0x48
 8004888:	4618      	mov	r0, r3
 800488a:	f000 ffb9 	bl	8005800 <pvPortMalloc>
 800488e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d011      	beq.n	80048ba <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004896:	69bb      	ldr	r3, [r7, #24]
 8004898:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	3348      	adds	r3, #72	; 0x48
 800489e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80048a0:	69bb      	ldr	r3, [r7, #24]
 80048a2:	2200      	movs	r2, #0
 80048a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80048a8:	79fa      	ldrb	r2, [r7, #7]
 80048aa:	69bb      	ldr	r3, [r7, #24]
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	4613      	mov	r3, r2
 80048b0:	697a      	ldr	r2, [r7, #20]
 80048b2:	68b9      	ldr	r1, [r7, #8]
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 f805 	bl	80048c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80048ba:	69bb      	ldr	r3, [r7, #24]
	}
 80048bc:	4618      	mov	r0, r3
 80048be:	3720      	adds	r7, #32
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}

080048c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b084      	sub	sp, #16
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
 80048d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d103      	bne.n	80048e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	69ba      	ldr	r2, [r7, #24]
 80048dc:	601a      	str	r2, [r3, #0]
 80048de:	e002      	b.n	80048e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048e0:	69bb      	ldr	r3, [r7, #24]
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80048ec:	69bb      	ldr	r3, [r7, #24]
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048f2:	2101      	movs	r1, #1
 80048f4:	69b8      	ldr	r0, [r7, #24]
 80048f6:	f7ff fecb 	bl	8004690 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80048fa:	bf00      	nop
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}

08004902 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004902:	b580      	push	{r7, lr}
 8004904:	b08e      	sub	sp, #56	; 0x38
 8004906:	af04      	add	r7, sp, #16
 8004908:	60f8      	str	r0, [r7, #12]
 800490a:	60b9      	str	r1, [r7, #8]
 800490c:	607a      	str	r2, [r7, #4]
 800490e:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004912:	2b00      	cmp	r3, #0
 8004914:	d10a      	bne.n	800492c <xTaskCreateStatic+0x2a>
	__asm volatile
 8004916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800491a:	f383 8811 	msr	BASEPRI, r3
 800491e:	f3bf 8f6f 	isb	sy
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	623b      	str	r3, [r7, #32]
}
 8004928:	bf00      	nop
 800492a:	e7fe      	b.n	800492a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800492c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10a      	bne.n	8004948 <xTaskCreateStatic+0x46>
	__asm volatile
 8004932:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004936:	f383 8811 	msr	BASEPRI, r3
 800493a:	f3bf 8f6f 	isb	sy
 800493e:	f3bf 8f4f 	dsb	sy
 8004942:	61fb      	str	r3, [r7, #28]
}
 8004944:	bf00      	nop
 8004946:	e7fe      	b.n	8004946 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004948:	23a0      	movs	r3, #160	; 0xa0
 800494a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800494c:	693b      	ldr	r3, [r7, #16]
 800494e:	2ba0      	cmp	r3, #160	; 0xa0
 8004950:	d00a      	beq.n	8004968 <xTaskCreateStatic+0x66>
	__asm volatile
 8004952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004956:	f383 8811 	msr	BASEPRI, r3
 800495a:	f3bf 8f6f 	isb	sy
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	61bb      	str	r3, [r7, #24]
}
 8004964:	bf00      	nop
 8004966:	e7fe      	b.n	8004966 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004968:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800496a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800496c:	2b00      	cmp	r3, #0
 800496e:	d01e      	beq.n	80049ae <xTaskCreateStatic+0xac>
 8004970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004972:	2b00      	cmp	r3, #0
 8004974:	d01b      	beq.n	80049ae <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004976:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004978:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800497e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004982:	2202      	movs	r2, #2
 8004984:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004988:	2300      	movs	r3, #0
 800498a:	9303      	str	r3, [sp, #12]
 800498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498e:	9302      	str	r3, [sp, #8]
 8004990:	f107 0314 	add.w	r3, r7, #20
 8004994:	9301      	str	r3, [sp, #4]
 8004996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004998:	9300      	str	r3, [sp, #0]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	68b9      	ldr	r1, [r7, #8]
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 f851 	bl	8004a48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80049a6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80049a8:	f000 f8ec 	bl	8004b84 <prvAddNewTaskToReadyList>
 80049ac:	e001      	b.n	80049b2 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80049ae:	2300      	movs	r3, #0
 80049b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80049b2:	697b      	ldr	r3, [r7, #20]
	}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3728      	adds	r7, #40	; 0x28
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b08c      	sub	sp, #48	; 0x30
 80049c0:	af04      	add	r7, sp, #16
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	603b      	str	r3, [r7, #0]
 80049c8:	4613      	mov	r3, r2
 80049ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80049cc:	88fb      	ldrh	r3, [r7, #6]
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	4618      	mov	r0, r3
 80049d2:	f000 ff15 	bl	8005800 <pvPortMalloc>
 80049d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00e      	beq.n	80049fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80049de:	20a0      	movs	r0, #160	; 0xa0
 80049e0:	f000 ff0e 	bl	8005800 <pvPortMalloc>
 80049e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80049e6:	69fb      	ldr	r3, [r7, #28]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d003      	beq.n	80049f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	697a      	ldr	r2, [r7, #20]
 80049f0:	631a      	str	r2, [r3, #48]	; 0x30
 80049f2:	e005      	b.n	8004a00 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80049f4:	6978      	ldr	r0, [r7, #20]
 80049f6:	f000 ffcf 	bl	8005998 <vPortFree>
 80049fa:	e001      	b.n	8004a00 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80049fc:	2300      	movs	r3, #0
 80049fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004a00:	69fb      	ldr	r3, [r7, #28]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d017      	beq.n	8004a36 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a0e:	88fa      	ldrh	r2, [r7, #6]
 8004a10:	2300      	movs	r3, #0
 8004a12:	9303      	str	r3, [sp, #12]
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	9302      	str	r3, [sp, #8]
 8004a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1a:	9301      	str	r3, [sp, #4]
 8004a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1e:	9300      	str	r3, [sp, #0]
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	68b9      	ldr	r1, [r7, #8]
 8004a24:	68f8      	ldr	r0, [r7, #12]
 8004a26:	f000 f80f 	bl	8004a48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a2a:	69f8      	ldr	r0, [r7, #28]
 8004a2c:	f000 f8aa 	bl	8004b84 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004a30:	2301      	movs	r3, #1
 8004a32:	61bb      	str	r3, [r7, #24]
 8004a34:	e002      	b.n	8004a3c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a36:	f04f 33ff 	mov.w	r3, #4294967295
 8004a3a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004a3c:	69bb      	ldr	r3, [r7, #24]
	}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3720      	adds	r7, #32
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
	...

08004a48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b088      	sub	sp, #32
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
 8004a54:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004a60:	3b01      	subs	r3, #1
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	f023 0307 	bic.w	r3, r3, #7
 8004a6e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004a70:	69bb      	ldr	r3, [r7, #24]
 8004a72:	f003 0307 	and.w	r3, r3, #7
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00a      	beq.n	8004a90 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a7e:	f383 8811 	msr	BASEPRI, r3
 8004a82:	f3bf 8f6f 	isb	sy
 8004a86:	f3bf 8f4f 	dsb	sy
 8004a8a:	617b      	str	r3, [r7, #20]
}
 8004a8c:	bf00      	nop
 8004a8e:	e7fe      	b.n	8004a8e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d01f      	beq.n	8004ad6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004a96:	2300      	movs	r3, #0
 8004a98:	61fb      	str	r3, [r7, #28]
 8004a9a:	e012      	b.n	8004ac2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	7819      	ldrb	r1, [r3, #0]
 8004aa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	4413      	add	r3, r2
 8004aaa:	3334      	adds	r3, #52	; 0x34
 8004aac:	460a      	mov	r2, r1
 8004aae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d006      	beq.n	8004aca <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004abc:	69fb      	ldr	r3, [r7, #28]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	61fb      	str	r3, [r7, #28]
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	2b0f      	cmp	r3, #15
 8004ac6:	d9e9      	bls.n	8004a9c <prvInitialiseNewTask+0x54>
 8004ac8:	e000      	b.n	8004acc <prvInitialiseNewTask+0x84>
			{
				break;
 8004aca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004acc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ad4:	e003      	b.n	8004ade <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004ade:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae0:	2b06      	cmp	r3, #6
 8004ae2:	d901      	bls.n	8004ae8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004ae4:	2306      	movs	r3, #6
 8004ae6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004aea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004aec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004af2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004af6:	2200      	movs	r2, #0
 8004af8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afc:	3304      	adds	r3, #4
 8004afe:	4618      	mov	r0, r3
 8004b00:	f7ff fd35 	bl	800456e <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b06:	3318      	adds	r3, #24
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7ff fd30 	bl	800456e <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b12:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b16:	f1c3 0207 	rsb	r2, r3, #7
 8004b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b1c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b22:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b26:	2200      	movs	r2, #0
 8004b28:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004b2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b36:	334c      	adds	r3, #76	; 0x4c
 8004b38:	224c      	movs	r2, #76	; 0x4c
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f002 f81e 	bl	8006b7e <memset>
 8004b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b44:	4a0c      	ldr	r2, [pc, #48]	; (8004b78 <prvInitialiseNewTask+0x130>)
 8004b46:	651a      	str	r2, [r3, #80]	; 0x50
 8004b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4a:	4a0c      	ldr	r2, [pc, #48]	; (8004b7c <prvInitialiseNewTask+0x134>)
 8004b4c:	655a      	str	r2, [r3, #84]	; 0x54
 8004b4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b50:	4a0b      	ldr	r2, [pc, #44]	; (8004b80 <prvInitialiseNewTask+0x138>)
 8004b52:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004b54:	683a      	ldr	r2, [r7, #0]
 8004b56:	68f9      	ldr	r1, [r7, #12]
 8004b58:	69b8      	ldr	r0, [r7, #24]
 8004b5a:	f000 fc9f 	bl	800549c <pxPortInitialiseStack>
 8004b5e:	4602      	mov	r2, r0
 8004b60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b62:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d002      	beq.n	8004b70 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004b6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b6e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b70:	bf00      	nop
 8004b72:	3720      	adds	r7, #32
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	20002f68 	.word	0x20002f68
 8004b7c:	20002fd0 	.word	0x20002fd0
 8004b80:	20003038 	.word	0x20003038

08004b84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b082      	sub	sp, #8
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004b8c:	f000 fd76 	bl	800567c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004b90:	4b2a      	ldr	r3, [pc, #168]	; (8004c3c <prvAddNewTaskToReadyList+0xb8>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	3301      	adds	r3, #1
 8004b96:	4a29      	ldr	r2, [pc, #164]	; (8004c3c <prvAddNewTaskToReadyList+0xb8>)
 8004b98:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004b9a:	4b29      	ldr	r3, [pc, #164]	; (8004c40 <prvAddNewTaskToReadyList+0xbc>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d109      	bne.n	8004bb6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ba2:	4a27      	ldr	r2, [pc, #156]	; (8004c40 <prvAddNewTaskToReadyList+0xbc>)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004ba8:	4b24      	ldr	r3, [pc, #144]	; (8004c3c <prvAddNewTaskToReadyList+0xb8>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	d110      	bne.n	8004bd2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004bb0:	f000 fb2e 	bl	8005210 <prvInitialiseTaskLists>
 8004bb4:	e00d      	b.n	8004bd2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004bb6:	4b23      	ldr	r3, [pc, #140]	; (8004c44 <prvAddNewTaskToReadyList+0xc0>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d109      	bne.n	8004bd2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004bbe:	4b20      	ldr	r3, [pc, #128]	; (8004c40 <prvAddNewTaskToReadyList+0xbc>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d802      	bhi.n	8004bd2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004bcc:	4a1c      	ldr	r2, [pc, #112]	; (8004c40 <prvAddNewTaskToReadyList+0xbc>)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004bd2:	4b1d      	ldr	r3, [pc, #116]	; (8004c48 <prvAddNewTaskToReadyList+0xc4>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	4a1b      	ldr	r2, [pc, #108]	; (8004c48 <prvAddNewTaskToReadyList+0xc4>)
 8004bda:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004be0:	2201      	movs	r2, #1
 8004be2:	409a      	lsls	r2, r3
 8004be4:	4b19      	ldr	r3, [pc, #100]	; (8004c4c <prvAddNewTaskToReadyList+0xc8>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	4a18      	ldr	r2, [pc, #96]	; (8004c4c <prvAddNewTaskToReadyList+0xc8>)
 8004bec:	6013      	str	r3, [r2, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	4413      	add	r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	4a15      	ldr	r2, [pc, #84]	; (8004c50 <prvAddNewTaskToReadyList+0xcc>)
 8004bfc:	441a      	add	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	3304      	adds	r3, #4
 8004c02:	4619      	mov	r1, r3
 8004c04:	4610      	mov	r0, r2
 8004c06:	f7ff fcbe 	bl	8004586 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004c0a:	f000 fd67 	bl	80056dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004c0e:	4b0d      	ldr	r3, [pc, #52]	; (8004c44 <prvAddNewTaskToReadyList+0xc0>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00e      	beq.n	8004c34 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004c16:	4b0a      	ldr	r3, [pc, #40]	; (8004c40 <prvAddNewTaskToReadyList+0xbc>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d207      	bcs.n	8004c34 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004c24:	4b0b      	ldr	r3, [pc, #44]	; (8004c54 <prvAddNewTaskToReadyList+0xd0>)
 8004c26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004c2a:	601a      	str	r2, [r3, #0]
 8004c2c:	f3bf 8f4f 	dsb	sy
 8004c30:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c34:	bf00      	nop
 8004c36:	3708      	adds	r7, #8
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}
 8004c3c:	20000714 	.word	0x20000714
 8004c40:	20000614 	.word	0x20000614
 8004c44:	20000720 	.word	0x20000720
 8004c48:	20000730 	.word	0x20000730
 8004c4c:	2000071c 	.word	0x2000071c
 8004c50:	20000618 	.word	0x20000618
 8004c54:	e000ed04 	.word	0xe000ed04

08004c58 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004c60:	2300      	movs	r3, #0
 8004c62:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d017      	beq.n	8004c9a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004c6a:	4b13      	ldr	r3, [pc, #76]	; (8004cb8 <vTaskDelay+0x60>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00a      	beq.n	8004c88 <vTaskDelay+0x30>
	__asm volatile
 8004c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c76:	f383 8811 	msr	BASEPRI, r3
 8004c7a:	f3bf 8f6f 	isb	sy
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	60bb      	str	r3, [r7, #8]
}
 8004c84:	bf00      	nop
 8004c86:	e7fe      	b.n	8004c86 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004c88:	f000 f884 	bl	8004d94 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 fb9e 	bl	80053d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004c94:	f000 f88c 	bl	8004db0 <xTaskResumeAll>
 8004c98:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d107      	bne.n	8004cb0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004ca0:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <vTaskDelay+0x64>)
 8004ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ca6:	601a      	str	r2, [r3, #0]
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004cb0:	bf00      	nop
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	2000073c 	.word	0x2000073c
 8004cbc:	e000ed04 	.word	0xe000ed04

08004cc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b08a      	sub	sp, #40	; 0x28
 8004cc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004cce:	463a      	mov	r2, r7
 8004cd0:	1d39      	adds	r1, r7, #4
 8004cd2:	f107 0308 	add.w	r3, r7, #8
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	f7fc fa0e 	bl	80010f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004cdc:	6839      	ldr	r1, [r7, #0]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	9202      	str	r2, [sp, #8]
 8004ce4:	9301      	str	r3, [sp, #4]
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	9300      	str	r3, [sp, #0]
 8004cea:	2300      	movs	r3, #0
 8004cec:	460a      	mov	r2, r1
 8004cee:	4921      	ldr	r1, [pc, #132]	; (8004d74 <vTaskStartScheduler+0xb4>)
 8004cf0:	4821      	ldr	r0, [pc, #132]	; (8004d78 <vTaskStartScheduler+0xb8>)
 8004cf2:	f7ff fe06 	bl	8004902 <xTaskCreateStatic>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	4a20      	ldr	r2, [pc, #128]	; (8004d7c <vTaskStartScheduler+0xbc>)
 8004cfa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004cfc:	4b1f      	ldr	r3, [pc, #124]	; (8004d7c <vTaskStartScheduler+0xbc>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004d04:	2301      	movs	r3, #1
 8004d06:	617b      	str	r3, [r7, #20]
 8004d08:	e001      	b.n	8004d0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004d0e:	697b      	ldr	r3, [r7, #20]
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d11b      	bne.n	8004d4c <vTaskStartScheduler+0x8c>
	__asm volatile
 8004d14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d18:	f383 8811 	msr	BASEPRI, r3
 8004d1c:	f3bf 8f6f 	isb	sy
 8004d20:	f3bf 8f4f 	dsb	sy
 8004d24:	613b      	str	r3, [r7, #16]
}
 8004d26:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004d28:	4b15      	ldr	r3, [pc, #84]	; (8004d80 <vTaskStartScheduler+0xc0>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	334c      	adds	r3, #76	; 0x4c
 8004d2e:	4a15      	ldr	r2, [pc, #84]	; (8004d84 <vTaskStartScheduler+0xc4>)
 8004d30:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004d32:	4b15      	ldr	r3, [pc, #84]	; (8004d88 <vTaskStartScheduler+0xc8>)
 8004d34:	f04f 32ff 	mov.w	r2, #4294967295
 8004d38:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004d3a:	4b14      	ldr	r3, [pc, #80]	; (8004d8c <vTaskStartScheduler+0xcc>)
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004d40:	4b13      	ldr	r3, [pc, #76]	; (8004d90 <vTaskStartScheduler+0xd0>)
 8004d42:	2200      	movs	r2, #0
 8004d44:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004d46:	f000 fc27 	bl	8005598 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004d4a:	e00e      	b.n	8004d6a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d52:	d10a      	bne.n	8004d6a <vTaskStartScheduler+0xaa>
	__asm volatile
 8004d54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d58:	f383 8811 	msr	BASEPRI, r3
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	f3bf 8f4f 	dsb	sy
 8004d64:	60fb      	str	r3, [r7, #12]
}
 8004d66:	bf00      	nop
 8004d68:	e7fe      	b.n	8004d68 <vTaskStartScheduler+0xa8>
}
 8004d6a:	bf00      	nop
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	0800a5a0 	.word	0x0800a5a0
 8004d78:	080051e1 	.word	0x080051e1
 8004d7c:	20000738 	.word	0x20000738
 8004d80:	20000614 	.word	0x20000614
 8004d84:	20000068 	.word	0x20000068
 8004d88:	20000734 	.word	0x20000734
 8004d8c:	20000720 	.word	0x20000720
 8004d90:	20000718 	.word	0x20000718

08004d94 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004d94:	b480      	push	{r7}
 8004d96:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004d98:	4b04      	ldr	r3, [pc, #16]	; (8004dac <vTaskSuspendAll+0x18>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	3301      	adds	r3, #1
 8004d9e:	4a03      	ldr	r2, [pc, #12]	; (8004dac <vTaskSuspendAll+0x18>)
 8004da0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004da2:	bf00      	nop
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bc80      	pop	{r7}
 8004da8:	4770      	bx	lr
 8004daa:	bf00      	nop
 8004dac:	2000073c 	.word	0x2000073c

08004db0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004db6:	2300      	movs	r3, #0
 8004db8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004dbe:	4b41      	ldr	r3, [pc, #260]	; (8004ec4 <xTaskResumeAll+0x114>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d10a      	bne.n	8004ddc <xTaskResumeAll+0x2c>
	__asm volatile
 8004dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dca:	f383 8811 	msr	BASEPRI, r3
 8004dce:	f3bf 8f6f 	isb	sy
 8004dd2:	f3bf 8f4f 	dsb	sy
 8004dd6:	603b      	str	r3, [r7, #0]
}
 8004dd8:	bf00      	nop
 8004dda:	e7fe      	b.n	8004dda <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004ddc:	f000 fc4e 	bl	800567c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004de0:	4b38      	ldr	r3, [pc, #224]	; (8004ec4 <xTaskResumeAll+0x114>)
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	3b01      	subs	r3, #1
 8004de6:	4a37      	ldr	r2, [pc, #220]	; (8004ec4 <xTaskResumeAll+0x114>)
 8004de8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dea:	4b36      	ldr	r3, [pc, #216]	; (8004ec4 <xTaskResumeAll+0x114>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d161      	bne.n	8004eb6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004df2:	4b35      	ldr	r3, [pc, #212]	; (8004ec8 <xTaskResumeAll+0x118>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d05d      	beq.n	8004eb6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004dfa:	e02e      	b.n	8004e5a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004dfc:	4b33      	ldr	r3, [pc, #204]	; (8004ecc <xTaskResumeAll+0x11c>)
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	68db      	ldr	r3, [r3, #12]
 8004e02:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	3318      	adds	r3, #24
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f7ff fc17 	bl	800463c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	3304      	adds	r3, #4
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7ff fc12 	bl	800463c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	4b2b      	ldr	r3, [pc, #172]	; (8004ed0 <xTaskResumeAll+0x120>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	4a2a      	ldr	r2, [pc, #168]	; (8004ed0 <xTaskResumeAll+0x120>)
 8004e28:	6013      	str	r3, [r2, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e2e:	4613      	mov	r3, r2
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4413      	add	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	4a27      	ldr	r2, [pc, #156]	; (8004ed4 <xTaskResumeAll+0x124>)
 8004e38:	441a      	add	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	3304      	adds	r3, #4
 8004e3e:	4619      	mov	r1, r3
 8004e40:	4610      	mov	r0, r2
 8004e42:	f7ff fba0 	bl	8004586 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e4a:	4b23      	ldr	r3, [pc, #140]	; (8004ed8 <xTaskResumeAll+0x128>)
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d302      	bcc.n	8004e5a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004e54:	4b21      	ldr	r3, [pc, #132]	; (8004edc <xTaskResumeAll+0x12c>)
 8004e56:	2201      	movs	r2, #1
 8004e58:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004e5a:	4b1c      	ldr	r3, [pc, #112]	; (8004ecc <xTaskResumeAll+0x11c>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d1cc      	bne.n	8004dfc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004e68:	f000 fa74 	bl	8005354 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004e6c:	4b1c      	ldr	r3, [pc, #112]	; (8004ee0 <xTaskResumeAll+0x130>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d010      	beq.n	8004e9a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004e78:	f000 f836 	bl	8004ee8 <xTaskIncrementTick>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004e82:	4b16      	ldr	r3, [pc, #88]	; (8004edc <xTaskResumeAll+0x12c>)
 8004e84:	2201      	movs	r2, #1
 8004e86:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	3b01      	subs	r3, #1
 8004e8c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d1f1      	bne.n	8004e78 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004e94:	4b12      	ldr	r3, [pc, #72]	; (8004ee0 <xTaskResumeAll+0x130>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004e9a:	4b10      	ldr	r3, [pc, #64]	; (8004edc <xTaskResumeAll+0x12c>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d009      	beq.n	8004eb6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004ea6:	4b0f      	ldr	r3, [pc, #60]	; (8004ee4 <xTaskResumeAll+0x134>)
 8004ea8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004eac:	601a      	str	r2, [r3, #0]
 8004eae:	f3bf 8f4f 	dsb	sy
 8004eb2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004eb6:	f000 fc11 	bl	80056dc <vPortExitCritical>

	return xAlreadyYielded;
 8004eba:	68bb      	ldr	r3, [r7, #8]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	2000073c 	.word	0x2000073c
 8004ec8:	20000714 	.word	0x20000714
 8004ecc:	200006d4 	.word	0x200006d4
 8004ed0:	2000071c 	.word	0x2000071c
 8004ed4:	20000618 	.word	0x20000618
 8004ed8:	20000614 	.word	0x20000614
 8004edc:	20000728 	.word	0x20000728
 8004ee0:	20000724 	.word	0x20000724
 8004ee4:	e000ed04 	.word	0xe000ed04

08004ee8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ef2:	4b4e      	ldr	r3, [pc, #312]	; (800502c <xTaskIncrementTick+0x144>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f040 808e 	bne.w	8005018 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004efc:	4b4c      	ldr	r3, [pc, #304]	; (8005030 <xTaskIncrementTick+0x148>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	3301      	adds	r3, #1
 8004f02:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004f04:	4a4a      	ldr	r2, [pc, #296]	; (8005030 <xTaskIncrementTick+0x148>)
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d120      	bne.n	8004f52 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004f10:	4b48      	ldr	r3, [pc, #288]	; (8005034 <xTaskIncrementTick+0x14c>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d00a      	beq.n	8004f30 <xTaskIncrementTick+0x48>
	__asm volatile
 8004f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f1e:	f383 8811 	msr	BASEPRI, r3
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	f3bf 8f4f 	dsb	sy
 8004f2a:	603b      	str	r3, [r7, #0]
}
 8004f2c:	bf00      	nop
 8004f2e:	e7fe      	b.n	8004f2e <xTaskIncrementTick+0x46>
 8004f30:	4b40      	ldr	r3, [pc, #256]	; (8005034 <xTaskIncrementTick+0x14c>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	60fb      	str	r3, [r7, #12]
 8004f36:	4b40      	ldr	r3, [pc, #256]	; (8005038 <xTaskIncrementTick+0x150>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a3e      	ldr	r2, [pc, #248]	; (8005034 <xTaskIncrementTick+0x14c>)
 8004f3c:	6013      	str	r3, [r2, #0]
 8004f3e:	4a3e      	ldr	r2, [pc, #248]	; (8005038 <xTaskIncrementTick+0x150>)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6013      	str	r3, [r2, #0]
 8004f44:	4b3d      	ldr	r3, [pc, #244]	; (800503c <xTaskIncrementTick+0x154>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3301      	adds	r3, #1
 8004f4a:	4a3c      	ldr	r2, [pc, #240]	; (800503c <xTaskIncrementTick+0x154>)
 8004f4c:	6013      	str	r3, [r2, #0]
 8004f4e:	f000 fa01 	bl	8005354 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004f52:	4b3b      	ldr	r3, [pc, #236]	; (8005040 <xTaskIncrementTick+0x158>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	693a      	ldr	r2, [r7, #16]
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d348      	bcc.n	8004fee <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f5c:	4b35      	ldr	r3, [pc, #212]	; (8005034 <xTaskIncrementTick+0x14c>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d104      	bne.n	8004f70 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f66:	4b36      	ldr	r3, [pc, #216]	; (8005040 <xTaskIncrementTick+0x158>)
 8004f68:	f04f 32ff 	mov.w	r2, #4294967295
 8004f6c:	601a      	str	r2, [r3, #0]
					break;
 8004f6e:	e03e      	b.n	8004fee <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f70:	4b30      	ldr	r3, [pc, #192]	; (8005034 <xTaskIncrementTick+0x14c>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68db      	ldr	r3, [r3, #12]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d203      	bcs.n	8004f90 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004f88:	4a2d      	ldr	r2, [pc, #180]	; (8005040 <xTaskIncrementTick+0x158>)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004f8e:	e02e      	b.n	8004fee <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	3304      	adds	r3, #4
 8004f94:	4618      	mov	r0, r3
 8004f96:	f7ff fb51 	bl	800463c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d004      	beq.n	8004fac <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	3318      	adds	r3, #24
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f7ff fb48 	bl	800463c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb0:	2201      	movs	r2, #1
 8004fb2:	409a      	lsls	r2, r3
 8004fb4:	4b23      	ldr	r3, [pc, #140]	; (8005044 <xTaskIncrementTick+0x15c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	4a22      	ldr	r2, [pc, #136]	; (8005044 <xTaskIncrementTick+0x15c>)
 8004fbc:	6013      	str	r3, [r2, #0]
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	009b      	lsls	r3, r3, #2
 8004fc6:	4413      	add	r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	4a1f      	ldr	r2, [pc, #124]	; (8005048 <xTaskIncrementTick+0x160>)
 8004fcc:	441a      	add	r2, r3
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	3304      	adds	r3, #4
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4610      	mov	r0, r2
 8004fd6:	f7ff fad6 	bl	8004586 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004fde:	4b1b      	ldr	r3, [pc, #108]	; (800504c <xTaskIncrementTick+0x164>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d3b9      	bcc.n	8004f5c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fec:	e7b6      	b.n	8004f5c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004fee:	4b17      	ldr	r3, [pc, #92]	; (800504c <xTaskIncrementTick+0x164>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ff4:	4914      	ldr	r1, [pc, #80]	; (8005048 <xTaskIncrementTick+0x160>)
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	009b      	lsls	r3, r3, #2
 8004ffa:	4413      	add	r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	440b      	add	r3, r1
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2b01      	cmp	r3, #1
 8005004:	d901      	bls.n	800500a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8005006:	2301      	movs	r3, #1
 8005008:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800500a:	4b11      	ldr	r3, [pc, #68]	; (8005050 <xTaskIncrementTick+0x168>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d007      	beq.n	8005022 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8005012:	2301      	movs	r3, #1
 8005014:	617b      	str	r3, [r7, #20]
 8005016:	e004      	b.n	8005022 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005018:	4b0e      	ldr	r3, [pc, #56]	; (8005054 <xTaskIncrementTick+0x16c>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	3301      	adds	r3, #1
 800501e:	4a0d      	ldr	r2, [pc, #52]	; (8005054 <xTaskIncrementTick+0x16c>)
 8005020:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005022:	697b      	ldr	r3, [r7, #20]
}
 8005024:	4618      	mov	r0, r3
 8005026:	3718      	adds	r7, #24
 8005028:	46bd      	mov	sp, r7
 800502a:	bd80      	pop	{r7, pc}
 800502c:	2000073c 	.word	0x2000073c
 8005030:	20000718 	.word	0x20000718
 8005034:	200006cc 	.word	0x200006cc
 8005038:	200006d0 	.word	0x200006d0
 800503c:	2000072c 	.word	0x2000072c
 8005040:	20000734 	.word	0x20000734
 8005044:	2000071c 	.word	0x2000071c
 8005048:	20000618 	.word	0x20000618
 800504c:	20000614 	.word	0x20000614
 8005050:	20000728 	.word	0x20000728
 8005054:	20000724 	.word	0x20000724

08005058 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005058:	b480      	push	{r7}
 800505a:	b087      	sub	sp, #28
 800505c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800505e:	4b29      	ldr	r3, [pc, #164]	; (8005104 <vTaskSwitchContext+0xac>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005066:	4b28      	ldr	r3, [pc, #160]	; (8005108 <vTaskSwitchContext+0xb0>)
 8005068:	2201      	movs	r2, #1
 800506a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800506c:	e044      	b.n	80050f8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800506e:	4b26      	ldr	r3, [pc, #152]	; (8005108 <vTaskSwitchContext+0xb0>)
 8005070:	2200      	movs	r2, #0
 8005072:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005074:	4b25      	ldr	r3, [pc, #148]	; (800510c <vTaskSwitchContext+0xb4>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	fab3 f383 	clz	r3, r3
 8005080:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005082:	7afb      	ldrb	r3, [r7, #11]
 8005084:	f1c3 031f 	rsb	r3, r3, #31
 8005088:	617b      	str	r3, [r7, #20]
 800508a:	4921      	ldr	r1, [pc, #132]	; (8005110 <vTaskSwitchContext+0xb8>)
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	4613      	mov	r3, r2
 8005090:	009b      	lsls	r3, r3, #2
 8005092:	4413      	add	r3, r2
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	440b      	add	r3, r1
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10a      	bne.n	80050b4 <vTaskSwitchContext+0x5c>
	__asm volatile
 800509e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a2:	f383 8811 	msr	BASEPRI, r3
 80050a6:	f3bf 8f6f 	isb	sy
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	607b      	str	r3, [r7, #4]
}
 80050b0:	bf00      	nop
 80050b2:	e7fe      	b.n	80050b2 <vTaskSwitchContext+0x5a>
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	4613      	mov	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4413      	add	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	4a14      	ldr	r2, [pc, #80]	; (8005110 <vTaskSwitchContext+0xb8>)
 80050c0:	4413      	add	r3, r2
 80050c2:	613b      	str	r3, [r7, #16]
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	685a      	ldr	r2, [r3, #4]
 80050ca:	693b      	ldr	r3, [r7, #16]
 80050cc:	605a      	str	r2, [r3, #4]
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	3308      	adds	r3, #8
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d104      	bne.n	80050e4 <vTaskSwitchContext+0x8c>
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	685a      	ldr	r2, [r3, #4]
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	605a      	str	r2, [r3, #4]
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	4a0a      	ldr	r2, [pc, #40]	; (8005114 <vTaskSwitchContext+0xbc>)
 80050ec:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80050ee:	4b09      	ldr	r3, [pc, #36]	; (8005114 <vTaskSwitchContext+0xbc>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	334c      	adds	r3, #76	; 0x4c
 80050f4:	4a08      	ldr	r2, [pc, #32]	; (8005118 <vTaskSwitchContext+0xc0>)
 80050f6:	6013      	str	r3, [r2, #0]
}
 80050f8:	bf00      	nop
 80050fa:	371c      	adds	r7, #28
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bc80      	pop	{r7}
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	2000073c 	.word	0x2000073c
 8005108:	20000728 	.word	0x20000728
 800510c:	2000071c 	.word	0x2000071c
 8005110:	20000618 	.word	0x20000618
 8005114:	20000614 	.word	0x20000614
 8005118:	20000068 	.word	0x20000068

0800511c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b086      	sub	sp, #24
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	68db      	ldr	r3, [r3, #12]
 800512a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10a      	bne.n	8005148 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8005132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	60fb      	str	r3, [r7, #12]
}
 8005144:	bf00      	nop
 8005146:	e7fe      	b.n	8005146 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	3318      	adds	r3, #24
 800514c:	4618      	mov	r0, r3
 800514e:	f7ff fa75 	bl	800463c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005152:	4b1d      	ldr	r3, [pc, #116]	; (80051c8 <xTaskRemoveFromEventList+0xac>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d11c      	bne.n	8005194 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	3304      	adds	r3, #4
 800515e:	4618      	mov	r0, r3
 8005160:	f7ff fa6c 	bl	800463c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005168:	2201      	movs	r2, #1
 800516a:	409a      	lsls	r2, r3
 800516c:	4b17      	ldr	r3, [pc, #92]	; (80051cc <xTaskRemoveFromEventList+0xb0>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4313      	orrs	r3, r2
 8005172:	4a16      	ldr	r2, [pc, #88]	; (80051cc <xTaskRemoveFromEventList+0xb0>)
 8005174:	6013      	str	r3, [r2, #0]
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800517a:	4613      	mov	r3, r2
 800517c:	009b      	lsls	r3, r3, #2
 800517e:	4413      	add	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4a13      	ldr	r2, [pc, #76]	; (80051d0 <xTaskRemoveFromEventList+0xb4>)
 8005184:	441a      	add	r2, r3
 8005186:	693b      	ldr	r3, [r7, #16]
 8005188:	3304      	adds	r3, #4
 800518a:	4619      	mov	r1, r3
 800518c:	4610      	mov	r0, r2
 800518e:	f7ff f9fa 	bl	8004586 <vListInsertEnd>
 8005192:	e005      	b.n	80051a0 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	3318      	adds	r3, #24
 8005198:	4619      	mov	r1, r3
 800519a:	480e      	ldr	r0, [pc, #56]	; (80051d4 <xTaskRemoveFromEventList+0xb8>)
 800519c:	f7ff f9f3 	bl	8004586 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051a4:	4b0c      	ldr	r3, [pc, #48]	; (80051d8 <xTaskRemoveFromEventList+0xbc>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d905      	bls.n	80051ba <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80051ae:	2301      	movs	r3, #1
 80051b0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80051b2:	4b0a      	ldr	r3, [pc, #40]	; (80051dc <xTaskRemoveFromEventList+0xc0>)
 80051b4:	2201      	movs	r2, #1
 80051b6:	601a      	str	r2, [r3, #0]
 80051b8:	e001      	b.n	80051be <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80051ba:	2300      	movs	r3, #0
 80051bc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80051be:	697b      	ldr	r3, [r7, #20]
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3718      	adds	r7, #24
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}
 80051c8:	2000073c 	.word	0x2000073c
 80051cc:	2000071c 	.word	0x2000071c
 80051d0:	20000618 	.word	0x20000618
 80051d4:	200006d4 	.word	0x200006d4
 80051d8:	20000614 	.word	0x20000614
 80051dc:	20000728 	.word	0x20000728

080051e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b082      	sub	sp, #8
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051e8:	f000 f852 	bl	8005290 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051ec:	4b06      	ldr	r3, [pc, #24]	; (8005208 <prvIdleTask+0x28>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d9f9      	bls.n	80051e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80051f4:	4b05      	ldr	r3, [pc, #20]	; (800520c <prvIdleTask+0x2c>)
 80051f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051fa:	601a      	str	r2, [r3, #0]
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005204:	e7f0      	b.n	80051e8 <prvIdleTask+0x8>
 8005206:	bf00      	nop
 8005208:	20000618 	.word	0x20000618
 800520c:	e000ed04 	.word	0xe000ed04

08005210 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005216:	2300      	movs	r3, #0
 8005218:	607b      	str	r3, [r7, #4]
 800521a:	e00c      	b.n	8005236 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	4613      	mov	r3, r2
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	009b      	lsls	r3, r3, #2
 8005226:	4a12      	ldr	r2, [pc, #72]	; (8005270 <prvInitialiseTaskLists+0x60>)
 8005228:	4413      	add	r3, r2
 800522a:	4618      	mov	r0, r3
 800522c:	f7ff f980 	bl	8004530 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	3301      	adds	r3, #1
 8005234:	607b      	str	r3, [r7, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	2b06      	cmp	r3, #6
 800523a:	d9ef      	bls.n	800521c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800523c:	480d      	ldr	r0, [pc, #52]	; (8005274 <prvInitialiseTaskLists+0x64>)
 800523e:	f7ff f977 	bl	8004530 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005242:	480d      	ldr	r0, [pc, #52]	; (8005278 <prvInitialiseTaskLists+0x68>)
 8005244:	f7ff f974 	bl	8004530 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005248:	480c      	ldr	r0, [pc, #48]	; (800527c <prvInitialiseTaskLists+0x6c>)
 800524a:	f7ff f971 	bl	8004530 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800524e:	480c      	ldr	r0, [pc, #48]	; (8005280 <prvInitialiseTaskLists+0x70>)
 8005250:	f7ff f96e 	bl	8004530 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005254:	480b      	ldr	r0, [pc, #44]	; (8005284 <prvInitialiseTaskLists+0x74>)
 8005256:	f7ff f96b 	bl	8004530 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800525a:	4b0b      	ldr	r3, [pc, #44]	; (8005288 <prvInitialiseTaskLists+0x78>)
 800525c:	4a05      	ldr	r2, [pc, #20]	; (8005274 <prvInitialiseTaskLists+0x64>)
 800525e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005260:	4b0a      	ldr	r3, [pc, #40]	; (800528c <prvInitialiseTaskLists+0x7c>)
 8005262:	4a05      	ldr	r2, [pc, #20]	; (8005278 <prvInitialiseTaskLists+0x68>)
 8005264:	601a      	str	r2, [r3, #0]
}
 8005266:	bf00      	nop
 8005268:	3708      	adds	r7, #8
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20000618 	.word	0x20000618
 8005274:	200006a4 	.word	0x200006a4
 8005278:	200006b8 	.word	0x200006b8
 800527c:	200006d4 	.word	0x200006d4
 8005280:	200006e8 	.word	0x200006e8
 8005284:	20000700 	.word	0x20000700
 8005288:	200006cc 	.word	0x200006cc
 800528c:	200006d0 	.word	0x200006d0

08005290 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005296:	e019      	b.n	80052cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005298:	f000 f9f0 	bl	800567c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800529c:	4b10      	ldr	r3, [pc, #64]	; (80052e0 <prvCheckTasksWaitingTermination+0x50>)
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	3304      	adds	r3, #4
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7ff f9c7 	bl	800463c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80052ae:	4b0d      	ldr	r3, [pc, #52]	; (80052e4 <prvCheckTasksWaitingTermination+0x54>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	3b01      	subs	r3, #1
 80052b4:	4a0b      	ldr	r2, [pc, #44]	; (80052e4 <prvCheckTasksWaitingTermination+0x54>)
 80052b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80052b8:	4b0b      	ldr	r3, [pc, #44]	; (80052e8 <prvCheckTasksWaitingTermination+0x58>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	3b01      	subs	r3, #1
 80052be:	4a0a      	ldr	r2, [pc, #40]	; (80052e8 <prvCheckTasksWaitingTermination+0x58>)
 80052c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80052c2:	f000 fa0b 	bl	80056dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 f810 	bl	80052ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052cc:	4b06      	ldr	r3, [pc, #24]	; (80052e8 <prvCheckTasksWaitingTermination+0x58>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1e1      	bne.n	8005298 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052d4:	bf00      	nop
 80052d6:	bf00      	nop
 80052d8:	3708      	adds	r7, #8
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	bf00      	nop
 80052e0:	200006e8 	.word	0x200006e8
 80052e4:	20000714 	.word	0x20000714
 80052e8:	200006fc 	.word	0x200006fc

080052ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	334c      	adds	r3, #76	; 0x4c
 80052f8:	4618      	mov	r0, r3
 80052fa:	f001 fc6f 	bl	8006bdc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005304:	2b00      	cmp	r3, #0
 8005306:	d108      	bne.n	800531a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800530c:	4618      	mov	r0, r3
 800530e:	f000 fb43 	bl	8005998 <vPortFree>
				vPortFree( pxTCB );
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 fb40 	bl	8005998 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005318:	e018      	b.n	800534c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005320:	2b01      	cmp	r3, #1
 8005322:	d103      	bne.n	800532c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005324:	6878      	ldr	r0, [r7, #4]
 8005326:	f000 fb37 	bl	8005998 <vPortFree>
	}
 800532a:	e00f      	b.n	800534c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8005332:	2b02      	cmp	r3, #2
 8005334:	d00a      	beq.n	800534c <prvDeleteTCB+0x60>
	__asm volatile
 8005336:	f04f 0350 	mov.w	r3, #80	; 0x50
 800533a:	f383 8811 	msr	BASEPRI, r3
 800533e:	f3bf 8f6f 	isb	sy
 8005342:	f3bf 8f4f 	dsb	sy
 8005346:	60fb      	str	r3, [r7, #12]
}
 8005348:	bf00      	nop
 800534a:	e7fe      	b.n	800534a <prvDeleteTCB+0x5e>
	}
 800534c:	bf00      	nop
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005354:	b480      	push	{r7}
 8005356:	b083      	sub	sp, #12
 8005358:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800535a:	4b0c      	ldr	r3, [pc, #48]	; (800538c <prvResetNextTaskUnblockTime+0x38>)
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d104      	bne.n	800536e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005364:	4b0a      	ldr	r3, [pc, #40]	; (8005390 <prvResetNextTaskUnblockTime+0x3c>)
 8005366:	f04f 32ff 	mov.w	r2, #4294967295
 800536a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800536c:	e008      	b.n	8005380 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800536e:	4b07      	ldr	r3, [pc, #28]	; (800538c <prvResetNextTaskUnblockTime+0x38>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68db      	ldr	r3, [r3, #12]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	4a04      	ldr	r2, [pc, #16]	; (8005390 <prvResetNextTaskUnblockTime+0x3c>)
 800537e:	6013      	str	r3, [r2, #0]
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	bc80      	pop	{r7}
 8005388:	4770      	bx	lr
 800538a:	bf00      	nop
 800538c:	200006cc 	.word	0x200006cc
 8005390:	20000734 	.word	0x20000734

08005394 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005394:	b480      	push	{r7}
 8005396:	b083      	sub	sp, #12
 8005398:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800539a:	4b0b      	ldr	r3, [pc, #44]	; (80053c8 <xTaskGetSchedulerState+0x34>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d102      	bne.n	80053a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80053a2:	2301      	movs	r3, #1
 80053a4:	607b      	str	r3, [r7, #4]
 80053a6:	e008      	b.n	80053ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053a8:	4b08      	ldr	r3, [pc, #32]	; (80053cc <xTaskGetSchedulerState+0x38>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d102      	bne.n	80053b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80053b0:	2302      	movs	r3, #2
 80053b2:	607b      	str	r3, [r7, #4]
 80053b4:	e001      	b.n	80053ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80053b6:	2300      	movs	r3, #0
 80053b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80053ba:	687b      	ldr	r3, [r7, #4]
	}
 80053bc:	4618      	mov	r0, r3
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	bc80      	pop	{r7}
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	20000720 	.word	0x20000720
 80053cc:	2000073c 	.word	0x2000073c

080053d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80053da:	4b29      	ldr	r3, [pc, #164]	; (8005480 <prvAddCurrentTaskToDelayedList+0xb0>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80053e0:	4b28      	ldr	r3, [pc, #160]	; (8005484 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	3304      	adds	r3, #4
 80053e6:	4618      	mov	r0, r3
 80053e8:	f7ff f928 	bl	800463c <uxListRemove>
 80053ec:	4603      	mov	r3, r0
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d10b      	bne.n	800540a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80053f2:	4b24      	ldr	r3, [pc, #144]	; (8005484 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053f8:	2201      	movs	r2, #1
 80053fa:	fa02 f303 	lsl.w	r3, r2, r3
 80053fe:	43da      	mvns	r2, r3
 8005400:	4b21      	ldr	r3, [pc, #132]	; (8005488 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4013      	ands	r3, r2
 8005406:	4a20      	ldr	r2, [pc, #128]	; (8005488 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005408:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005410:	d10a      	bne.n	8005428 <prvAddCurrentTaskToDelayedList+0x58>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d007      	beq.n	8005428 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005418:	4b1a      	ldr	r3, [pc, #104]	; (8005484 <prvAddCurrentTaskToDelayedList+0xb4>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	3304      	adds	r3, #4
 800541e:	4619      	mov	r1, r3
 8005420:	481a      	ldr	r0, [pc, #104]	; (800548c <prvAddCurrentTaskToDelayedList+0xbc>)
 8005422:	f7ff f8b0 	bl	8004586 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005426:	e026      	b.n	8005476 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005428:	68fa      	ldr	r2, [r7, #12]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4413      	add	r3, r2
 800542e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005430:	4b14      	ldr	r3, [pc, #80]	; (8005484 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	68ba      	ldr	r2, [r7, #8]
 8005436:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005438:	68ba      	ldr	r2, [r7, #8]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	429a      	cmp	r2, r3
 800543e:	d209      	bcs.n	8005454 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005440:	4b13      	ldr	r3, [pc, #76]	; (8005490 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	4b0f      	ldr	r3, [pc, #60]	; (8005484 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	3304      	adds	r3, #4
 800544a:	4619      	mov	r1, r3
 800544c:	4610      	mov	r0, r2
 800544e:	f7ff f8bd 	bl	80045cc <vListInsert>
}
 8005452:	e010      	b.n	8005476 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005454:	4b0f      	ldr	r3, [pc, #60]	; (8005494 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005456:	681a      	ldr	r2, [r3, #0]
 8005458:	4b0a      	ldr	r3, [pc, #40]	; (8005484 <prvAddCurrentTaskToDelayedList+0xb4>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3304      	adds	r3, #4
 800545e:	4619      	mov	r1, r3
 8005460:	4610      	mov	r0, r2
 8005462:	f7ff f8b3 	bl	80045cc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005466:	4b0c      	ldr	r3, [pc, #48]	; (8005498 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	429a      	cmp	r2, r3
 800546e:	d202      	bcs.n	8005476 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005470:	4a09      	ldr	r2, [pc, #36]	; (8005498 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	6013      	str	r3, [r2, #0]
}
 8005476:	bf00      	nop
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	20000718 	.word	0x20000718
 8005484:	20000614 	.word	0x20000614
 8005488:	2000071c 	.word	0x2000071c
 800548c:	20000700 	.word	0x20000700
 8005490:	200006d0 	.word	0x200006d0
 8005494:	200006cc 	.word	0x200006cc
 8005498:	20000734 	.word	0x20000734

0800549c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800549c:	b480      	push	{r7}
 800549e:	b085      	sub	sp, #20
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	60f8      	str	r0, [r7, #12]
 80054a4:	60b9      	str	r1, [r7, #8]
 80054a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	3b04      	subs	r3, #4
 80054ac:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80054b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	3b04      	subs	r3, #4
 80054ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	f023 0201 	bic.w	r2, r3, #1
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	3b04      	subs	r3, #4
 80054ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80054cc:	4a08      	ldr	r2, [pc, #32]	; (80054f0 <pxPortInitialiseStack+0x54>)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	3b14      	subs	r3, #20
 80054d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	3b20      	subs	r3, #32
 80054e2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80054e4:	68fb      	ldr	r3, [r7, #12]
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3714      	adds	r7, #20
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bc80      	pop	{r7}
 80054ee:	4770      	bx	lr
 80054f0:	080054f5 	.word	0x080054f5

080054f4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80054f4:	b480      	push	{r7}
 80054f6:	b085      	sub	sp, #20
 80054f8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80054fa:	2300      	movs	r3, #0
 80054fc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80054fe:	4b12      	ldr	r3, [pc, #72]	; (8005548 <prvTaskExitError+0x54>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005506:	d00a      	beq.n	800551e <prvTaskExitError+0x2a>
	__asm volatile
 8005508:	f04f 0350 	mov.w	r3, #80	; 0x50
 800550c:	f383 8811 	msr	BASEPRI, r3
 8005510:	f3bf 8f6f 	isb	sy
 8005514:	f3bf 8f4f 	dsb	sy
 8005518:	60fb      	str	r3, [r7, #12]
}
 800551a:	bf00      	nop
 800551c:	e7fe      	b.n	800551c <prvTaskExitError+0x28>
	__asm volatile
 800551e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005522:	f383 8811 	msr	BASEPRI, r3
 8005526:	f3bf 8f6f 	isb	sy
 800552a:	f3bf 8f4f 	dsb	sy
 800552e:	60bb      	str	r3, [r7, #8]
}
 8005530:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005532:	bf00      	nop
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d0fc      	beq.n	8005534 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800553a:	bf00      	nop
 800553c:	bf00      	nop
 800553e:	3714      	adds	r7, #20
 8005540:	46bd      	mov	sp, r7
 8005542:	bc80      	pop	{r7}
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	2000000c 	.word	0x2000000c
 800554c:	00000000 	.word	0x00000000

08005550 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005550:	4b07      	ldr	r3, [pc, #28]	; (8005570 <pxCurrentTCBConst2>)
 8005552:	6819      	ldr	r1, [r3, #0]
 8005554:	6808      	ldr	r0, [r1, #0]
 8005556:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800555a:	f380 8809 	msr	PSP, r0
 800555e:	f3bf 8f6f 	isb	sy
 8005562:	f04f 0000 	mov.w	r0, #0
 8005566:	f380 8811 	msr	BASEPRI, r0
 800556a:	f04e 0e0d 	orr.w	lr, lr, #13
 800556e:	4770      	bx	lr

08005570 <pxCurrentTCBConst2>:
 8005570:	20000614 	.word	0x20000614
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005574:	bf00      	nop
 8005576:	bf00      	nop

08005578 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005578:	4806      	ldr	r0, [pc, #24]	; (8005594 <prvPortStartFirstTask+0x1c>)
 800557a:	6800      	ldr	r0, [r0, #0]
 800557c:	6800      	ldr	r0, [r0, #0]
 800557e:	f380 8808 	msr	MSP, r0
 8005582:	b662      	cpsie	i
 8005584:	b661      	cpsie	f
 8005586:	f3bf 8f4f 	dsb	sy
 800558a:	f3bf 8f6f 	isb	sy
 800558e:	df00      	svc	0
 8005590:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005592:	bf00      	nop
 8005594:	e000ed08 	.word	0xe000ed08

08005598 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800559e:	4b32      	ldr	r3, [pc, #200]	; (8005668 <xPortStartScheduler+0xd0>)
 80055a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	781b      	ldrb	r3, [r3, #0]
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	22ff      	movs	r2, #255	; 0xff
 80055ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80055b8:	78fb      	ldrb	r3, [r7, #3]
 80055ba:	b2db      	uxtb	r3, r3
 80055bc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	4b2a      	ldr	r3, [pc, #168]	; (800566c <xPortStartScheduler+0xd4>)
 80055c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80055c6:	4b2a      	ldr	r3, [pc, #168]	; (8005670 <xPortStartScheduler+0xd8>)
 80055c8:	2207      	movs	r2, #7
 80055ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055cc:	e009      	b.n	80055e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80055ce:	4b28      	ldr	r3, [pc, #160]	; (8005670 <xPortStartScheduler+0xd8>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	3b01      	subs	r3, #1
 80055d4:	4a26      	ldr	r2, [pc, #152]	; (8005670 <xPortStartScheduler+0xd8>)
 80055d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80055d8:	78fb      	ldrb	r3, [r7, #3]
 80055da:	b2db      	uxtb	r3, r3
 80055dc:	005b      	lsls	r3, r3, #1
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80055e2:	78fb      	ldrb	r3, [r7, #3]
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ea:	2b80      	cmp	r3, #128	; 0x80
 80055ec:	d0ef      	beq.n	80055ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80055ee:	4b20      	ldr	r3, [pc, #128]	; (8005670 <xPortStartScheduler+0xd8>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f1c3 0307 	rsb	r3, r3, #7
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	d00a      	beq.n	8005610 <xPortStartScheduler+0x78>
	__asm volatile
 80055fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fe:	f383 8811 	msr	BASEPRI, r3
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	f3bf 8f4f 	dsb	sy
 800560a:	60bb      	str	r3, [r7, #8]
}
 800560c:	bf00      	nop
 800560e:	e7fe      	b.n	800560e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005610:	4b17      	ldr	r3, [pc, #92]	; (8005670 <xPortStartScheduler+0xd8>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	021b      	lsls	r3, r3, #8
 8005616:	4a16      	ldr	r2, [pc, #88]	; (8005670 <xPortStartScheduler+0xd8>)
 8005618:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800561a:	4b15      	ldr	r3, [pc, #84]	; (8005670 <xPortStartScheduler+0xd8>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005622:	4a13      	ldr	r2, [pc, #76]	; (8005670 <xPortStartScheduler+0xd8>)
 8005624:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	b2da      	uxtb	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800562e:	4b11      	ldr	r3, [pc, #68]	; (8005674 <xPortStartScheduler+0xdc>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a10      	ldr	r2, [pc, #64]	; (8005674 <xPortStartScheduler+0xdc>)
 8005634:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005638:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800563a:	4b0e      	ldr	r3, [pc, #56]	; (8005674 <xPortStartScheduler+0xdc>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a0d      	ldr	r2, [pc, #52]	; (8005674 <xPortStartScheduler+0xdc>)
 8005640:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005644:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005646:	f000 f8b9 	bl	80057bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800564a:	4b0b      	ldr	r3, [pc, #44]	; (8005678 <xPortStartScheduler+0xe0>)
 800564c:	2200      	movs	r2, #0
 800564e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005650:	f7ff ff92 	bl	8005578 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005654:	f7ff fd00 	bl	8005058 <vTaskSwitchContext>
	prvTaskExitError();
 8005658:	f7ff ff4c 	bl	80054f4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	e000e400 	.word	0xe000e400
 800566c:	20000740 	.word	0x20000740
 8005670:	20000744 	.word	0x20000744
 8005674:	e000ed20 	.word	0xe000ed20
 8005678:	2000000c 	.word	0x2000000c

0800567c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
	__asm volatile
 8005682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005686:	f383 8811 	msr	BASEPRI, r3
 800568a:	f3bf 8f6f 	isb	sy
 800568e:	f3bf 8f4f 	dsb	sy
 8005692:	607b      	str	r3, [r7, #4]
}
 8005694:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005696:	4b0f      	ldr	r3, [pc, #60]	; (80056d4 <vPortEnterCritical+0x58>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	3301      	adds	r3, #1
 800569c:	4a0d      	ldr	r2, [pc, #52]	; (80056d4 <vPortEnterCritical+0x58>)
 800569e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80056a0:	4b0c      	ldr	r3, [pc, #48]	; (80056d4 <vPortEnterCritical+0x58>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	2b01      	cmp	r3, #1
 80056a6:	d10f      	bne.n	80056c8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80056a8:	4b0b      	ldr	r3, [pc, #44]	; (80056d8 <vPortEnterCritical+0x5c>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d00a      	beq.n	80056c8 <vPortEnterCritical+0x4c>
	__asm volatile
 80056b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056b6:	f383 8811 	msr	BASEPRI, r3
 80056ba:	f3bf 8f6f 	isb	sy
 80056be:	f3bf 8f4f 	dsb	sy
 80056c2:	603b      	str	r3, [r7, #0]
}
 80056c4:	bf00      	nop
 80056c6:	e7fe      	b.n	80056c6 <vPortEnterCritical+0x4a>
	}
}
 80056c8:	bf00      	nop
 80056ca:	370c      	adds	r7, #12
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bc80      	pop	{r7}
 80056d0:	4770      	bx	lr
 80056d2:	bf00      	nop
 80056d4:	2000000c 	.word	0x2000000c
 80056d8:	e000ed04 	.word	0xe000ed04

080056dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80056e2:	4b11      	ldr	r3, [pc, #68]	; (8005728 <vPortExitCritical+0x4c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10a      	bne.n	8005700 <vPortExitCritical+0x24>
	__asm volatile
 80056ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056ee:	f383 8811 	msr	BASEPRI, r3
 80056f2:	f3bf 8f6f 	isb	sy
 80056f6:	f3bf 8f4f 	dsb	sy
 80056fa:	607b      	str	r3, [r7, #4]
}
 80056fc:	bf00      	nop
 80056fe:	e7fe      	b.n	80056fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005700:	4b09      	ldr	r3, [pc, #36]	; (8005728 <vPortExitCritical+0x4c>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	3b01      	subs	r3, #1
 8005706:	4a08      	ldr	r2, [pc, #32]	; (8005728 <vPortExitCritical+0x4c>)
 8005708:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800570a:	4b07      	ldr	r3, [pc, #28]	; (8005728 <vPortExitCritical+0x4c>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d105      	bne.n	800571e <vPortExitCritical+0x42>
 8005712:	2300      	movs	r3, #0
 8005714:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800571c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800571e:	bf00      	nop
 8005720:	370c      	adds	r7, #12
 8005722:	46bd      	mov	sp, r7
 8005724:	bc80      	pop	{r7}
 8005726:	4770      	bx	lr
 8005728:	2000000c 	.word	0x2000000c
 800572c:	00000000 	.word	0x00000000

08005730 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005730:	f3ef 8009 	mrs	r0, PSP
 8005734:	f3bf 8f6f 	isb	sy
 8005738:	4b0d      	ldr	r3, [pc, #52]	; (8005770 <pxCurrentTCBConst>)
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005740:	6010      	str	r0, [r2, #0]
 8005742:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005746:	f04f 0050 	mov.w	r0, #80	; 0x50
 800574a:	f380 8811 	msr	BASEPRI, r0
 800574e:	f7ff fc83 	bl	8005058 <vTaskSwitchContext>
 8005752:	f04f 0000 	mov.w	r0, #0
 8005756:	f380 8811 	msr	BASEPRI, r0
 800575a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800575e:	6819      	ldr	r1, [r3, #0]
 8005760:	6808      	ldr	r0, [r1, #0]
 8005762:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005766:	f380 8809 	msr	PSP, r0
 800576a:	f3bf 8f6f 	isb	sy
 800576e:	4770      	bx	lr

08005770 <pxCurrentTCBConst>:
 8005770:	20000614 	.word	0x20000614
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005774:	bf00      	nop
 8005776:	bf00      	nop

08005778 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b082      	sub	sp, #8
 800577c:	af00      	add	r7, sp, #0
	__asm volatile
 800577e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005782:	f383 8811 	msr	BASEPRI, r3
 8005786:	f3bf 8f6f 	isb	sy
 800578a:	f3bf 8f4f 	dsb	sy
 800578e:	607b      	str	r3, [r7, #4]
}
 8005790:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005792:	f7ff fba9 	bl	8004ee8 <xTaskIncrementTick>
 8005796:	4603      	mov	r3, r0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800579c:	4b06      	ldr	r3, [pc, #24]	; (80057b8 <xPortSysTickHandler+0x40>)
 800579e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80057a2:	601a      	str	r2, [r3, #0]
 80057a4:	2300      	movs	r3, #0
 80057a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	f383 8811 	msr	BASEPRI, r3
}
 80057ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80057b0:	bf00      	nop
 80057b2:	3708      	adds	r7, #8
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}
 80057b8:	e000ed04 	.word	0xe000ed04

080057bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80057bc:	b480      	push	{r7}
 80057be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80057c0:	4b0a      	ldr	r3, [pc, #40]	; (80057ec <vPortSetupTimerInterrupt+0x30>)
 80057c2:	2200      	movs	r2, #0
 80057c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80057c6:	4b0a      	ldr	r3, [pc, #40]	; (80057f0 <vPortSetupTimerInterrupt+0x34>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80057cc:	4b09      	ldr	r3, [pc, #36]	; (80057f4 <vPortSetupTimerInterrupt+0x38>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a09      	ldr	r2, [pc, #36]	; (80057f8 <vPortSetupTimerInterrupt+0x3c>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	099b      	lsrs	r3, r3, #6
 80057d8:	4a08      	ldr	r2, [pc, #32]	; (80057fc <vPortSetupTimerInterrupt+0x40>)
 80057da:	3b01      	subs	r3, #1
 80057dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80057de:	4b03      	ldr	r3, [pc, #12]	; (80057ec <vPortSetupTimerInterrupt+0x30>)
 80057e0:	2207      	movs	r2, #7
 80057e2:	601a      	str	r2, [r3, #0]
}
 80057e4:	bf00      	nop
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bc80      	pop	{r7}
 80057ea:	4770      	bx	lr
 80057ec:	e000e010 	.word	0xe000e010
 80057f0:	e000e018 	.word	0xe000e018
 80057f4:	20000000 	.word	0x20000000
 80057f8:	10624dd3 	.word	0x10624dd3
 80057fc:	e000e014 	.word	0xe000e014

08005800 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005800:	b580      	push	{r7, lr}
 8005802:	b08a      	sub	sp, #40	; 0x28
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005808:	2300      	movs	r3, #0
 800580a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800580c:	f7ff fac2 	bl	8004d94 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005810:	4b5b      	ldr	r3, [pc, #364]	; (8005980 <pvPortMalloc+0x180>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d101      	bne.n	800581c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005818:	f000 f920 	bl	8005a5c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800581c:	4b59      	ldr	r3, [pc, #356]	; (8005984 <pvPortMalloc+0x184>)
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4013      	ands	r3, r2
 8005824:	2b00      	cmp	r3, #0
 8005826:	f040 8093 	bne.w	8005950 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d01d      	beq.n	800586c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005830:	2208      	movs	r2, #8
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4413      	add	r3, r2
 8005836:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f003 0307 	and.w	r3, r3, #7
 800583e:	2b00      	cmp	r3, #0
 8005840:	d014      	beq.n	800586c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f023 0307 	bic.w	r3, r3, #7
 8005848:	3308      	adds	r3, #8
 800584a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f003 0307 	and.w	r3, r3, #7
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00a      	beq.n	800586c <pvPortMalloc+0x6c>
	__asm volatile
 8005856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585a:	f383 8811 	msr	BASEPRI, r3
 800585e:	f3bf 8f6f 	isb	sy
 8005862:	f3bf 8f4f 	dsb	sy
 8005866:	617b      	str	r3, [r7, #20]
}
 8005868:	bf00      	nop
 800586a:	e7fe      	b.n	800586a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d06e      	beq.n	8005950 <pvPortMalloc+0x150>
 8005872:	4b45      	ldr	r3, [pc, #276]	; (8005988 <pvPortMalloc+0x188>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	687a      	ldr	r2, [r7, #4]
 8005878:	429a      	cmp	r2, r3
 800587a:	d869      	bhi.n	8005950 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800587c:	4b43      	ldr	r3, [pc, #268]	; (800598c <pvPortMalloc+0x18c>)
 800587e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005880:	4b42      	ldr	r3, [pc, #264]	; (800598c <pvPortMalloc+0x18c>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005886:	e004      	b.n	8005892 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800588c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	429a      	cmp	r2, r3
 800589a:	d903      	bls.n	80058a4 <pvPortMalloc+0xa4>
 800589c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1f1      	bne.n	8005888 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80058a4:	4b36      	ldr	r3, [pc, #216]	; (8005980 <pvPortMalloc+0x180>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d050      	beq.n	8005950 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058ae:	6a3b      	ldr	r3, [r7, #32]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	2208      	movs	r2, #8
 80058b4:	4413      	add	r3, r2
 80058b6:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	6a3b      	ldr	r3, [r7, #32]
 80058be:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c2:	685a      	ldr	r2, [r3, #4]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	1ad2      	subs	r2, r2, r3
 80058c8:	2308      	movs	r3, #8
 80058ca:	005b      	lsls	r3, r3, #1
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d91f      	bls.n	8005910 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4413      	add	r3, r2
 80058d6:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	f003 0307 	and.w	r3, r3, #7
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00a      	beq.n	80058f8 <pvPortMalloc+0xf8>
	__asm volatile
 80058e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058e6:	f383 8811 	msr	BASEPRI, r3
 80058ea:	f3bf 8f6f 	isb	sy
 80058ee:	f3bf 8f4f 	dsb	sy
 80058f2:	613b      	str	r3, [r7, #16]
}
 80058f4:	bf00      	nop
 80058f6:	e7fe      	b.n	80058f6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80058f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fa:	685a      	ldr	r2, [r3, #4]
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	1ad2      	subs	r2, r2, r3
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800590a:	69b8      	ldr	r0, [r7, #24]
 800590c:	f000 f908 	bl	8005b20 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005910:	4b1d      	ldr	r3, [pc, #116]	; (8005988 <pvPortMalloc+0x188>)
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	4a1b      	ldr	r2, [pc, #108]	; (8005988 <pvPortMalloc+0x188>)
 800591c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800591e:	4b1a      	ldr	r3, [pc, #104]	; (8005988 <pvPortMalloc+0x188>)
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	4b1b      	ldr	r3, [pc, #108]	; (8005990 <pvPortMalloc+0x190>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d203      	bcs.n	8005932 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800592a:	4b17      	ldr	r3, [pc, #92]	; (8005988 <pvPortMalloc+0x188>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4a18      	ldr	r2, [pc, #96]	; (8005990 <pvPortMalloc+0x190>)
 8005930:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005934:	685a      	ldr	r2, [r3, #4]
 8005936:	4b13      	ldr	r3, [pc, #76]	; (8005984 <pvPortMalloc+0x184>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	431a      	orrs	r2, r3
 800593c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005946:	4b13      	ldr	r3, [pc, #76]	; (8005994 <pvPortMalloc+0x194>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	3301      	adds	r3, #1
 800594c:	4a11      	ldr	r2, [pc, #68]	; (8005994 <pvPortMalloc+0x194>)
 800594e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005950:	f7ff fa2e 	bl	8004db0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	f003 0307 	and.w	r3, r3, #7
 800595a:	2b00      	cmp	r3, #0
 800595c:	d00a      	beq.n	8005974 <pvPortMalloc+0x174>
	__asm volatile
 800595e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005962:	f383 8811 	msr	BASEPRI, r3
 8005966:	f3bf 8f6f 	isb	sy
 800596a:	f3bf 8f4f 	dsb	sy
 800596e:	60fb      	str	r3, [r7, #12]
}
 8005970:	bf00      	nop
 8005972:	e7fe      	b.n	8005972 <pvPortMalloc+0x172>
	return pvReturn;
 8005974:	69fb      	ldr	r3, [r7, #28]
}
 8005976:	4618      	mov	r0, r3
 8005978:	3728      	adds	r7, #40	; 0x28
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop
 8005980:	20002f50 	.word	0x20002f50
 8005984:	20002f64 	.word	0x20002f64
 8005988:	20002f54 	.word	0x20002f54
 800598c:	20002f48 	.word	0x20002f48
 8005990:	20002f58 	.word	0x20002f58
 8005994:	20002f5c 	.word	0x20002f5c

08005998 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d04d      	beq.n	8005a46 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80059aa:	2308      	movs	r3, #8
 80059ac:	425b      	negs	r3, r3
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4413      	add	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	4b24      	ldr	r3, [pc, #144]	; (8005a50 <vPortFree+0xb8>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4013      	ands	r3, r2
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10a      	bne.n	80059dc <vPortFree+0x44>
	__asm volatile
 80059c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ca:	f383 8811 	msr	BASEPRI, r3
 80059ce:	f3bf 8f6f 	isb	sy
 80059d2:	f3bf 8f4f 	dsb	sy
 80059d6:	60fb      	str	r3, [r7, #12]
}
 80059d8:	bf00      	nop
 80059da:	e7fe      	b.n	80059da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00a      	beq.n	80059fa <vPortFree+0x62>
	__asm volatile
 80059e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059e8:	f383 8811 	msr	BASEPRI, r3
 80059ec:	f3bf 8f6f 	isb	sy
 80059f0:	f3bf 8f4f 	dsb	sy
 80059f4:	60bb      	str	r3, [r7, #8]
}
 80059f6:	bf00      	nop
 80059f8:	e7fe      	b.n	80059f8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	4b14      	ldr	r3, [pc, #80]	; (8005a50 <vPortFree+0xb8>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4013      	ands	r3, r2
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d01e      	beq.n	8005a46 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d11a      	bne.n	8005a46 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	685a      	ldr	r2, [r3, #4]
 8005a14:	4b0e      	ldr	r3, [pc, #56]	; (8005a50 <vPortFree+0xb8>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	43db      	mvns	r3, r3
 8005a1a:	401a      	ands	r2, r3
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005a20:	f7ff f9b8 	bl	8004d94 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	685a      	ldr	r2, [r3, #4]
 8005a28:	4b0a      	ldr	r3, [pc, #40]	; (8005a54 <vPortFree+0xbc>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	4a09      	ldr	r2, [pc, #36]	; (8005a54 <vPortFree+0xbc>)
 8005a30:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a32:	6938      	ldr	r0, [r7, #16]
 8005a34:	f000 f874 	bl	8005b20 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005a38:	4b07      	ldr	r3, [pc, #28]	; (8005a58 <vPortFree+0xc0>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3301      	adds	r3, #1
 8005a3e:	4a06      	ldr	r2, [pc, #24]	; (8005a58 <vPortFree+0xc0>)
 8005a40:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005a42:	f7ff f9b5 	bl	8004db0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005a46:	bf00      	nop
 8005a48:	3718      	adds	r7, #24
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	20002f64 	.word	0x20002f64
 8005a54:	20002f54 	.word	0x20002f54
 8005a58:	20002f60 	.word	0x20002f60

08005a5c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a62:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8005a66:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a68:	4b27      	ldr	r3, [pc, #156]	; (8005b08 <prvHeapInit+0xac>)
 8005a6a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d00c      	beq.n	8005a90 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	3307      	adds	r3, #7
 8005a7a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f023 0307 	bic.w	r3, r3, #7
 8005a82:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005a84:	68ba      	ldr	r2, [r7, #8]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	4a1f      	ldr	r2, [pc, #124]	; (8005b08 <prvHeapInit+0xac>)
 8005a8c:	4413      	add	r3, r2
 8005a8e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a94:	4a1d      	ldr	r2, [pc, #116]	; (8005b0c <prvHeapInit+0xb0>)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005a9a:	4b1c      	ldr	r3, [pc, #112]	; (8005b0c <prvHeapInit+0xb0>)
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	4413      	add	r3, r2
 8005aa6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005aa8:	2208      	movs	r2, #8
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	1a9b      	subs	r3, r3, r2
 8005aae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f023 0307 	bic.w	r3, r3, #7
 8005ab6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	4a15      	ldr	r2, [pc, #84]	; (8005b10 <prvHeapInit+0xb4>)
 8005abc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005abe:	4b14      	ldr	r3, [pc, #80]	; (8005b10 <prvHeapInit+0xb4>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005ac6:	4b12      	ldr	r3, [pc, #72]	; (8005b10 <prvHeapInit+0xb4>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2200      	movs	r2, #0
 8005acc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	1ad2      	subs	r2, r2, r3
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005adc:	4b0c      	ldr	r3, [pc, #48]	; (8005b10 <prvHeapInit+0xb4>)
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	4a0a      	ldr	r2, [pc, #40]	; (8005b14 <prvHeapInit+0xb8>)
 8005aea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005aec:	683b      	ldr	r3, [r7, #0]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	4a09      	ldr	r2, [pc, #36]	; (8005b18 <prvHeapInit+0xbc>)
 8005af2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005af4:	4b09      	ldr	r3, [pc, #36]	; (8005b1c <prvHeapInit+0xc0>)
 8005af6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005afa:	601a      	str	r2, [r3, #0]
}
 8005afc:	bf00      	nop
 8005afe:	3714      	adds	r7, #20
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bc80      	pop	{r7}
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	20000748 	.word	0x20000748
 8005b0c:	20002f48 	.word	0x20002f48
 8005b10:	20002f50 	.word	0x20002f50
 8005b14:	20002f58 	.word	0x20002f58
 8005b18:	20002f54 	.word	0x20002f54
 8005b1c:	20002f64 	.word	0x20002f64

08005b20 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b28:	4b27      	ldr	r3, [pc, #156]	; (8005bc8 <prvInsertBlockIntoFreeList+0xa8>)
 8005b2a:	60fb      	str	r3, [r7, #12]
 8005b2c:	e002      	b.n	8005b34 <prvInsertBlockIntoFreeList+0x14>
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	60fb      	str	r3, [r7, #12]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d8f7      	bhi.n	8005b2e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	68ba      	ldr	r2, [r7, #8]
 8005b48:	4413      	add	r3, r2
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d108      	bne.n	8005b62 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	685a      	ldr	r2, [r3, #4]
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	441a      	add	r2, r3
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	441a      	add	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d118      	bne.n	8005ba8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	4b14      	ldr	r3, [pc, #80]	; (8005bcc <prvInsertBlockIntoFreeList+0xac>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	429a      	cmp	r2, r3
 8005b80:	d00d      	beq.n	8005b9e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	441a      	add	r2, r3
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	601a      	str	r2, [r3, #0]
 8005b9c:	e008      	b.n	8005bb0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005b9e:	4b0b      	ldr	r3, [pc, #44]	; (8005bcc <prvInsertBlockIntoFreeList+0xac>)
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	601a      	str	r2, [r3, #0]
 8005ba6:	e003      	b.n	8005bb0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005bb0:	68fa      	ldr	r2, [r7, #12]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d002      	beq.n	8005bbe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	687a      	ldr	r2, [r7, #4]
 8005bbc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bbe:	bf00      	nop
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr
 8005bc8:	20002f48 	.word	0x20002f48
 8005bcc:	20002f50 	.word	0x20002f50

08005bd0 <__cvt>:
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bd6:	461f      	mov	r7, r3
 8005bd8:	bfbb      	ittet	lt
 8005bda:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005bde:	461f      	movlt	r7, r3
 8005be0:	2300      	movge	r3, #0
 8005be2:	232d      	movlt	r3, #45	; 0x2d
 8005be4:	b088      	sub	sp, #32
 8005be6:	4614      	mov	r4, r2
 8005be8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005bea:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005bec:	7013      	strb	r3, [r2, #0]
 8005bee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005bf0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005bf4:	f023 0820 	bic.w	r8, r3, #32
 8005bf8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005bfc:	d005      	beq.n	8005c0a <__cvt+0x3a>
 8005bfe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005c02:	d100      	bne.n	8005c06 <__cvt+0x36>
 8005c04:	3501      	adds	r5, #1
 8005c06:	2302      	movs	r3, #2
 8005c08:	e000      	b.n	8005c0c <__cvt+0x3c>
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	aa07      	add	r2, sp, #28
 8005c0e:	9204      	str	r2, [sp, #16]
 8005c10:	aa06      	add	r2, sp, #24
 8005c12:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005c16:	e9cd 3500 	strd	r3, r5, [sp]
 8005c1a:	4622      	mov	r2, r4
 8005c1c:	463b      	mov	r3, r7
 8005c1e:	f001 f943 	bl	8006ea8 <_dtoa_r>
 8005c22:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005c26:	4606      	mov	r6, r0
 8005c28:	d102      	bne.n	8005c30 <__cvt+0x60>
 8005c2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005c2c:	07db      	lsls	r3, r3, #31
 8005c2e:	d522      	bpl.n	8005c76 <__cvt+0xa6>
 8005c30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005c34:	eb06 0905 	add.w	r9, r6, r5
 8005c38:	d110      	bne.n	8005c5c <__cvt+0x8c>
 8005c3a:	7833      	ldrb	r3, [r6, #0]
 8005c3c:	2b30      	cmp	r3, #48	; 0x30
 8005c3e:	d10a      	bne.n	8005c56 <__cvt+0x86>
 8005c40:	2200      	movs	r2, #0
 8005c42:	2300      	movs	r3, #0
 8005c44:	4620      	mov	r0, r4
 8005c46:	4639      	mov	r1, r7
 8005c48:	f7fa feae 	bl	80009a8 <__aeabi_dcmpeq>
 8005c4c:	b918      	cbnz	r0, 8005c56 <__cvt+0x86>
 8005c4e:	f1c5 0501 	rsb	r5, r5, #1
 8005c52:	f8ca 5000 	str.w	r5, [sl]
 8005c56:	f8da 3000 	ldr.w	r3, [sl]
 8005c5a:	4499      	add	r9, r3
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2300      	movs	r3, #0
 8005c60:	4620      	mov	r0, r4
 8005c62:	4639      	mov	r1, r7
 8005c64:	f7fa fea0 	bl	80009a8 <__aeabi_dcmpeq>
 8005c68:	b108      	cbz	r0, 8005c6e <__cvt+0x9e>
 8005c6a:	f8cd 901c 	str.w	r9, [sp, #28]
 8005c6e:	2230      	movs	r2, #48	; 0x30
 8005c70:	9b07      	ldr	r3, [sp, #28]
 8005c72:	454b      	cmp	r3, r9
 8005c74:	d307      	bcc.n	8005c86 <__cvt+0xb6>
 8005c76:	4630      	mov	r0, r6
 8005c78:	9b07      	ldr	r3, [sp, #28]
 8005c7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005c7c:	1b9b      	subs	r3, r3, r6
 8005c7e:	6013      	str	r3, [r2, #0]
 8005c80:	b008      	add	sp, #32
 8005c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c86:	1c59      	adds	r1, r3, #1
 8005c88:	9107      	str	r1, [sp, #28]
 8005c8a:	701a      	strb	r2, [r3, #0]
 8005c8c:	e7f0      	b.n	8005c70 <__cvt+0xa0>

08005c8e <__exponent>:
 8005c8e:	4603      	mov	r3, r0
 8005c90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c92:	2900      	cmp	r1, #0
 8005c94:	f803 2b02 	strb.w	r2, [r3], #2
 8005c98:	bfb6      	itet	lt
 8005c9a:	222d      	movlt	r2, #45	; 0x2d
 8005c9c:	222b      	movge	r2, #43	; 0x2b
 8005c9e:	4249      	neglt	r1, r1
 8005ca0:	2909      	cmp	r1, #9
 8005ca2:	7042      	strb	r2, [r0, #1]
 8005ca4:	dd2a      	ble.n	8005cfc <__exponent+0x6e>
 8005ca6:	f10d 0207 	add.w	r2, sp, #7
 8005caa:	4617      	mov	r7, r2
 8005cac:	260a      	movs	r6, #10
 8005cae:	fb91 f5f6 	sdiv	r5, r1, r6
 8005cb2:	4694      	mov	ip, r2
 8005cb4:	fb06 1415 	mls	r4, r6, r5, r1
 8005cb8:	3430      	adds	r4, #48	; 0x30
 8005cba:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	2c63      	cmp	r4, #99	; 0x63
 8005cc2:	4629      	mov	r1, r5
 8005cc4:	f102 32ff 	add.w	r2, r2, #4294967295
 8005cc8:	dcf1      	bgt.n	8005cae <__exponent+0x20>
 8005cca:	3130      	adds	r1, #48	; 0x30
 8005ccc:	f1ac 0402 	sub.w	r4, ip, #2
 8005cd0:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005cd4:	4622      	mov	r2, r4
 8005cd6:	1c41      	adds	r1, r0, #1
 8005cd8:	42ba      	cmp	r2, r7
 8005cda:	d30a      	bcc.n	8005cf2 <__exponent+0x64>
 8005cdc:	f10d 0209 	add.w	r2, sp, #9
 8005ce0:	eba2 020c 	sub.w	r2, r2, ip
 8005ce4:	42bc      	cmp	r4, r7
 8005ce6:	bf88      	it	hi
 8005ce8:	2200      	movhi	r2, #0
 8005cea:	4413      	add	r3, r2
 8005cec:	1a18      	subs	r0, r3, r0
 8005cee:	b003      	add	sp, #12
 8005cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005cf2:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005cf6:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005cfa:	e7ed      	b.n	8005cd8 <__exponent+0x4a>
 8005cfc:	2330      	movs	r3, #48	; 0x30
 8005cfe:	3130      	adds	r1, #48	; 0x30
 8005d00:	7083      	strb	r3, [r0, #2]
 8005d02:	70c1      	strb	r1, [r0, #3]
 8005d04:	1d03      	adds	r3, r0, #4
 8005d06:	e7f1      	b.n	8005cec <__exponent+0x5e>

08005d08 <_printf_float>:
 8005d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d0c:	b091      	sub	sp, #68	; 0x44
 8005d0e:	460c      	mov	r4, r1
 8005d10:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005d14:	4616      	mov	r6, r2
 8005d16:	461f      	mov	r7, r3
 8005d18:	4605      	mov	r5, r0
 8005d1a:	f000 ff4b 	bl	8006bb4 <_localeconv_r>
 8005d1e:	6803      	ldr	r3, [r0, #0]
 8005d20:	4618      	mov	r0, r3
 8005d22:	9309      	str	r3, [sp, #36]	; 0x24
 8005d24:	f7fa fa14 	bl	8000150 <strlen>
 8005d28:	2300      	movs	r3, #0
 8005d2a:	930e      	str	r3, [sp, #56]	; 0x38
 8005d2c:	f8d8 3000 	ldr.w	r3, [r8]
 8005d30:	900a      	str	r0, [sp, #40]	; 0x28
 8005d32:	3307      	adds	r3, #7
 8005d34:	f023 0307 	bic.w	r3, r3, #7
 8005d38:	f103 0208 	add.w	r2, r3, #8
 8005d3c:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005d40:	f8d4 b000 	ldr.w	fp, [r4]
 8005d44:	f8c8 2000 	str.w	r2, [r8]
 8005d48:	e9d3 a800 	ldrd	sl, r8, [r3]
 8005d4c:	4652      	mov	r2, sl
 8005d4e:	4643      	mov	r3, r8
 8005d50:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005d54:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005d58:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d5a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5e:	4650      	mov	r0, sl
 8005d60:	4b9c      	ldr	r3, [pc, #624]	; (8005fd4 <_printf_float+0x2cc>)
 8005d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d64:	f7fa fe52 	bl	8000a0c <__aeabi_dcmpun>
 8005d68:	bb70      	cbnz	r0, 8005dc8 <_printf_float+0xc0>
 8005d6a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d6e:	4650      	mov	r0, sl
 8005d70:	4b98      	ldr	r3, [pc, #608]	; (8005fd4 <_printf_float+0x2cc>)
 8005d72:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005d74:	f7fa fe2c 	bl	80009d0 <__aeabi_dcmple>
 8005d78:	bb30      	cbnz	r0, 8005dc8 <_printf_float+0xc0>
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	4650      	mov	r0, sl
 8005d80:	4641      	mov	r1, r8
 8005d82:	f7fa fe1b 	bl	80009bc <__aeabi_dcmplt>
 8005d86:	b110      	cbz	r0, 8005d8e <_printf_float+0x86>
 8005d88:	232d      	movs	r3, #45	; 0x2d
 8005d8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d8e:	4a92      	ldr	r2, [pc, #584]	; (8005fd8 <_printf_float+0x2d0>)
 8005d90:	4b92      	ldr	r3, [pc, #584]	; (8005fdc <_printf_float+0x2d4>)
 8005d92:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005d96:	bf94      	ite	ls
 8005d98:	4690      	movls	r8, r2
 8005d9a:	4698      	movhi	r8, r3
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	f04f 0a00 	mov.w	sl, #0
 8005da2:	6123      	str	r3, [r4, #16]
 8005da4:	f02b 0304 	bic.w	r3, fp, #4
 8005da8:	6023      	str	r3, [r4, #0]
 8005daa:	4633      	mov	r3, r6
 8005dac:	4621      	mov	r1, r4
 8005dae:	4628      	mov	r0, r5
 8005db0:	9700      	str	r7, [sp, #0]
 8005db2:	aa0f      	add	r2, sp, #60	; 0x3c
 8005db4:	f000 f9d6 	bl	8006164 <_printf_common>
 8005db8:	3001      	adds	r0, #1
 8005dba:	f040 8090 	bne.w	8005ede <_printf_float+0x1d6>
 8005dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8005dc2:	b011      	add	sp, #68	; 0x44
 8005dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005dc8:	4652      	mov	r2, sl
 8005dca:	4643      	mov	r3, r8
 8005dcc:	4650      	mov	r0, sl
 8005dce:	4641      	mov	r1, r8
 8005dd0:	f7fa fe1c 	bl	8000a0c <__aeabi_dcmpun>
 8005dd4:	b148      	cbz	r0, 8005dea <_printf_float+0xe2>
 8005dd6:	f1b8 0f00 	cmp.w	r8, #0
 8005dda:	bfb8      	it	lt
 8005ddc:	232d      	movlt	r3, #45	; 0x2d
 8005dde:	4a80      	ldr	r2, [pc, #512]	; (8005fe0 <_printf_float+0x2d8>)
 8005de0:	bfb8      	it	lt
 8005de2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005de6:	4b7f      	ldr	r3, [pc, #508]	; (8005fe4 <_printf_float+0x2dc>)
 8005de8:	e7d3      	b.n	8005d92 <_printf_float+0x8a>
 8005dea:	6863      	ldr	r3, [r4, #4]
 8005dec:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005df0:	1c5a      	adds	r2, r3, #1
 8005df2:	d142      	bne.n	8005e7a <_printf_float+0x172>
 8005df4:	2306      	movs	r3, #6
 8005df6:	6063      	str	r3, [r4, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	9206      	str	r2, [sp, #24]
 8005dfc:	aa0e      	add	r2, sp, #56	; 0x38
 8005dfe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005e02:	aa0d      	add	r2, sp, #52	; 0x34
 8005e04:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005e08:	9203      	str	r2, [sp, #12]
 8005e0a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005e0e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005e12:	6023      	str	r3, [r4, #0]
 8005e14:	6863      	ldr	r3, [r4, #4]
 8005e16:	4652      	mov	r2, sl
 8005e18:	9300      	str	r3, [sp, #0]
 8005e1a:	4628      	mov	r0, r5
 8005e1c:	4643      	mov	r3, r8
 8005e1e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005e20:	f7ff fed6 	bl	8005bd0 <__cvt>
 8005e24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e26:	4680      	mov	r8, r0
 8005e28:	2947      	cmp	r1, #71	; 0x47
 8005e2a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005e2c:	d108      	bne.n	8005e40 <_printf_float+0x138>
 8005e2e:	1cc8      	adds	r0, r1, #3
 8005e30:	db02      	blt.n	8005e38 <_printf_float+0x130>
 8005e32:	6863      	ldr	r3, [r4, #4]
 8005e34:	4299      	cmp	r1, r3
 8005e36:	dd40      	ble.n	8005eba <_printf_float+0x1b2>
 8005e38:	f1a9 0902 	sub.w	r9, r9, #2
 8005e3c:	fa5f f989 	uxtb.w	r9, r9
 8005e40:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005e44:	d81f      	bhi.n	8005e86 <_printf_float+0x17e>
 8005e46:	464a      	mov	r2, r9
 8005e48:	3901      	subs	r1, #1
 8005e4a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005e4e:	910d      	str	r1, [sp, #52]	; 0x34
 8005e50:	f7ff ff1d 	bl	8005c8e <__exponent>
 8005e54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005e56:	4682      	mov	sl, r0
 8005e58:	1813      	adds	r3, r2, r0
 8005e5a:	2a01      	cmp	r2, #1
 8005e5c:	6123      	str	r3, [r4, #16]
 8005e5e:	dc02      	bgt.n	8005e66 <_printf_float+0x15e>
 8005e60:	6822      	ldr	r2, [r4, #0]
 8005e62:	07d2      	lsls	r2, r2, #31
 8005e64:	d501      	bpl.n	8005e6a <_printf_float+0x162>
 8005e66:	3301      	adds	r3, #1
 8005e68:	6123      	str	r3, [r4, #16]
 8005e6a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d09b      	beq.n	8005daa <_printf_float+0xa2>
 8005e72:	232d      	movs	r3, #45	; 0x2d
 8005e74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e78:	e797      	b.n	8005daa <_printf_float+0xa2>
 8005e7a:	2947      	cmp	r1, #71	; 0x47
 8005e7c:	d1bc      	bne.n	8005df8 <_printf_float+0xf0>
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1ba      	bne.n	8005df8 <_printf_float+0xf0>
 8005e82:	2301      	movs	r3, #1
 8005e84:	e7b7      	b.n	8005df6 <_printf_float+0xee>
 8005e86:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005e8a:	d118      	bne.n	8005ebe <_printf_float+0x1b6>
 8005e8c:	2900      	cmp	r1, #0
 8005e8e:	6863      	ldr	r3, [r4, #4]
 8005e90:	dd0b      	ble.n	8005eaa <_printf_float+0x1a2>
 8005e92:	6121      	str	r1, [r4, #16]
 8005e94:	b913      	cbnz	r3, 8005e9c <_printf_float+0x194>
 8005e96:	6822      	ldr	r2, [r4, #0]
 8005e98:	07d0      	lsls	r0, r2, #31
 8005e9a:	d502      	bpl.n	8005ea2 <_printf_float+0x19a>
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	440b      	add	r3, r1
 8005ea0:	6123      	str	r3, [r4, #16]
 8005ea2:	f04f 0a00 	mov.w	sl, #0
 8005ea6:	65a1      	str	r1, [r4, #88]	; 0x58
 8005ea8:	e7df      	b.n	8005e6a <_printf_float+0x162>
 8005eaa:	b913      	cbnz	r3, 8005eb2 <_printf_float+0x1aa>
 8005eac:	6822      	ldr	r2, [r4, #0]
 8005eae:	07d2      	lsls	r2, r2, #31
 8005eb0:	d501      	bpl.n	8005eb6 <_printf_float+0x1ae>
 8005eb2:	3302      	adds	r3, #2
 8005eb4:	e7f4      	b.n	8005ea0 <_printf_float+0x198>
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e7f2      	b.n	8005ea0 <_printf_float+0x198>
 8005eba:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005ebe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ec0:	4299      	cmp	r1, r3
 8005ec2:	db05      	blt.n	8005ed0 <_printf_float+0x1c8>
 8005ec4:	6823      	ldr	r3, [r4, #0]
 8005ec6:	6121      	str	r1, [r4, #16]
 8005ec8:	07d8      	lsls	r0, r3, #31
 8005eca:	d5ea      	bpl.n	8005ea2 <_printf_float+0x19a>
 8005ecc:	1c4b      	adds	r3, r1, #1
 8005ece:	e7e7      	b.n	8005ea0 <_printf_float+0x198>
 8005ed0:	2900      	cmp	r1, #0
 8005ed2:	bfcc      	ite	gt
 8005ed4:	2201      	movgt	r2, #1
 8005ed6:	f1c1 0202 	rsble	r2, r1, #2
 8005eda:	4413      	add	r3, r2
 8005edc:	e7e0      	b.n	8005ea0 <_printf_float+0x198>
 8005ede:	6823      	ldr	r3, [r4, #0]
 8005ee0:	055a      	lsls	r2, r3, #21
 8005ee2:	d407      	bmi.n	8005ef4 <_printf_float+0x1ec>
 8005ee4:	6923      	ldr	r3, [r4, #16]
 8005ee6:	4642      	mov	r2, r8
 8005ee8:	4631      	mov	r1, r6
 8005eea:	4628      	mov	r0, r5
 8005eec:	47b8      	blx	r7
 8005eee:	3001      	adds	r0, #1
 8005ef0:	d12b      	bne.n	8005f4a <_printf_float+0x242>
 8005ef2:	e764      	b.n	8005dbe <_printf_float+0xb6>
 8005ef4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005ef8:	f240 80dd 	bls.w	80060b6 <_printf_float+0x3ae>
 8005efc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005f00:	2200      	movs	r2, #0
 8005f02:	2300      	movs	r3, #0
 8005f04:	f7fa fd50 	bl	80009a8 <__aeabi_dcmpeq>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	d033      	beq.n	8005f74 <_printf_float+0x26c>
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	4631      	mov	r1, r6
 8005f10:	4628      	mov	r0, r5
 8005f12:	4a35      	ldr	r2, [pc, #212]	; (8005fe8 <_printf_float+0x2e0>)
 8005f14:	47b8      	blx	r7
 8005f16:	3001      	adds	r0, #1
 8005f18:	f43f af51 	beq.w	8005dbe <_printf_float+0xb6>
 8005f1c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005f20:	429a      	cmp	r2, r3
 8005f22:	db02      	blt.n	8005f2a <_printf_float+0x222>
 8005f24:	6823      	ldr	r3, [r4, #0]
 8005f26:	07d8      	lsls	r0, r3, #31
 8005f28:	d50f      	bpl.n	8005f4a <_printf_float+0x242>
 8005f2a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f2e:	4631      	mov	r1, r6
 8005f30:	4628      	mov	r0, r5
 8005f32:	47b8      	blx	r7
 8005f34:	3001      	adds	r0, #1
 8005f36:	f43f af42 	beq.w	8005dbe <_printf_float+0xb6>
 8005f3a:	f04f 0800 	mov.w	r8, #0
 8005f3e:	f104 091a 	add.w	r9, r4, #26
 8005f42:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005f44:	3b01      	subs	r3, #1
 8005f46:	4543      	cmp	r3, r8
 8005f48:	dc09      	bgt.n	8005f5e <_printf_float+0x256>
 8005f4a:	6823      	ldr	r3, [r4, #0]
 8005f4c:	079b      	lsls	r3, r3, #30
 8005f4e:	f100 8104 	bmi.w	800615a <_printf_float+0x452>
 8005f52:	68e0      	ldr	r0, [r4, #12]
 8005f54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005f56:	4298      	cmp	r0, r3
 8005f58:	bfb8      	it	lt
 8005f5a:	4618      	movlt	r0, r3
 8005f5c:	e731      	b.n	8005dc2 <_printf_float+0xba>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	464a      	mov	r2, r9
 8005f62:	4631      	mov	r1, r6
 8005f64:	4628      	mov	r0, r5
 8005f66:	47b8      	blx	r7
 8005f68:	3001      	adds	r0, #1
 8005f6a:	f43f af28 	beq.w	8005dbe <_printf_float+0xb6>
 8005f6e:	f108 0801 	add.w	r8, r8, #1
 8005f72:	e7e6      	b.n	8005f42 <_printf_float+0x23a>
 8005f74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	dc38      	bgt.n	8005fec <_printf_float+0x2e4>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	4631      	mov	r1, r6
 8005f7e:	4628      	mov	r0, r5
 8005f80:	4a19      	ldr	r2, [pc, #100]	; (8005fe8 <_printf_float+0x2e0>)
 8005f82:	47b8      	blx	r7
 8005f84:	3001      	adds	r0, #1
 8005f86:	f43f af1a 	beq.w	8005dbe <_printf_float+0xb6>
 8005f8a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8005f8e:	4313      	orrs	r3, r2
 8005f90:	d102      	bne.n	8005f98 <_printf_float+0x290>
 8005f92:	6823      	ldr	r3, [r4, #0]
 8005f94:	07d9      	lsls	r1, r3, #31
 8005f96:	d5d8      	bpl.n	8005f4a <_printf_float+0x242>
 8005f98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f9c:	4631      	mov	r1, r6
 8005f9e:	4628      	mov	r0, r5
 8005fa0:	47b8      	blx	r7
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	f43f af0b 	beq.w	8005dbe <_printf_float+0xb6>
 8005fa8:	f04f 0900 	mov.w	r9, #0
 8005fac:	f104 0a1a 	add.w	sl, r4, #26
 8005fb0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fb2:	425b      	negs	r3, r3
 8005fb4:	454b      	cmp	r3, r9
 8005fb6:	dc01      	bgt.n	8005fbc <_printf_float+0x2b4>
 8005fb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fba:	e794      	b.n	8005ee6 <_printf_float+0x1de>
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	4652      	mov	r2, sl
 8005fc0:	4631      	mov	r1, r6
 8005fc2:	4628      	mov	r0, r5
 8005fc4:	47b8      	blx	r7
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	f43f aef9 	beq.w	8005dbe <_printf_float+0xb6>
 8005fcc:	f109 0901 	add.w	r9, r9, #1
 8005fd0:	e7ee      	b.n	8005fb0 <_printf_float+0x2a8>
 8005fd2:	bf00      	nop
 8005fd4:	7fefffff 	.word	0x7fefffff
 8005fd8:	0800a5d2 	.word	0x0800a5d2
 8005fdc:	0800a5d6 	.word	0x0800a5d6
 8005fe0:	0800a5da 	.word	0x0800a5da
 8005fe4:	0800a5de 	.word	0x0800a5de
 8005fe8:	0800a5e2 	.word	0x0800a5e2
 8005fec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005fee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	bfa8      	it	ge
 8005ff4:	461a      	movge	r2, r3
 8005ff6:	2a00      	cmp	r2, #0
 8005ff8:	4691      	mov	r9, r2
 8005ffa:	dc37      	bgt.n	800606c <_printf_float+0x364>
 8005ffc:	f04f 0b00 	mov.w	fp, #0
 8006000:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006004:	f104 021a 	add.w	r2, r4, #26
 8006008:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800600c:	ebaa 0309 	sub.w	r3, sl, r9
 8006010:	455b      	cmp	r3, fp
 8006012:	dc33      	bgt.n	800607c <_printf_float+0x374>
 8006014:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006018:	429a      	cmp	r2, r3
 800601a:	db3b      	blt.n	8006094 <_printf_float+0x38c>
 800601c:	6823      	ldr	r3, [r4, #0]
 800601e:	07da      	lsls	r2, r3, #31
 8006020:	d438      	bmi.n	8006094 <_printf_float+0x38c>
 8006022:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8006026:	eba2 0903 	sub.w	r9, r2, r3
 800602a:	eba2 020a 	sub.w	r2, r2, sl
 800602e:	4591      	cmp	r9, r2
 8006030:	bfa8      	it	ge
 8006032:	4691      	movge	r9, r2
 8006034:	f1b9 0f00 	cmp.w	r9, #0
 8006038:	dc34      	bgt.n	80060a4 <_printf_float+0x39c>
 800603a:	f04f 0800 	mov.w	r8, #0
 800603e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006042:	f104 0a1a 	add.w	sl, r4, #26
 8006046:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800604a:	1a9b      	subs	r3, r3, r2
 800604c:	eba3 0309 	sub.w	r3, r3, r9
 8006050:	4543      	cmp	r3, r8
 8006052:	f77f af7a 	ble.w	8005f4a <_printf_float+0x242>
 8006056:	2301      	movs	r3, #1
 8006058:	4652      	mov	r2, sl
 800605a:	4631      	mov	r1, r6
 800605c:	4628      	mov	r0, r5
 800605e:	47b8      	blx	r7
 8006060:	3001      	adds	r0, #1
 8006062:	f43f aeac 	beq.w	8005dbe <_printf_float+0xb6>
 8006066:	f108 0801 	add.w	r8, r8, #1
 800606a:	e7ec      	b.n	8006046 <_printf_float+0x33e>
 800606c:	4613      	mov	r3, r2
 800606e:	4631      	mov	r1, r6
 8006070:	4642      	mov	r2, r8
 8006072:	4628      	mov	r0, r5
 8006074:	47b8      	blx	r7
 8006076:	3001      	adds	r0, #1
 8006078:	d1c0      	bne.n	8005ffc <_printf_float+0x2f4>
 800607a:	e6a0      	b.n	8005dbe <_printf_float+0xb6>
 800607c:	2301      	movs	r3, #1
 800607e:	4631      	mov	r1, r6
 8006080:	4628      	mov	r0, r5
 8006082:	920b      	str	r2, [sp, #44]	; 0x2c
 8006084:	47b8      	blx	r7
 8006086:	3001      	adds	r0, #1
 8006088:	f43f ae99 	beq.w	8005dbe <_printf_float+0xb6>
 800608c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800608e:	f10b 0b01 	add.w	fp, fp, #1
 8006092:	e7b9      	b.n	8006008 <_printf_float+0x300>
 8006094:	4631      	mov	r1, r6
 8006096:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800609a:	4628      	mov	r0, r5
 800609c:	47b8      	blx	r7
 800609e:	3001      	adds	r0, #1
 80060a0:	d1bf      	bne.n	8006022 <_printf_float+0x31a>
 80060a2:	e68c      	b.n	8005dbe <_printf_float+0xb6>
 80060a4:	464b      	mov	r3, r9
 80060a6:	4631      	mov	r1, r6
 80060a8:	4628      	mov	r0, r5
 80060aa:	eb08 020a 	add.w	r2, r8, sl
 80060ae:	47b8      	blx	r7
 80060b0:	3001      	adds	r0, #1
 80060b2:	d1c2      	bne.n	800603a <_printf_float+0x332>
 80060b4:	e683      	b.n	8005dbe <_printf_float+0xb6>
 80060b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80060b8:	2a01      	cmp	r2, #1
 80060ba:	dc01      	bgt.n	80060c0 <_printf_float+0x3b8>
 80060bc:	07db      	lsls	r3, r3, #31
 80060be:	d539      	bpl.n	8006134 <_printf_float+0x42c>
 80060c0:	2301      	movs	r3, #1
 80060c2:	4642      	mov	r2, r8
 80060c4:	4631      	mov	r1, r6
 80060c6:	4628      	mov	r0, r5
 80060c8:	47b8      	blx	r7
 80060ca:	3001      	adds	r0, #1
 80060cc:	f43f ae77 	beq.w	8005dbe <_printf_float+0xb6>
 80060d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80060d4:	4631      	mov	r1, r6
 80060d6:	4628      	mov	r0, r5
 80060d8:	47b8      	blx	r7
 80060da:	3001      	adds	r0, #1
 80060dc:	f43f ae6f 	beq.w	8005dbe <_printf_float+0xb6>
 80060e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80060e4:	2200      	movs	r2, #0
 80060e6:	2300      	movs	r3, #0
 80060e8:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80060ec:	f7fa fc5c 	bl	80009a8 <__aeabi_dcmpeq>
 80060f0:	b9d8      	cbnz	r0, 800612a <_printf_float+0x422>
 80060f2:	f109 33ff 	add.w	r3, r9, #4294967295
 80060f6:	f108 0201 	add.w	r2, r8, #1
 80060fa:	4631      	mov	r1, r6
 80060fc:	4628      	mov	r0, r5
 80060fe:	47b8      	blx	r7
 8006100:	3001      	adds	r0, #1
 8006102:	d10e      	bne.n	8006122 <_printf_float+0x41a>
 8006104:	e65b      	b.n	8005dbe <_printf_float+0xb6>
 8006106:	2301      	movs	r3, #1
 8006108:	464a      	mov	r2, r9
 800610a:	4631      	mov	r1, r6
 800610c:	4628      	mov	r0, r5
 800610e:	47b8      	blx	r7
 8006110:	3001      	adds	r0, #1
 8006112:	f43f ae54 	beq.w	8005dbe <_printf_float+0xb6>
 8006116:	f108 0801 	add.w	r8, r8, #1
 800611a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800611c:	3b01      	subs	r3, #1
 800611e:	4543      	cmp	r3, r8
 8006120:	dcf1      	bgt.n	8006106 <_printf_float+0x3fe>
 8006122:	4653      	mov	r3, sl
 8006124:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006128:	e6de      	b.n	8005ee8 <_printf_float+0x1e0>
 800612a:	f04f 0800 	mov.w	r8, #0
 800612e:	f104 091a 	add.w	r9, r4, #26
 8006132:	e7f2      	b.n	800611a <_printf_float+0x412>
 8006134:	2301      	movs	r3, #1
 8006136:	4642      	mov	r2, r8
 8006138:	e7df      	b.n	80060fa <_printf_float+0x3f2>
 800613a:	2301      	movs	r3, #1
 800613c:	464a      	mov	r2, r9
 800613e:	4631      	mov	r1, r6
 8006140:	4628      	mov	r0, r5
 8006142:	47b8      	blx	r7
 8006144:	3001      	adds	r0, #1
 8006146:	f43f ae3a 	beq.w	8005dbe <_printf_float+0xb6>
 800614a:	f108 0801 	add.w	r8, r8, #1
 800614e:	68e3      	ldr	r3, [r4, #12]
 8006150:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006152:	1a5b      	subs	r3, r3, r1
 8006154:	4543      	cmp	r3, r8
 8006156:	dcf0      	bgt.n	800613a <_printf_float+0x432>
 8006158:	e6fb      	b.n	8005f52 <_printf_float+0x24a>
 800615a:	f04f 0800 	mov.w	r8, #0
 800615e:	f104 0919 	add.w	r9, r4, #25
 8006162:	e7f4      	b.n	800614e <_printf_float+0x446>

08006164 <_printf_common>:
 8006164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006168:	4616      	mov	r6, r2
 800616a:	4699      	mov	r9, r3
 800616c:	688a      	ldr	r2, [r1, #8]
 800616e:	690b      	ldr	r3, [r1, #16]
 8006170:	4607      	mov	r7, r0
 8006172:	4293      	cmp	r3, r2
 8006174:	bfb8      	it	lt
 8006176:	4613      	movlt	r3, r2
 8006178:	6033      	str	r3, [r6, #0]
 800617a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800617e:	460c      	mov	r4, r1
 8006180:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006184:	b10a      	cbz	r2, 800618a <_printf_common+0x26>
 8006186:	3301      	adds	r3, #1
 8006188:	6033      	str	r3, [r6, #0]
 800618a:	6823      	ldr	r3, [r4, #0]
 800618c:	0699      	lsls	r1, r3, #26
 800618e:	bf42      	ittt	mi
 8006190:	6833      	ldrmi	r3, [r6, #0]
 8006192:	3302      	addmi	r3, #2
 8006194:	6033      	strmi	r3, [r6, #0]
 8006196:	6825      	ldr	r5, [r4, #0]
 8006198:	f015 0506 	ands.w	r5, r5, #6
 800619c:	d106      	bne.n	80061ac <_printf_common+0x48>
 800619e:	f104 0a19 	add.w	sl, r4, #25
 80061a2:	68e3      	ldr	r3, [r4, #12]
 80061a4:	6832      	ldr	r2, [r6, #0]
 80061a6:	1a9b      	subs	r3, r3, r2
 80061a8:	42ab      	cmp	r3, r5
 80061aa:	dc2b      	bgt.n	8006204 <_printf_common+0xa0>
 80061ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061b0:	1e13      	subs	r3, r2, #0
 80061b2:	6822      	ldr	r2, [r4, #0]
 80061b4:	bf18      	it	ne
 80061b6:	2301      	movne	r3, #1
 80061b8:	0692      	lsls	r2, r2, #26
 80061ba:	d430      	bmi.n	800621e <_printf_common+0xba>
 80061bc:	4649      	mov	r1, r9
 80061be:	4638      	mov	r0, r7
 80061c0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061c4:	47c0      	blx	r8
 80061c6:	3001      	adds	r0, #1
 80061c8:	d023      	beq.n	8006212 <_printf_common+0xae>
 80061ca:	6823      	ldr	r3, [r4, #0]
 80061cc:	6922      	ldr	r2, [r4, #16]
 80061ce:	f003 0306 	and.w	r3, r3, #6
 80061d2:	2b04      	cmp	r3, #4
 80061d4:	bf14      	ite	ne
 80061d6:	2500      	movne	r5, #0
 80061d8:	6833      	ldreq	r3, [r6, #0]
 80061da:	f04f 0600 	mov.w	r6, #0
 80061de:	bf08      	it	eq
 80061e0:	68e5      	ldreq	r5, [r4, #12]
 80061e2:	f104 041a 	add.w	r4, r4, #26
 80061e6:	bf08      	it	eq
 80061e8:	1aed      	subeq	r5, r5, r3
 80061ea:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80061ee:	bf08      	it	eq
 80061f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061f4:	4293      	cmp	r3, r2
 80061f6:	bfc4      	itt	gt
 80061f8:	1a9b      	subgt	r3, r3, r2
 80061fa:	18ed      	addgt	r5, r5, r3
 80061fc:	42b5      	cmp	r5, r6
 80061fe:	d11a      	bne.n	8006236 <_printf_common+0xd2>
 8006200:	2000      	movs	r0, #0
 8006202:	e008      	b.n	8006216 <_printf_common+0xb2>
 8006204:	2301      	movs	r3, #1
 8006206:	4652      	mov	r2, sl
 8006208:	4649      	mov	r1, r9
 800620a:	4638      	mov	r0, r7
 800620c:	47c0      	blx	r8
 800620e:	3001      	adds	r0, #1
 8006210:	d103      	bne.n	800621a <_printf_common+0xb6>
 8006212:	f04f 30ff 	mov.w	r0, #4294967295
 8006216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800621a:	3501      	adds	r5, #1
 800621c:	e7c1      	b.n	80061a2 <_printf_common+0x3e>
 800621e:	2030      	movs	r0, #48	; 0x30
 8006220:	18e1      	adds	r1, r4, r3
 8006222:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006226:	1c5a      	adds	r2, r3, #1
 8006228:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800622c:	4422      	add	r2, r4
 800622e:	3302      	adds	r3, #2
 8006230:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006234:	e7c2      	b.n	80061bc <_printf_common+0x58>
 8006236:	2301      	movs	r3, #1
 8006238:	4622      	mov	r2, r4
 800623a:	4649      	mov	r1, r9
 800623c:	4638      	mov	r0, r7
 800623e:	47c0      	blx	r8
 8006240:	3001      	adds	r0, #1
 8006242:	d0e6      	beq.n	8006212 <_printf_common+0xae>
 8006244:	3601      	adds	r6, #1
 8006246:	e7d9      	b.n	80061fc <_printf_common+0x98>

08006248 <_printf_i>:
 8006248:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800624c:	7e0f      	ldrb	r7, [r1, #24]
 800624e:	4691      	mov	r9, r2
 8006250:	2f78      	cmp	r7, #120	; 0x78
 8006252:	4680      	mov	r8, r0
 8006254:	460c      	mov	r4, r1
 8006256:	469a      	mov	sl, r3
 8006258:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800625a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800625e:	d807      	bhi.n	8006270 <_printf_i+0x28>
 8006260:	2f62      	cmp	r7, #98	; 0x62
 8006262:	d80a      	bhi.n	800627a <_printf_i+0x32>
 8006264:	2f00      	cmp	r7, #0
 8006266:	f000 80d5 	beq.w	8006414 <_printf_i+0x1cc>
 800626a:	2f58      	cmp	r7, #88	; 0x58
 800626c:	f000 80c1 	beq.w	80063f2 <_printf_i+0x1aa>
 8006270:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006274:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006278:	e03a      	b.n	80062f0 <_printf_i+0xa8>
 800627a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800627e:	2b15      	cmp	r3, #21
 8006280:	d8f6      	bhi.n	8006270 <_printf_i+0x28>
 8006282:	a101      	add	r1, pc, #4	; (adr r1, 8006288 <_printf_i+0x40>)
 8006284:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006288:	080062e1 	.word	0x080062e1
 800628c:	080062f5 	.word	0x080062f5
 8006290:	08006271 	.word	0x08006271
 8006294:	08006271 	.word	0x08006271
 8006298:	08006271 	.word	0x08006271
 800629c:	08006271 	.word	0x08006271
 80062a0:	080062f5 	.word	0x080062f5
 80062a4:	08006271 	.word	0x08006271
 80062a8:	08006271 	.word	0x08006271
 80062ac:	08006271 	.word	0x08006271
 80062b0:	08006271 	.word	0x08006271
 80062b4:	080063fb 	.word	0x080063fb
 80062b8:	08006321 	.word	0x08006321
 80062bc:	080063b5 	.word	0x080063b5
 80062c0:	08006271 	.word	0x08006271
 80062c4:	08006271 	.word	0x08006271
 80062c8:	0800641d 	.word	0x0800641d
 80062cc:	08006271 	.word	0x08006271
 80062d0:	08006321 	.word	0x08006321
 80062d4:	08006271 	.word	0x08006271
 80062d8:	08006271 	.word	0x08006271
 80062dc:	080063bd 	.word	0x080063bd
 80062e0:	682b      	ldr	r3, [r5, #0]
 80062e2:	1d1a      	adds	r2, r3, #4
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	602a      	str	r2, [r5, #0]
 80062e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062f0:	2301      	movs	r3, #1
 80062f2:	e0a0      	b.n	8006436 <_printf_i+0x1ee>
 80062f4:	6820      	ldr	r0, [r4, #0]
 80062f6:	682b      	ldr	r3, [r5, #0]
 80062f8:	0607      	lsls	r7, r0, #24
 80062fa:	f103 0104 	add.w	r1, r3, #4
 80062fe:	6029      	str	r1, [r5, #0]
 8006300:	d501      	bpl.n	8006306 <_printf_i+0xbe>
 8006302:	681e      	ldr	r6, [r3, #0]
 8006304:	e003      	b.n	800630e <_printf_i+0xc6>
 8006306:	0646      	lsls	r6, r0, #25
 8006308:	d5fb      	bpl.n	8006302 <_printf_i+0xba>
 800630a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800630e:	2e00      	cmp	r6, #0
 8006310:	da03      	bge.n	800631a <_printf_i+0xd2>
 8006312:	232d      	movs	r3, #45	; 0x2d
 8006314:	4276      	negs	r6, r6
 8006316:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800631a:	230a      	movs	r3, #10
 800631c:	4859      	ldr	r0, [pc, #356]	; (8006484 <_printf_i+0x23c>)
 800631e:	e012      	b.n	8006346 <_printf_i+0xfe>
 8006320:	682b      	ldr	r3, [r5, #0]
 8006322:	6820      	ldr	r0, [r4, #0]
 8006324:	1d19      	adds	r1, r3, #4
 8006326:	6029      	str	r1, [r5, #0]
 8006328:	0605      	lsls	r5, r0, #24
 800632a:	d501      	bpl.n	8006330 <_printf_i+0xe8>
 800632c:	681e      	ldr	r6, [r3, #0]
 800632e:	e002      	b.n	8006336 <_printf_i+0xee>
 8006330:	0641      	lsls	r1, r0, #25
 8006332:	d5fb      	bpl.n	800632c <_printf_i+0xe4>
 8006334:	881e      	ldrh	r6, [r3, #0]
 8006336:	2f6f      	cmp	r7, #111	; 0x6f
 8006338:	bf0c      	ite	eq
 800633a:	2308      	moveq	r3, #8
 800633c:	230a      	movne	r3, #10
 800633e:	4851      	ldr	r0, [pc, #324]	; (8006484 <_printf_i+0x23c>)
 8006340:	2100      	movs	r1, #0
 8006342:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006346:	6865      	ldr	r5, [r4, #4]
 8006348:	2d00      	cmp	r5, #0
 800634a:	bfa8      	it	ge
 800634c:	6821      	ldrge	r1, [r4, #0]
 800634e:	60a5      	str	r5, [r4, #8]
 8006350:	bfa4      	itt	ge
 8006352:	f021 0104 	bicge.w	r1, r1, #4
 8006356:	6021      	strge	r1, [r4, #0]
 8006358:	b90e      	cbnz	r6, 800635e <_printf_i+0x116>
 800635a:	2d00      	cmp	r5, #0
 800635c:	d04b      	beq.n	80063f6 <_printf_i+0x1ae>
 800635e:	4615      	mov	r5, r2
 8006360:	fbb6 f1f3 	udiv	r1, r6, r3
 8006364:	fb03 6711 	mls	r7, r3, r1, r6
 8006368:	5dc7      	ldrb	r7, [r0, r7]
 800636a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800636e:	4637      	mov	r7, r6
 8006370:	42bb      	cmp	r3, r7
 8006372:	460e      	mov	r6, r1
 8006374:	d9f4      	bls.n	8006360 <_printf_i+0x118>
 8006376:	2b08      	cmp	r3, #8
 8006378:	d10b      	bne.n	8006392 <_printf_i+0x14a>
 800637a:	6823      	ldr	r3, [r4, #0]
 800637c:	07de      	lsls	r6, r3, #31
 800637e:	d508      	bpl.n	8006392 <_printf_i+0x14a>
 8006380:	6923      	ldr	r3, [r4, #16]
 8006382:	6861      	ldr	r1, [r4, #4]
 8006384:	4299      	cmp	r1, r3
 8006386:	bfde      	ittt	le
 8006388:	2330      	movle	r3, #48	; 0x30
 800638a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800638e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006392:	1b52      	subs	r2, r2, r5
 8006394:	6122      	str	r2, [r4, #16]
 8006396:	464b      	mov	r3, r9
 8006398:	4621      	mov	r1, r4
 800639a:	4640      	mov	r0, r8
 800639c:	f8cd a000 	str.w	sl, [sp]
 80063a0:	aa03      	add	r2, sp, #12
 80063a2:	f7ff fedf 	bl	8006164 <_printf_common>
 80063a6:	3001      	adds	r0, #1
 80063a8:	d14a      	bne.n	8006440 <_printf_i+0x1f8>
 80063aa:	f04f 30ff 	mov.w	r0, #4294967295
 80063ae:	b004      	add	sp, #16
 80063b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	f043 0320 	orr.w	r3, r3, #32
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	2778      	movs	r7, #120	; 0x78
 80063be:	4832      	ldr	r0, [pc, #200]	; (8006488 <_printf_i+0x240>)
 80063c0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80063c4:	6823      	ldr	r3, [r4, #0]
 80063c6:	6829      	ldr	r1, [r5, #0]
 80063c8:	061f      	lsls	r7, r3, #24
 80063ca:	f851 6b04 	ldr.w	r6, [r1], #4
 80063ce:	d402      	bmi.n	80063d6 <_printf_i+0x18e>
 80063d0:	065f      	lsls	r7, r3, #25
 80063d2:	bf48      	it	mi
 80063d4:	b2b6      	uxthmi	r6, r6
 80063d6:	07df      	lsls	r7, r3, #31
 80063d8:	bf48      	it	mi
 80063da:	f043 0320 	orrmi.w	r3, r3, #32
 80063de:	6029      	str	r1, [r5, #0]
 80063e0:	bf48      	it	mi
 80063e2:	6023      	strmi	r3, [r4, #0]
 80063e4:	b91e      	cbnz	r6, 80063ee <_printf_i+0x1a6>
 80063e6:	6823      	ldr	r3, [r4, #0]
 80063e8:	f023 0320 	bic.w	r3, r3, #32
 80063ec:	6023      	str	r3, [r4, #0]
 80063ee:	2310      	movs	r3, #16
 80063f0:	e7a6      	b.n	8006340 <_printf_i+0xf8>
 80063f2:	4824      	ldr	r0, [pc, #144]	; (8006484 <_printf_i+0x23c>)
 80063f4:	e7e4      	b.n	80063c0 <_printf_i+0x178>
 80063f6:	4615      	mov	r5, r2
 80063f8:	e7bd      	b.n	8006376 <_printf_i+0x12e>
 80063fa:	682b      	ldr	r3, [r5, #0]
 80063fc:	6826      	ldr	r6, [r4, #0]
 80063fe:	1d18      	adds	r0, r3, #4
 8006400:	6961      	ldr	r1, [r4, #20]
 8006402:	6028      	str	r0, [r5, #0]
 8006404:	0635      	lsls	r5, r6, #24
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	d501      	bpl.n	800640e <_printf_i+0x1c6>
 800640a:	6019      	str	r1, [r3, #0]
 800640c:	e002      	b.n	8006414 <_printf_i+0x1cc>
 800640e:	0670      	lsls	r0, r6, #25
 8006410:	d5fb      	bpl.n	800640a <_printf_i+0x1c2>
 8006412:	8019      	strh	r1, [r3, #0]
 8006414:	2300      	movs	r3, #0
 8006416:	4615      	mov	r5, r2
 8006418:	6123      	str	r3, [r4, #16]
 800641a:	e7bc      	b.n	8006396 <_printf_i+0x14e>
 800641c:	682b      	ldr	r3, [r5, #0]
 800641e:	2100      	movs	r1, #0
 8006420:	1d1a      	adds	r2, r3, #4
 8006422:	602a      	str	r2, [r5, #0]
 8006424:	681d      	ldr	r5, [r3, #0]
 8006426:	6862      	ldr	r2, [r4, #4]
 8006428:	4628      	mov	r0, r5
 800642a:	f000 fc90 	bl	8006d4e <memchr>
 800642e:	b108      	cbz	r0, 8006434 <_printf_i+0x1ec>
 8006430:	1b40      	subs	r0, r0, r5
 8006432:	6060      	str	r0, [r4, #4]
 8006434:	6863      	ldr	r3, [r4, #4]
 8006436:	6123      	str	r3, [r4, #16]
 8006438:	2300      	movs	r3, #0
 800643a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800643e:	e7aa      	b.n	8006396 <_printf_i+0x14e>
 8006440:	462a      	mov	r2, r5
 8006442:	4649      	mov	r1, r9
 8006444:	4640      	mov	r0, r8
 8006446:	6923      	ldr	r3, [r4, #16]
 8006448:	47d0      	blx	sl
 800644a:	3001      	adds	r0, #1
 800644c:	d0ad      	beq.n	80063aa <_printf_i+0x162>
 800644e:	6823      	ldr	r3, [r4, #0]
 8006450:	079b      	lsls	r3, r3, #30
 8006452:	d413      	bmi.n	800647c <_printf_i+0x234>
 8006454:	68e0      	ldr	r0, [r4, #12]
 8006456:	9b03      	ldr	r3, [sp, #12]
 8006458:	4298      	cmp	r0, r3
 800645a:	bfb8      	it	lt
 800645c:	4618      	movlt	r0, r3
 800645e:	e7a6      	b.n	80063ae <_printf_i+0x166>
 8006460:	2301      	movs	r3, #1
 8006462:	4632      	mov	r2, r6
 8006464:	4649      	mov	r1, r9
 8006466:	4640      	mov	r0, r8
 8006468:	47d0      	blx	sl
 800646a:	3001      	adds	r0, #1
 800646c:	d09d      	beq.n	80063aa <_printf_i+0x162>
 800646e:	3501      	adds	r5, #1
 8006470:	68e3      	ldr	r3, [r4, #12]
 8006472:	9903      	ldr	r1, [sp, #12]
 8006474:	1a5b      	subs	r3, r3, r1
 8006476:	42ab      	cmp	r3, r5
 8006478:	dcf2      	bgt.n	8006460 <_printf_i+0x218>
 800647a:	e7eb      	b.n	8006454 <_printf_i+0x20c>
 800647c:	2500      	movs	r5, #0
 800647e:	f104 0619 	add.w	r6, r4, #25
 8006482:	e7f5      	b.n	8006470 <_printf_i+0x228>
 8006484:	0800a5e4 	.word	0x0800a5e4
 8006488:	0800a5f5 	.word	0x0800a5f5

0800648c <_scanf_float>:
 800648c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006490:	b087      	sub	sp, #28
 8006492:	9303      	str	r3, [sp, #12]
 8006494:	688b      	ldr	r3, [r1, #8]
 8006496:	4617      	mov	r7, r2
 8006498:	1e5a      	subs	r2, r3, #1
 800649a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800649e:	bf85      	ittet	hi
 80064a0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80064a4:	195b      	addhi	r3, r3, r5
 80064a6:	2300      	movls	r3, #0
 80064a8:	9302      	strhi	r3, [sp, #8]
 80064aa:	bf88      	it	hi
 80064ac:	f240 135d 	movwhi	r3, #349	; 0x15d
 80064b0:	468b      	mov	fp, r1
 80064b2:	f04f 0500 	mov.w	r5, #0
 80064b6:	bf8c      	ite	hi
 80064b8:	608b      	strhi	r3, [r1, #8]
 80064ba:	9302      	strls	r3, [sp, #8]
 80064bc:	680b      	ldr	r3, [r1, #0]
 80064be:	4680      	mov	r8, r0
 80064c0:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80064c4:	f84b 3b1c 	str.w	r3, [fp], #28
 80064c8:	460c      	mov	r4, r1
 80064ca:	465e      	mov	r6, fp
 80064cc:	46aa      	mov	sl, r5
 80064ce:	46a9      	mov	r9, r5
 80064d0:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80064d4:	9501      	str	r5, [sp, #4]
 80064d6:	68a2      	ldr	r2, [r4, #8]
 80064d8:	b152      	cbz	r2, 80064f0 <_scanf_float+0x64>
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	2b4e      	cmp	r3, #78	; 0x4e
 80064e0:	d864      	bhi.n	80065ac <_scanf_float+0x120>
 80064e2:	2b40      	cmp	r3, #64	; 0x40
 80064e4:	d83c      	bhi.n	8006560 <_scanf_float+0xd4>
 80064e6:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80064ea:	b2c8      	uxtb	r0, r1
 80064ec:	280e      	cmp	r0, #14
 80064ee:	d93a      	bls.n	8006566 <_scanf_float+0xda>
 80064f0:	f1b9 0f00 	cmp.w	r9, #0
 80064f4:	d003      	beq.n	80064fe <_scanf_float+0x72>
 80064f6:	6823      	ldr	r3, [r4, #0]
 80064f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80064fc:	6023      	str	r3, [r4, #0]
 80064fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006502:	f1ba 0f01 	cmp.w	sl, #1
 8006506:	f200 8113 	bhi.w	8006730 <_scanf_float+0x2a4>
 800650a:	455e      	cmp	r6, fp
 800650c:	f200 8105 	bhi.w	800671a <_scanf_float+0x28e>
 8006510:	2501      	movs	r5, #1
 8006512:	4628      	mov	r0, r5
 8006514:	b007      	add	sp, #28
 8006516:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800651a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800651e:	2a0d      	cmp	r2, #13
 8006520:	d8e6      	bhi.n	80064f0 <_scanf_float+0x64>
 8006522:	a101      	add	r1, pc, #4	; (adr r1, 8006528 <_scanf_float+0x9c>)
 8006524:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006528:	08006667 	.word	0x08006667
 800652c:	080064f1 	.word	0x080064f1
 8006530:	080064f1 	.word	0x080064f1
 8006534:	080064f1 	.word	0x080064f1
 8006538:	080066c7 	.word	0x080066c7
 800653c:	0800669f 	.word	0x0800669f
 8006540:	080064f1 	.word	0x080064f1
 8006544:	080064f1 	.word	0x080064f1
 8006548:	08006675 	.word	0x08006675
 800654c:	080064f1 	.word	0x080064f1
 8006550:	080064f1 	.word	0x080064f1
 8006554:	080064f1 	.word	0x080064f1
 8006558:	080064f1 	.word	0x080064f1
 800655c:	0800662d 	.word	0x0800662d
 8006560:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006564:	e7db      	b.n	800651e <_scanf_float+0x92>
 8006566:	290e      	cmp	r1, #14
 8006568:	d8c2      	bhi.n	80064f0 <_scanf_float+0x64>
 800656a:	a001      	add	r0, pc, #4	; (adr r0, 8006570 <_scanf_float+0xe4>)
 800656c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006570:	0800661f 	.word	0x0800661f
 8006574:	080064f1 	.word	0x080064f1
 8006578:	0800661f 	.word	0x0800661f
 800657c:	080066b3 	.word	0x080066b3
 8006580:	080064f1 	.word	0x080064f1
 8006584:	080065cd 	.word	0x080065cd
 8006588:	08006609 	.word	0x08006609
 800658c:	08006609 	.word	0x08006609
 8006590:	08006609 	.word	0x08006609
 8006594:	08006609 	.word	0x08006609
 8006598:	08006609 	.word	0x08006609
 800659c:	08006609 	.word	0x08006609
 80065a0:	08006609 	.word	0x08006609
 80065a4:	08006609 	.word	0x08006609
 80065a8:	08006609 	.word	0x08006609
 80065ac:	2b6e      	cmp	r3, #110	; 0x6e
 80065ae:	d809      	bhi.n	80065c4 <_scanf_float+0x138>
 80065b0:	2b60      	cmp	r3, #96	; 0x60
 80065b2:	d8b2      	bhi.n	800651a <_scanf_float+0x8e>
 80065b4:	2b54      	cmp	r3, #84	; 0x54
 80065b6:	d077      	beq.n	80066a8 <_scanf_float+0x21c>
 80065b8:	2b59      	cmp	r3, #89	; 0x59
 80065ba:	d199      	bne.n	80064f0 <_scanf_float+0x64>
 80065bc:	2d07      	cmp	r5, #7
 80065be:	d197      	bne.n	80064f0 <_scanf_float+0x64>
 80065c0:	2508      	movs	r5, #8
 80065c2:	e029      	b.n	8006618 <_scanf_float+0x18c>
 80065c4:	2b74      	cmp	r3, #116	; 0x74
 80065c6:	d06f      	beq.n	80066a8 <_scanf_float+0x21c>
 80065c8:	2b79      	cmp	r3, #121	; 0x79
 80065ca:	e7f6      	b.n	80065ba <_scanf_float+0x12e>
 80065cc:	6821      	ldr	r1, [r4, #0]
 80065ce:	05c8      	lsls	r0, r1, #23
 80065d0:	d51a      	bpl.n	8006608 <_scanf_float+0x17c>
 80065d2:	9b02      	ldr	r3, [sp, #8]
 80065d4:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80065d8:	6021      	str	r1, [r4, #0]
 80065da:	f109 0901 	add.w	r9, r9, #1
 80065de:	b11b      	cbz	r3, 80065e8 <_scanf_float+0x15c>
 80065e0:	3b01      	subs	r3, #1
 80065e2:	3201      	adds	r2, #1
 80065e4:	9302      	str	r3, [sp, #8]
 80065e6:	60a2      	str	r2, [r4, #8]
 80065e8:	68a3      	ldr	r3, [r4, #8]
 80065ea:	3b01      	subs	r3, #1
 80065ec:	60a3      	str	r3, [r4, #8]
 80065ee:	6923      	ldr	r3, [r4, #16]
 80065f0:	3301      	adds	r3, #1
 80065f2:	6123      	str	r3, [r4, #16]
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	607b      	str	r3, [r7, #4]
 80065fc:	f340 8084 	ble.w	8006708 <_scanf_float+0x27c>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	3301      	adds	r3, #1
 8006604:	603b      	str	r3, [r7, #0]
 8006606:	e766      	b.n	80064d6 <_scanf_float+0x4a>
 8006608:	eb1a 0f05 	cmn.w	sl, r5
 800660c:	f47f af70 	bne.w	80064f0 <_scanf_float+0x64>
 8006610:	6822      	ldr	r2, [r4, #0]
 8006612:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006616:	6022      	str	r2, [r4, #0]
 8006618:	f806 3b01 	strb.w	r3, [r6], #1
 800661c:	e7e4      	b.n	80065e8 <_scanf_float+0x15c>
 800661e:	6822      	ldr	r2, [r4, #0]
 8006620:	0610      	lsls	r0, r2, #24
 8006622:	f57f af65 	bpl.w	80064f0 <_scanf_float+0x64>
 8006626:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800662a:	e7f4      	b.n	8006616 <_scanf_float+0x18a>
 800662c:	f1ba 0f00 	cmp.w	sl, #0
 8006630:	d10e      	bne.n	8006650 <_scanf_float+0x1c4>
 8006632:	f1b9 0f00 	cmp.w	r9, #0
 8006636:	d10e      	bne.n	8006656 <_scanf_float+0x1ca>
 8006638:	6822      	ldr	r2, [r4, #0]
 800663a:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800663e:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006642:	d108      	bne.n	8006656 <_scanf_float+0x1ca>
 8006644:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006648:	f04f 0a01 	mov.w	sl, #1
 800664c:	6022      	str	r2, [r4, #0]
 800664e:	e7e3      	b.n	8006618 <_scanf_float+0x18c>
 8006650:	f1ba 0f02 	cmp.w	sl, #2
 8006654:	d055      	beq.n	8006702 <_scanf_float+0x276>
 8006656:	2d01      	cmp	r5, #1
 8006658:	d002      	beq.n	8006660 <_scanf_float+0x1d4>
 800665a:	2d04      	cmp	r5, #4
 800665c:	f47f af48 	bne.w	80064f0 <_scanf_float+0x64>
 8006660:	3501      	adds	r5, #1
 8006662:	b2ed      	uxtb	r5, r5
 8006664:	e7d8      	b.n	8006618 <_scanf_float+0x18c>
 8006666:	f1ba 0f01 	cmp.w	sl, #1
 800666a:	f47f af41 	bne.w	80064f0 <_scanf_float+0x64>
 800666e:	f04f 0a02 	mov.w	sl, #2
 8006672:	e7d1      	b.n	8006618 <_scanf_float+0x18c>
 8006674:	b97d      	cbnz	r5, 8006696 <_scanf_float+0x20a>
 8006676:	f1b9 0f00 	cmp.w	r9, #0
 800667a:	f47f af3c 	bne.w	80064f6 <_scanf_float+0x6a>
 800667e:	6822      	ldr	r2, [r4, #0]
 8006680:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006684:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006688:	f47f af39 	bne.w	80064fe <_scanf_float+0x72>
 800668c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006690:	2501      	movs	r5, #1
 8006692:	6022      	str	r2, [r4, #0]
 8006694:	e7c0      	b.n	8006618 <_scanf_float+0x18c>
 8006696:	2d03      	cmp	r5, #3
 8006698:	d0e2      	beq.n	8006660 <_scanf_float+0x1d4>
 800669a:	2d05      	cmp	r5, #5
 800669c:	e7de      	b.n	800665c <_scanf_float+0x1d0>
 800669e:	2d02      	cmp	r5, #2
 80066a0:	f47f af26 	bne.w	80064f0 <_scanf_float+0x64>
 80066a4:	2503      	movs	r5, #3
 80066a6:	e7b7      	b.n	8006618 <_scanf_float+0x18c>
 80066a8:	2d06      	cmp	r5, #6
 80066aa:	f47f af21 	bne.w	80064f0 <_scanf_float+0x64>
 80066ae:	2507      	movs	r5, #7
 80066b0:	e7b2      	b.n	8006618 <_scanf_float+0x18c>
 80066b2:	6822      	ldr	r2, [r4, #0]
 80066b4:	0591      	lsls	r1, r2, #22
 80066b6:	f57f af1b 	bpl.w	80064f0 <_scanf_float+0x64>
 80066ba:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80066be:	6022      	str	r2, [r4, #0]
 80066c0:	f8cd 9004 	str.w	r9, [sp, #4]
 80066c4:	e7a8      	b.n	8006618 <_scanf_float+0x18c>
 80066c6:	6822      	ldr	r2, [r4, #0]
 80066c8:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80066cc:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80066d0:	d006      	beq.n	80066e0 <_scanf_float+0x254>
 80066d2:	0550      	lsls	r0, r2, #21
 80066d4:	f57f af0c 	bpl.w	80064f0 <_scanf_float+0x64>
 80066d8:	f1b9 0f00 	cmp.w	r9, #0
 80066dc:	f43f af0f 	beq.w	80064fe <_scanf_float+0x72>
 80066e0:	0591      	lsls	r1, r2, #22
 80066e2:	bf58      	it	pl
 80066e4:	9901      	ldrpl	r1, [sp, #4]
 80066e6:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80066ea:	bf58      	it	pl
 80066ec:	eba9 0101 	subpl.w	r1, r9, r1
 80066f0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80066f4:	f04f 0900 	mov.w	r9, #0
 80066f8:	bf58      	it	pl
 80066fa:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80066fe:	6022      	str	r2, [r4, #0]
 8006700:	e78a      	b.n	8006618 <_scanf_float+0x18c>
 8006702:	f04f 0a03 	mov.w	sl, #3
 8006706:	e787      	b.n	8006618 <_scanf_float+0x18c>
 8006708:	4639      	mov	r1, r7
 800670a:	4640      	mov	r0, r8
 800670c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006710:	4798      	blx	r3
 8006712:	2800      	cmp	r0, #0
 8006714:	f43f aedf 	beq.w	80064d6 <_scanf_float+0x4a>
 8006718:	e6ea      	b.n	80064f0 <_scanf_float+0x64>
 800671a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800671e:	463a      	mov	r2, r7
 8006720:	4640      	mov	r0, r8
 8006722:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006726:	4798      	blx	r3
 8006728:	6923      	ldr	r3, [r4, #16]
 800672a:	3b01      	subs	r3, #1
 800672c:	6123      	str	r3, [r4, #16]
 800672e:	e6ec      	b.n	800650a <_scanf_float+0x7e>
 8006730:	1e6b      	subs	r3, r5, #1
 8006732:	2b06      	cmp	r3, #6
 8006734:	d825      	bhi.n	8006782 <_scanf_float+0x2f6>
 8006736:	2d02      	cmp	r5, #2
 8006738:	d836      	bhi.n	80067a8 <_scanf_float+0x31c>
 800673a:	455e      	cmp	r6, fp
 800673c:	f67f aee8 	bls.w	8006510 <_scanf_float+0x84>
 8006740:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006744:	463a      	mov	r2, r7
 8006746:	4640      	mov	r0, r8
 8006748:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800674c:	4798      	blx	r3
 800674e:	6923      	ldr	r3, [r4, #16]
 8006750:	3b01      	subs	r3, #1
 8006752:	6123      	str	r3, [r4, #16]
 8006754:	e7f1      	b.n	800673a <_scanf_float+0x2ae>
 8006756:	9802      	ldr	r0, [sp, #8]
 8006758:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800675c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006760:	463a      	mov	r2, r7
 8006762:	9002      	str	r0, [sp, #8]
 8006764:	4640      	mov	r0, r8
 8006766:	4798      	blx	r3
 8006768:	6923      	ldr	r3, [r4, #16]
 800676a:	3b01      	subs	r3, #1
 800676c:	6123      	str	r3, [r4, #16]
 800676e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006772:	fa5f fa8a 	uxtb.w	sl, sl
 8006776:	f1ba 0f02 	cmp.w	sl, #2
 800677a:	d1ec      	bne.n	8006756 <_scanf_float+0x2ca>
 800677c:	3d03      	subs	r5, #3
 800677e:	b2ed      	uxtb	r5, r5
 8006780:	1b76      	subs	r6, r6, r5
 8006782:	6823      	ldr	r3, [r4, #0]
 8006784:	05da      	lsls	r2, r3, #23
 8006786:	d52f      	bpl.n	80067e8 <_scanf_float+0x35c>
 8006788:	055b      	lsls	r3, r3, #21
 800678a:	d510      	bpl.n	80067ae <_scanf_float+0x322>
 800678c:	455e      	cmp	r6, fp
 800678e:	f67f aebf 	bls.w	8006510 <_scanf_float+0x84>
 8006792:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006796:	463a      	mov	r2, r7
 8006798:	4640      	mov	r0, r8
 800679a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800679e:	4798      	blx	r3
 80067a0:	6923      	ldr	r3, [r4, #16]
 80067a2:	3b01      	subs	r3, #1
 80067a4:	6123      	str	r3, [r4, #16]
 80067a6:	e7f1      	b.n	800678c <_scanf_float+0x300>
 80067a8:	46aa      	mov	sl, r5
 80067aa:	9602      	str	r6, [sp, #8]
 80067ac:	e7df      	b.n	800676e <_scanf_float+0x2e2>
 80067ae:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80067b2:	6923      	ldr	r3, [r4, #16]
 80067b4:	2965      	cmp	r1, #101	; 0x65
 80067b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80067ba:	f106 35ff 	add.w	r5, r6, #4294967295
 80067be:	6123      	str	r3, [r4, #16]
 80067c0:	d00c      	beq.n	80067dc <_scanf_float+0x350>
 80067c2:	2945      	cmp	r1, #69	; 0x45
 80067c4:	d00a      	beq.n	80067dc <_scanf_float+0x350>
 80067c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067ca:	463a      	mov	r2, r7
 80067cc:	4640      	mov	r0, r8
 80067ce:	4798      	blx	r3
 80067d0:	6923      	ldr	r3, [r4, #16]
 80067d2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80067d6:	3b01      	subs	r3, #1
 80067d8:	1eb5      	subs	r5, r6, #2
 80067da:	6123      	str	r3, [r4, #16]
 80067dc:	463a      	mov	r2, r7
 80067de:	4640      	mov	r0, r8
 80067e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067e4:	4798      	blx	r3
 80067e6:	462e      	mov	r6, r5
 80067e8:	6825      	ldr	r5, [r4, #0]
 80067ea:	f015 0510 	ands.w	r5, r5, #16
 80067ee:	d155      	bne.n	800689c <_scanf_float+0x410>
 80067f0:	7035      	strb	r5, [r6, #0]
 80067f2:	6823      	ldr	r3, [r4, #0]
 80067f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80067f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067fc:	d11d      	bne.n	800683a <_scanf_float+0x3ae>
 80067fe:	9b01      	ldr	r3, [sp, #4]
 8006800:	454b      	cmp	r3, r9
 8006802:	eba3 0209 	sub.w	r2, r3, r9
 8006806:	d125      	bne.n	8006854 <_scanf_float+0x3c8>
 8006808:	2200      	movs	r2, #0
 800680a:	4659      	mov	r1, fp
 800680c:	4640      	mov	r0, r8
 800680e:	f002 fcdf 	bl	80091d0 <_strtod_r>
 8006812:	9b03      	ldr	r3, [sp, #12]
 8006814:	f8d4 c000 	ldr.w	ip, [r4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f01c 0f02 	tst.w	ip, #2
 800681e:	4606      	mov	r6, r0
 8006820:	460f      	mov	r7, r1
 8006822:	f103 0204 	add.w	r2, r3, #4
 8006826:	d020      	beq.n	800686a <_scanf_float+0x3de>
 8006828:	9903      	ldr	r1, [sp, #12]
 800682a:	600a      	str	r2, [r1, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	e9c3 6700 	strd	r6, r7, [r3]
 8006832:	68e3      	ldr	r3, [r4, #12]
 8006834:	3301      	adds	r3, #1
 8006836:	60e3      	str	r3, [r4, #12]
 8006838:	e66b      	b.n	8006512 <_scanf_float+0x86>
 800683a:	9b04      	ldr	r3, [sp, #16]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d0e3      	beq.n	8006808 <_scanf_float+0x37c>
 8006840:	9905      	ldr	r1, [sp, #20]
 8006842:	230a      	movs	r3, #10
 8006844:	462a      	mov	r2, r5
 8006846:	4640      	mov	r0, r8
 8006848:	3101      	adds	r1, #1
 800684a:	f002 fd45 	bl	80092d8 <_strtol_r>
 800684e:	9b04      	ldr	r3, [sp, #16]
 8006850:	9e05      	ldr	r6, [sp, #20]
 8006852:	1ac2      	subs	r2, r0, r3
 8006854:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006858:	429e      	cmp	r6, r3
 800685a:	bf28      	it	cs
 800685c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006860:	4630      	mov	r0, r6
 8006862:	490f      	ldr	r1, [pc, #60]	; (80068a0 <_scanf_float+0x414>)
 8006864:	f000 f928 	bl	8006ab8 <siprintf>
 8006868:	e7ce      	b.n	8006808 <_scanf_float+0x37c>
 800686a:	f01c 0f04 	tst.w	ip, #4
 800686e:	d1db      	bne.n	8006828 <_scanf_float+0x39c>
 8006870:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8006874:	f8cc 2000 	str.w	r2, [ip]
 8006878:	f8d3 8000 	ldr.w	r8, [r3]
 800687c:	4602      	mov	r2, r0
 800687e:	460b      	mov	r3, r1
 8006880:	f7fa f8c4 	bl	8000a0c <__aeabi_dcmpun>
 8006884:	b128      	cbz	r0, 8006892 <_scanf_float+0x406>
 8006886:	4807      	ldr	r0, [pc, #28]	; (80068a4 <_scanf_float+0x418>)
 8006888:	f000 fa7e 	bl	8006d88 <nanf>
 800688c:	f8c8 0000 	str.w	r0, [r8]
 8006890:	e7cf      	b.n	8006832 <_scanf_float+0x3a6>
 8006892:	4630      	mov	r0, r6
 8006894:	4639      	mov	r1, r7
 8006896:	f7fa f917 	bl	8000ac8 <__aeabi_d2f>
 800689a:	e7f7      	b.n	800688c <_scanf_float+0x400>
 800689c:	2500      	movs	r5, #0
 800689e:	e638      	b.n	8006512 <_scanf_float+0x86>
 80068a0:	0800a606 	.word	0x0800a606
 80068a4:	0800a99d 	.word	0x0800a99d

080068a8 <std>:
 80068a8:	2300      	movs	r3, #0
 80068aa:	b510      	push	{r4, lr}
 80068ac:	4604      	mov	r4, r0
 80068ae:	e9c0 3300 	strd	r3, r3, [r0]
 80068b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80068b6:	6083      	str	r3, [r0, #8]
 80068b8:	8181      	strh	r1, [r0, #12]
 80068ba:	6643      	str	r3, [r0, #100]	; 0x64
 80068bc:	81c2      	strh	r2, [r0, #14]
 80068be:	6183      	str	r3, [r0, #24]
 80068c0:	4619      	mov	r1, r3
 80068c2:	2208      	movs	r2, #8
 80068c4:	305c      	adds	r0, #92	; 0x5c
 80068c6:	f000 f95a 	bl	8006b7e <memset>
 80068ca:	4b0d      	ldr	r3, [pc, #52]	; (8006900 <std+0x58>)
 80068cc:	6224      	str	r4, [r4, #32]
 80068ce:	6263      	str	r3, [r4, #36]	; 0x24
 80068d0:	4b0c      	ldr	r3, [pc, #48]	; (8006904 <std+0x5c>)
 80068d2:	62a3      	str	r3, [r4, #40]	; 0x28
 80068d4:	4b0c      	ldr	r3, [pc, #48]	; (8006908 <std+0x60>)
 80068d6:	62e3      	str	r3, [r4, #44]	; 0x2c
 80068d8:	4b0c      	ldr	r3, [pc, #48]	; (800690c <std+0x64>)
 80068da:	6323      	str	r3, [r4, #48]	; 0x30
 80068dc:	4b0c      	ldr	r3, [pc, #48]	; (8006910 <std+0x68>)
 80068de:	429c      	cmp	r4, r3
 80068e0:	d006      	beq.n	80068f0 <std+0x48>
 80068e2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80068e6:	4294      	cmp	r4, r2
 80068e8:	d002      	beq.n	80068f0 <std+0x48>
 80068ea:	33d0      	adds	r3, #208	; 0xd0
 80068ec:	429c      	cmp	r4, r3
 80068ee:	d105      	bne.n	80068fc <std+0x54>
 80068f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80068f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068f8:	f000 ba26 	b.w	8006d48 <__retarget_lock_init_recursive>
 80068fc:	bd10      	pop	{r4, pc}
 80068fe:	bf00      	nop
 8006900:	08006af9 	.word	0x08006af9
 8006904:	08006b1b 	.word	0x08006b1b
 8006908:	08006b53 	.word	0x08006b53
 800690c:	08006b77 	.word	0x08006b77
 8006910:	20002f68 	.word	0x20002f68

08006914 <stdio_exit_handler>:
 8006914:	4a02      	ldr	r2, [pc, #8]	; (8006920 <stdio_exit_handler+0xc>)
 8006916:	4903      	ldr	r1, [pc, #12]	; (8006924 <stdio_exit_handler+0x10>)
 8006918:	4803      	ldr	r0, [pc, #12]	; (8006928 <stdio_exit_handler+0x14>)
 800691a:	f000 b869 	b.w	80069f0 <_fwalk_sglue>
 800691e:	bf00      	nop
 8006920:	20000010 	.word	0x20000010
 8006924:	08009915 	.word	0x08009915
 8006928:	2000001c 	.word	0x2000001c

0800692c <cleanup_stdio>:
 800692c:	6841      	ldr	r1, [r0, #4]
 800692e:	4b0c      	ldr	r3, [pc, #48]	; (8006960 <cleanup_stdio+0x34>)
 8006930:	b510      	push	{r4, lr}
 8006932:	4299      	cmp	r1, r3
 8006934:	4604      	mov	r4, r0
 8006936:	d001      	beq.n	800693c <cleanup_stdio+0x10>
 8006938:	f002 ffec 	bl	8009914 <_fflush_r>
 800693c:	68a1      	ldr	r1, [r4, #8]
 800693e:	4b09      	ldr	r3, [pc, #36]	; (8006964 <cleanup_stdio+0x38>)
 8006940:	4299      	cmp	r1, r3
 8006942:	d002      	beq.n	800694a <cleanup_stdio+0x1e>
 8006944:	4620      	mov	r0, r4
 8006946:	f002 ffe5 	bl	8009914 <_fflush_r>
 800694a:	68e1      	ldr	r1, [r4, #12]
 800694c:	4b06      	ldr	r3, [pc, #24]	; (8006968 <cleanup_stdio+0x3c>)
 800694e:	4299      	cmp	r1, r3
 8006950:	d004      	beq.n	800695c <cleanup_stdio+0x30>
 8006952:	4620      	mov	r0, r4
 8006954:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006958:	f002 bfdc 	b.w	8009914 <_fflush_r>
 800695c:	bd10      	pop	{r4, pc}
 800695e:	bf00      	nop
 8006960:	20002f68 	.word	0x20002f68
 8006964:	20002fd0 	.word	0x20002fd0
 8006968:	20003038 	.word	0x20003038

0800696c <global_stdio_init.part.0>:
 800696c:	b510      	push	{r4, lr}
 800696e:	4b0b      	ldr	r3, [pc, #44]	; (800699c <global_stdio_init.part.0+0x30>)
 8006970:	4c0b      	ldr	r4, [pc, #44]	; (80069a0 <global_stdio_init.part.0+0x34>)
 8006972:	4a0c      	ldr	r2, [pc, #48]	; (80069a4 <global_stdio_init.part.0+0x38>)
 8006974:	4620      	mov	r0, r4
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	2104      	movs	r1, #4
 800697a:	2200      	movs	r2, #0
 800697c:	f7ff ff94 	bl	80068a8 <std>
 8006980:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006984:	2201      	movs	r2, #1
 8006986:	2109      	movs	r1, #9
 8006988:	f7ff ff8e 	bl	80068a8 <std>
 800698c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006990:	2202      	movs	r2, #2
 8006992:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006996:	2112      	movs	r1, #18
 8006998:	f7ff bf86 	b.w	80068a8 <std>
 800699c:	200030a0 	.word	0x200030a0
 80069a0:	20002f68 	.word	0x20002f68
 80069a4:	08006915 	.word	0x08006915

080069a8 <__sfp_lock_acquire>:
 80069a8:	4801      	ldr	r0, [pc, #4]	; (80069b0 <__sfp_lock_acquire+0x8>)
 80069aa:	f000 b9ce 	b.w	8006d4a <__retarget_lock_acquire_recursive>
 80069ae:	bf00      	nop
 80069b0:	200030a9 	.word	0x200030a9

080069b4 <__sfp_lock_release>:
 80069b4:	4801      	ldr	r0, [pc, #4]	; (80069bc <__sfp_lock_release+0x8>)
 80069b6:	f000 b9c9 	b.w	8006d4c <__retarget_lock_release_recursive>
 80069ba:	bf00      	nop
 80069bc:	200030a9 	.word	0x200030a9

080069c0 <__sinit>:
 80069c0:	b510      	push	{r4, lr}
 80069c2:	4604      	mov	r4, r0
 80069c4:	f7ff fff0 	bl	80069a8 <__sfp_lock_acquire>
 80069c8:	6a23      	ldr	r3, [r4, #32]
 80069ca:	b11b      	cbz	r3, 80069d4 <__sinit+0x14>
 80069cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069d0:	f7ff bff0 	b.w	80069b4 <__sfp_lock_release>
 80069d4:	4b04      	ldr	r3, [pc, #16]	; (80069e8 <__sinit+0x28>)
 80069d6:	6223      	str	r3, [r4, #32]
 80069d8:	4b04      	ldr	r3, [pc, #16]	; (80069ec <__sinit+0x2c>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1f5      	bne.n	80069cc <__sinit+0xc>
 80069e0:	f7ff ffc4 	bl	800696c <global_stdio_init.part.0>
 80069e4:	e7f2      	b.n	80069cc <__sinit+0xc>
 80069e6:	bf00      	nop
 80069e8:	0800692d 	.word	0x0800692d
 80069ec:	200030a0 	.word	0x200030a0

080069f0 <_fwalk_sglue>:
 80069f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069f4:	4607      	mov	r7, r0
 80069f6:	4688      	mov	r8, r1
 80069f8:	4614      	mov	r4, r2
 80069fa:	2600      	movs	r6, #0
 80069fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006a00:	f1b9 0901 	subs.w	r9, r9, #1
 8006a04:	d505      	bpl.n	8006a12 <_fwalk_sglue+0x22>
 8006a06:	6824      	ldr	r4, [r4, #0]
 8006a08:	2c00      	cmp	r4, #0
 8006a0a:	d1f7      	bne.n	80069fc <_fwalk_sglue+0xc>
 8006a0c:	4630      	mov	r0, r6
 8006a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a12:	89ab      	ldrh	r3, [r5, #12]
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d907      	bls.n	8006a28 <_fwalk_sglue+0x38>
 8006a18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	d003      	beq.n	8006a28 <_fwalk_sglue+0x38>
 8006a20:	4629      	mov	r1, r5
 8006a22:	4638      	mov	r0, r7
 8006a24:	47c0      	blx	r8
 8006a26:	4306      	orrs	r6, r0
 8006a28:	3568      	adds	r5, #104	; 0x68
 8006a2a:	e7e9      	b.n	8006a00 <_fwalk_sglue+0x10>

08006a2c <iprintf>:
 8006a2c:	b40f      	push	{r0, r1, r2, r3}
 8006a2e:	b507      	push	{r0, r1, r2, lr}
 8006a30:	4906      	ldr	r1, [pc, #24]	; (8006a4c <iprintf+0x20>)
 8006a32:	ab04      	add	r3, sp, #16
 8006a34:	6808      	ldr	r0, [r1, #0]
 8006a36:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a3a:	6881      	ldr	r1, [r0, #8]
 8006a3c:	9301      	str	r3, [sp, #4]
 8006a3e:	f002 fdcd 	bl	80095dc <_vfiprintf_r>
 8006a42:	b003      	add	sp, #12
 8006a44:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a48:	b004      	add	sp, #16
 8006a4a:	4770      	bx	lr
 8006a4c:	20000068 	.word	0x20000068

08006a50 <sniprintf>:
 8006a50:	b40c      	push	{r2, r3}
 8006a52:	b530      	push	{r4, r5, lr}
 8006a54:	4b17      	ldr	r3, [pc, #92]	; (8006ab4 <sniprintf+0x64>)
 8006a56:	1e0c      	subs	r4, r1, #0
 8006a58:	681d      	ldr	r5, [r3, #0]
 8006a5a:	b09d      	sub	sp, #116	; 0x74
 8006a5c:	da08      	bge.n	8006a70 <sniprintf+0x20>
 8006a5e:	238b      	movs	r3, #139	; 0x8b
 8006a60:	f04f 30ff 	mov.w	r0, #4294967295
 8006a64:	602b      	str	r3, [r5, #0]
 8006a66:	b01d      	add	sp, #116	; 0x74
 8006a68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006a6c:	b002      	add	sp, #8
 8006a6e:	4770      	bx	lr
 8006a70:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006a74:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006a78:	bf0c      	ite	eq
 8006a7a:	4623      	moveq	r3, r4
 8006a7c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006a80:	9304      	str	r3, [sp, #16]
 8006a82:	9307      	str	r3, [sp, #28]
 8006a84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006a88:	9002      	str	r0, [sp, #8]
 8006a8a:	9006      	str	r0, [sp, #24]
 8006a8c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006a90:	4628      	mov	r0, r5
 8006a92:	ab21      	add	r3, sp, #132	; 0x84
 8006a94:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006a96:	a902      	add	r1, sp, #8
 8006a98:	9301      	str	r3, [sp, #4]
 8006a9a:	f002 fc79 	bl	8009390 <_svfiprintf_r>
 8006a9e:	1c43      	adds	r3, r0, #1
 8006aa0:	bfbc      	itt	lt
 8006aa2:	238b      	movlt	r3, #139	; 0x8b
 8006aa4:	602b      	strlt	r3, [r5, #0]
 8006aa6:	2c00      	cmp	r4, #0
 8006aa8:	d0dd      	beq.n	8006a66 <sniprintf+0x16>
 8006aaa:	2200      	movs	r2, #0
 8006aac:	9b02      	ldr	r3, [sp, #8]
 8006aae:	701a      	strb	r2, [r3, #0]
 8006ab0:	e7d9      	b.n	8006a66 <sniprintf+0x16>
 8006ab2:	bf00      	nop
 8006ab4:	20000068 	.word	0x20000068

08006ab8 <siprintf>:
 8006ab8:	b40e      	push	{r1, r2, r3}
 8006aba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006abe:	b500      	push	{lr}
 8006ac0:	b09c      	sub	sp, #112	; 0x70
 8006ac2:	ab1d      	add	r3, sp, #116	; 0x74
 8006ac4:	9002      	str	r0, [sp, #8]
 8006ac6:	9006      	str	r0, [sp, #24]
 8006ac8:	9107      	str	r1, [sp, #28]
 8006aca:	9104      	str	r1, [sp, #16]
 8006acc:	4808      	ldr	r0, [pc, #32]	; (8006af0 <siprintf+0x38>)
 8006ace:	4909      	ldr	r1, [pc, #36]	; (8006af4 <siprintf+0x3c>)
 8006ad0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ad4:	9105      	str	r1, [sp, #20]
 8006ad6:	6800      	ldr	r0, [r0, #0]
 8006ad8:	a902      	add	r1, sp, #8
 8006ada:	9301      	str	r3, [sp, #4]
 8006adc:	f002 fc58 	bl	8009390 <_svfiprintf_r>
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	9b02      	ldr	r3, [sp, #8]
 8006ae4:	701a      	strb	r2, [r3, #0]
 8006ae6:	b01c      	add	sp, #112	; 0x70
 8006ae8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006aec:	b003      	add	sp, #12
 8006aee:	4770      	bx	lr
 8006af0:	20000068 	.word	0x20000068
 8006af4:	ffff0208 	.word	0xffff0208

08006af8 <__sread>:
 8006af8:	b510      	push	{r4, lr}
 8006afa:	460c      	mov	r4, r1
 8006afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b00:	f000 f8d4 	bl	8006cac <_read_r>
 8006b04:	2800      	cmp	r0, #0
 8006b06:	bfab      	itete	ge
 8006b08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b0a:	89a3      	ldrhlt	r3, [r4, #12]
 8006b0c:	181b      	addge	r3, r3, r0
 8006b0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b12:	bfac      	ite	ge
 8006b14:	6563      	strge	r3, [r4, #84]	; 0x54
 8006b16:	81a3      	strhlt	r3, [r4, #12]
 8006b18:	bd10      	pop	{r4, pc}

08006b1a <__swrite>:
 8006b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b1e:	461f      	mov	r7, r3
 8006b20:	898b      	ldrh	r3, [r1, #12]
 8006b22:	4605      	mov	r5, r0
 8006b24:	05db      	lsls	r3, r3, #23
 8006b26:	460c      	mov	r4, r1
 8006b28:	4616      	mov	r6, r2
 8006b2a:	d505      	bpl.n	8006b38 <__swrite+0x1e>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b34:	f000 f8a8 	bl	8006c88 <_lseek_r>
 8006b38:	89a3      	ldrh	r3, [r4, #12]
 8006b3a:	4632      	mov	r2, r6
 8006b3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b40:	81a3      	strh	r3, [r4, #12]
 8006b42:	4628      	mov	r0, r5
 8006b44:	463b      	mov	r3, r7
 8006b46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b4e:	f000 b8bf 	b.w	8006cd0 <_write_r>

08006b52 <__sseek>:
 8006b52:	b510      	push	{r4, lr}
 8006b54:	460c      	mov	r4, r1
 8006b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b5a:	f000 f895 	bl	8006c88 <_lseek_r>
 8006b5e:	1c43      	adds	r3, r0, #1
 8006b60:	89a3      	ldrh	r3, [r4, #12]
 8006b62:	bf15      	itete	ne
 8006b64:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b6e:	81a3      	strheq	r3, [r4, #12]
 8006b70:	bf18      	it	ne
 8006b72:	81a3      	strhne	r3, [r4, #12]
 8006b74:	bd10      	pop	{r4, pc}

08006b76 <__sclose>:
 8006b76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b7a:	f000 b81f 	b.w	8006bbc <_close_r>

08006b7e <memset>:
 8006b7e:	4603      	mov	r3, r0
 8006b80:	4402      	add	r2, r0
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d100      	bne.n	8006b88 <memset+0xa>
 8006b86:	4770      	bx	lr
 8006b88:	f803 1b01 	strb.w	r1, [r3], #1
 8006b8c:	e7f9      	b.n	8006b82 <memset+0x4>

08006b8e <strncmp>:
 8006b8e:	b510      	push	{r4, lr}
 8006b90:	b16a      	cbz	r2, 8006bae <strncmp+0x20>
 8006b92:	3901      	subs	r1, #1
 8006b94:	1884      	adds	r4, r0, r2
 8006b96:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b9a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d103      	bne.n	8006baa <strncmp+0x1c>
 8006ba2:	42a0      	cmp	r0, r4
 8006ba4:	d001      	beq.n	8006baa <strncmp+0x1c>
 8006ba6:	2a00      	cmp	r2, #0
 8006ba8:	d1f5      	bne.n	8006b96 <strncmp+0x8>
 8006baa:	1ad0      	subs	r0, r2, r3
 8006bac:	bd10      	pop	{r4, pc}
 8006bae:	4610      	mov	r0, r2
 8006bb0:	e7fc      	b.n	8006bac <strncmp+0x1e>
	...

08006bb4 <_localeconv_r>:
 8006bb4:	4800      	ldr	r0, [pc, #0]	; (8006bb8 <_localeconv_r+0x4>)
 8006bb6:	4770      	bx	lr
 8006bb8:	2000015c 	.word	0x2000015c

08006bbc <_close_r>:
 8006bbc:	b538      	push	{r3, r4, r5, lr}
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	4d05      	ldr	r5, [pc, #20]	; (8006bd8 <_close_r+0x1c>)
 8006bc2:	4604      	mov	r4, r0
 8006bc4:	4608      	mov	r0, r1
 8006bc6:	602b      	str	r3, [r5, #0]
 8006bc8:	f7fa ffd2 	bl	8001b70 <_close>
 8006bcc:	1c43      	adds	r3, r0, #1
 8006bce:	d102      	bne.n	8006bd6 <_close_r+0x1a>
 8006bd0:	682b      	ldr	r3, [r5, #0]
 8006bd2:	b103      	cbz	r3, 8006bd6 <_close_r+0x1a>
 8006bd4:	6023      	str	r3, [r4, #0]
 8006bd6:	bd38      	pop	{r3, r4, r5, pc}
 8006bd8:	200030a4 	.word	0x200030a4

08006bdc <_reclaim_reent>:
 8006bdc:	4b29      	ldr	r3, [pc, #164]	; (8006c84 <_reclaim_reent+0xa8>)
 8006bde:	b570      	push	{r4, r5, r6, lr}
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4604      	mov	r4, r0
 8006be4:	4283      	cmp	r3, r0
 8006be6:	d04b      	beq.n	8006c80 <_reclaim_reent+0xa4>
 8006be8:	69c3      	ldr	r3, [r0, #28]
 8006bea:	b143      	cbz	r3, 8006bfe <_reclaim_reent+0x22>
 8006bec:	68db      	ldr	r3, [r3, #12]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d144      	bne.n	8006c7c <_reclaim_reent+0xa0>
 8006bf2:	69e3      	ldr	r3, [r4, #28]
 8006bf4:	6819      	ldr	r1, [r3, #0]
 8006bf6:	b111      	cbz	r1, 8006bfe <_reclaim_reent+0x22>
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	f000 ff39 	bl	8007a70 <_free_r>
 8006bfe:	6961      	ldr	r1, [r4, #20]
 8006c00:	b111      	cbz	r1, 8006c08 <_reclaim_reent+0x2c>
 8006c02:	4620      	mov	r0, r4
 8006c04:	f000 ff34 	bl	8007a70 <_free_r>
 8006c08:	69e1      	ldr	r1, [r4, #28]
 8006c0a:	b111      	cbz	r1, 8006c12 <_reclaim_reent+0x36>
 8006c0c:	4620      	mov	r0, r4
 8006c0e:	f000 ff2f 	bl	8007a70 <_free_r>
 8006c12:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006c14:	b111      	cbz	r1, 8006c1c <_reclaim_reent+0x40>
 8006c16:	4620      	mov	r0, r4
 8006c18:	f000 ff2a 	bl	8007a70 <_free_r>
 8006c1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c1e:	b111      	cbz	r1, 8006c26 <_reclaim_reent+0x4a>
 8006c20:	4620      	mov	r0, r4
 8006c22:	f000 ff25 	bl	8007a70 <_free_r>
 8006c26:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006c28:	b111      	cbz	r1, 8006c30 <_reclaim_reent+0x54>
 8006c2a:	4620      	mov	r0, r4
 8006c2c:	f000 ff20 	bl	8007a70 <_free_r>
 8006c30:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006c32:	b111      	cbz	r1, 8006c3a <_reclaim_reent+0x5e>
 8006c34:	4620      	mov	r0, r4
 8006c36:	f000 ff1b 	bl	8007a70 <_free_r>
 8006c3a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006c3c:	b111      	cbz	r1, 8006c44 <_reclaim_reent+0x68>
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 ff16 	bl	8007a70 <_free_r>
 8006c44:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8006c46:	b111      	cbz	r1, 8006c4e <_reclaim_reent+0x72>
 8006c48:	4620      	mov	r0, r4
 8006c4a:	f000 ff11 	bl	8007a70 <_free_r>
 8006c4e:	6a23      	ldr	r3, [r4, #32]
 8006c50:	b1b3      	cbz	r3, 8006c80 <_reclaim_reent+0xa4>
 8006c52:	4620      	mov	r0, r4
 8006c54:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006c58:	4718      	bx	r3
 8006c5a:	5949      	ldr	r1, [r1, r5]
 8006c5c:	b941      	cbnz	r1, 8006c70 <_reclaim_reent+0x94>
 8006c5e:	3504      	adds	r5, #4
 8006c60:	69e3      	ldr	r3, [r4, #28]
 8006c62:	2d80      	cmp	r5, #128	; 0x80
 8006c64:	68d9      	ldr	r1, [r3, #12]
 8006c66:	d1f8      	bne.n	8006c5a <_reclaim_reent+0x7e>
 8006c68:	4620      	mov	r0, r4
 8006c6a:	f000 ff01 	bl	8007a70 <_free_r>
 8006c6e:	e7c0      	b.n	8006bf2 <_reclaim_reent+0x16>
 8006c70:	680e      	ldr	r6, [r1, #0]
 8006c72:	4620      	mov	r0, r4
 8006c74:	f000 fefc 	bl	8007a70 <_free_r>
 8006c78:	4631      	mov	r1, r6
 8006c7a:	e7ef      	b.n	8006c5c <_reclaim_reent+0x80>
 8006c7c:	2500      	movs	r5, #0
 8006c7e:	e7ef      	b.n	8006c60 <_reclaim_reent+0x84>
 8006c80:	bd70      	pop	{r4, r5, r6, pc}
 8006c82:	bf00      	nop
 8006c84:	20000068 	.word	0x20000068

08006c88 <_lseek_r>:
 8006c88:	b538      	push	{r3, r4, r5, lr}
 8006c8a:	4604      	mov	r4, r0
 8006c8c:	4608      	mov	r0, r1
 8006c8e:	4611      	mov	r1, r2
 8006c90:	2200      	movs	r2, #0
 8006c92:	4d05      	ldr	r5, [pc, #20]	; (8006ca8 <_lseek_r+0x20>)
 8006c94:	602a      	str	r2, [r5, #0]
 8006c96:	461a      	mov	r2, r3
 8006c98:	f7fa ff8e 	bl	8001bb8 <_lseek>
 8006c9c:	1c43      	adds	r3, r0, #1
 8006c9e:	d102      	bne.n	8006ca6 <_lseek_r+0x1e>
 8006ca0:	682b      	ldr	r3, [r5, #0]
 8006ca2:	b103      	cbz	r3, 8006ca6 <_lseek_r+0x1e>
 8006ca4:	6023      	str	r3, [r4, #0]
 8006ca6:	bd38      	pop	{r3, r4, r5, pc}
 8006ca8:	200030a4 	.word	0x200030a4

08006cac <_read_r>:
 8006cac:	b538      	push	{r3, r4, r5, lr}
 8006cae:	4604      	mov	r4, r0
 8006cb0:	4608      	mov	r0, r1
 8006cb2:	4611      	mov	r1, r2
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	4d05      	ldr	r5, [pc, #20]	; (8006ccc <_read_r+0x20>)
 8006cb8:	602a      	str	r2, [r5, #0]
 8006cba:	461a      	mov	r2, r3
 8006cbc:	f7fa ff1f 	bl	8001afe <_read>
 8006cc0:	1c43      	adds	r3, r0, #1
 8006cc2:	d102      	bne.n	8006cca <_read_r+0x1e>
 8006cc4:	682b      	ldr	r3, [r5, #0]
 8006cc6:	b103      	cbz	r3, 8006cca <_read_r+0x1e>
 8006cc8:	6023      	str	r3, [r4, #0]
 8006cca:	bd38      	pop	{r3, r4, r5, pc}
 8006ccc:	200030a4 	.word	0x200030a4

08006cd0 <_write_r>:
 8006cd0:	b538      	push	{r3, r4, r5, lr}
 8006cd2:	4604      	mov	r4, r0
 8006cd4:	4608      	mov	r0, r1
 8006cd6:	4611      	mov	r1, r2
 8006cd8:	2200      	movs	r2, #0
 8006cda:	4d05      	ldr	r5, [pc, #20]	; (8006cf0 <_write_r+0x20>)
 8006cdc:	602a      	str	r2, [r5, #0]
 8006cde:	461a      	mov	r2, r3
 8006ce0:	f7fa ff2a 	bl	8001b38 <_write>
 8006ce4:	1c43      	adds	r3, r0, #1
 8006ce6:	d102      	bne.n	8006cee <_write_r+0x1e>
 8006ce8:	682b      	ldr	r3, [r5, #0]
 8006cea:	b103      	cbz	r3, 8006cee <_write_r+0x1e>
 8006cec:	6023      	str	r3, [r4, #0]
 8006cee:	bd38      	pop	{r3, r4, r5, pc}
 8006cf0:	200030a4 	.word	0x200030a4

08006cf4 <__errno>:
 8006cf4:	4b01      	ldr	r3, [pc, #4]	; (8006cfc <__errno+0x8>)
 8006cf6:	6818      	ldr	r0, [r3, #0]
 8006cf8:	4770      	bx	lr
 8006cfa:	bf00      	nop
 8006cfc:	20000068 	.word	0x20000068

08006d00 <__libc_init_array>:
 8006d00:	b570      	push	{r4, r5, r6, lr}
 8006d02:	2600      	movs	r6, #0
 8006d04:	4d0c      	ldr	r5, [pc, #48]	; (8006d38 <__libc_init_array+0x38>)
 8006d06:	4c0d      	ldr	r4, [pc, #52]	; (8006d3c <__libc_init_array+0x3c>)
 8006d08:	1b64      	subs	r4, r4, r5
 8006d0a:	10a4      	asrs	r4, r4, #2
 8006d0c:	42a6      	cmp	r6, r4
 8006d0e:	d109      	bne.n	8006d24 <__libc_init_array+0x24>
 8006d10:	f003 fbb2 	bl	800a478 <_init>
 8006d14:	2600      	movs	r6, #0
 8006d16:	4d0a      	ldr	r5, [pc, #40]	; (8006d40 <__libc_init_array+0x40>)
 8006d18:	4c0a      	ldr	r4, [pc, #40]	; (8006d44 <__libc_init_array+0x44>)
 8006d1a:	1b64      	subs	r4, r4, r5
 8006d1c:	10a4      	asrs	r4, r4, #2
 8006d1e:	42a6      	cmp	r6, r4
 8006d20:	d105      	bne.n	8006d2e <__libc_init_array+0x2e>
 8006d22:	bd70      	pop	{r4, r5, r6, pc}
 8006d24:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d28:	4798      	blx	r3
 8006d2a:	3601      	adds	r6, #1
 8006d2c:	e7ee      	b.n	8006d0c <__libc_init_array+0xc>
 8006d2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d32:	4798      	blx	r3
 8006d34:	3601      	adds	r6, #1
 8006d36:	e7f2      	b.n	8006d1e <__libc_init_array+0x1e>
 8006d38:	0800aa00 	.word	0x0800aa00
 8006d3c:	0800aa00 	.word	0x0800aa00
 8006d40:	0800aa00 	.word	0x0800aa00
 8006d44:	0800aa04 	.word	0x0800aa04

08006d48 <__retarget_lock_init_recursive>:
 8006d48:	4770      	bx	lr

08006d4a <__retarget_lock_acquire_recursive>:
 8006d4a:	4770      	bx	lr

08006d4c <__retarget_lock_release_recursive>:
 8006d4c:	4770      	bx	lr

08006d4e <memchr>:
 8006d4e:	4603      	mov	r3, r0
 8006d50:	b510      	push	{r4, lr}
 8006d52:	b2c9      	uxtb	r1, r1
 8006d54:	4402      	add	r2, r0
 8006d56:	4293      	cmp	r3, r2
 8006d58:	4618      	mov	r0, r3
 8006d5a:	d101      	bne.n	8006d60 <memchr+0x12>
 8006d5c:	2000      	movs	r0, #0
 8006d5e:	e003      	b.n	8006d68 <memchr+0x1a>
 8006d60:	7804      	ldrb	r4, [r0, #0]
 8006d62:	3301      	adds	r3, #1
 8006d64:	428c      	cmp	r4, r1
 8006d66:	d1f6      	bne.n	8006d56 <memchr+0x8>
 8006d68:	bd10      	pop	{r4, pc}

08006d6a <memcpy>:
 8006d6a:	440a      	add	r2, r1
 8006d6c:	4291      	cmp	r1, r2
 8006d6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d72:	d100      	bne.n	8006d76 <memcpy+0xc>
 8006d74:	4770      	bx	lr
 8006d76:	b510      	push	{r4, lr}
 8006d78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d7c:	4291      	cmp	r1, r2
 8006d7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d82:	d1f9      	bne.n	8006d78 <memcpy+0xe>
 8006d84:	bd10      	pop	{r4, pc}
	...

08006d88 <nanf>:
 8006d88:	4800      	ldr	r0, [pc, #0]	; (8006d8c <nanf+0x4>)
 8006d8a:	4770      	bx	lr
 8006d8c:	7fc00000 	.word	0x7fc00000

08006d90 <quorem>:
 8006d90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d94:	6903      	ldr	r3, [r0, #16]
 8006d96:	690c      	ldr	r4, [r1, #16]
 8006d98:	4607      	mov	r7, r0
 8006d9a:	42a3      	cmp	r3, r4
 8006d9c:	db7f      	blt.n	8006e9e <quorem+0x10e>
 8006d9e:	3c01      	subs	r4, #1
 8006da0:	f100 0514 	add.w	r5, r0, #20
 8006da4:	f101 0814 	add.w	r8, r1, #20
 8006da8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dac:	9301      	str	r3, [sp, #4]
 8006dae:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006db2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006db6:	3301      	adds	r3, #1
 8006db8:	429a      	cmp	r2, r3
 8006dba:	fbb2 f6f3 	udiv	r6, r2, r3
 8006dbe:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006dc2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006dc6:	d331      	bcc.n	8006e2c <quorem+0x9c>
 8006dc8:	f04f 0e00 	mov.w	lr, #0
 8006dcc:	4640      	mov	r0, r8
 8006dce:	46ac      	mov	ip, r5
 8006dd0:	46f2      	mov	sl, lr
 8006dd2:	f850 2b04 	ldr.w	r2, [r0], #4
 8006dd6:	b293      	uxth	r3, r2
 8006dd8:	fb06 e303 	mla	r3, r6, r3, lr
 8006ddc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006de0:	0c1a      	lsrs	r2, r3, #16
 8006de2:	b29b      	uxth	r3, r3
 8006de4:	fb06 220e 	mla	r2, r6, lr, r2
 8006de8:	ebaa 0303 	sub.w	r3, sl, r3
 8006dec:	f8dc a000 	ldr.w	sl, [ip]
 8006df0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006df4:	fa1f fa8a 	uxth.w	sl, sl
 8006df8:	4453      	add	r3, sl
 8006dfa:	f8dc a000 	ldr.w	sl, [ip]
 8006dfe:	b292      	uxth	r2, r2
 8006e00:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006e04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e0e:	4581      	cmp	r9, r0
 8006e10:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006e14:	f84c 3b04 	str.w	r3, [ip], #4
 8006e18:	d2db      	bcs.n	8006dd2 <quorem+0x42>
 8006e1a:	f855 300b 	ldr.w	r3, [r5, fp]
 8006e1e:	b92b      	cbnz	r3, 8006e2c <quorem+0x9c>
 8006e20:	9b01      	ldr	r3, [sp, #4]
 8006e22:	3b04      	subs	r3, #4
 8006e24:	429d      	cmp	r5, r3
 8006e26:	461a      	mov	r2, r3
 8006e28:	d32d      	bcc.n	8006e86 <quorem+0xf6>
 8006e2a:	613c      	str	r4, [r7, #16]
 8006e2c:	4638      	mov	r0, r7
 8006e2e:	f001 f9df 	bl	80081f0 <__mcmp>
 8006e32:	2800      	cmp	r0, #0
 8006e34:	db23      	blt.n	8006e7e <quorem+0xee>
 8006e36:	4629      	mov	r1, r5
 8006e38:	2000      	movs	r0, #0
 8006e3a:	3601      	adds	r6, #1
 8006e3c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e40:	f8d1 c000 	ldr.w	ip, [r1]
 8006e44:	b293      	uxth	r3, r2
 8006e46:	1ac3      	subs	r3, r0, r3
 8006e48:	0c12      	lsrs	r2, r2, #16
 8006e4a:	fa1f f08c 	uxth.w	r0, ip
 8006e4e:	4403      	add	r3, r0
 8006e50:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006e54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e5e:	45c1      	cmp	r9, r8
 8006e60:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006e64:	f841 3b04 	str.w	r3, [r1], #4
 8006e68:	d2e8      	bcs.n	8006e3c <quorem+0xac>
 8006e6a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e6e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e72:	b922      	cbnz	r2, 8006e7e <quorem+0xee>
 8006e74:	3b04      	subs	r3, #4
 8006e76:	429d      	cmp	r5, r3
 8006e78:	461a      	mov	r2, r3
 8006e7a:	d30a      	bcc.n	8006e92 <quorem+0x102>
 8006e7c:	613c      	str	r4, [r7, #16]
 8006e7e:	4630      	mov	r0, r6
 8006e80:	b003      	add	sp, #12
 8006e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e86:	6812      	ldr	r2, [r2, #0]
 8006e88:	3b04      	subs	r3, #4
 8006e8a:	2a00      	cmp	r2, #0
 8006e8c:	d1cd      	bne.n	8006e2a <quorem+0x9a>
 8006e8e:	3c01      	subs	r4, #1
 8006e90:	e7c8      	b.n	8006e24 <quorem+0x94>
 8006e92:	6812      	ldr	r2, [r2, #0]
 8006e94:	3b04      	subs	r3, #4
 8006e96:	2a00      	cmp	r2, #0
 8006e98:	d1f0      	bne.n	8006e7c <quorem+0xec>
 8006e9a:	3c01      	subs	r4, #1
 8006e9c:	e7eb      	b.n	8006e76 <quorem+0xe6>
 8006e9e:	2000      	movs	r0, #0
 8006ea0:	e7ee      	b.n	8006e80 <quorem+0xf0>
 8006ea2:	0000      	movs	r0, r0
 8006ea4:	0000      	movs	r0, r0
	...

08006ea8 <_dtoa_r>:
 8006ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eac:	4616      	mov	r6, r2
 8006eae:	461f      	mov	r7, r3
 8006eb0:	69c4      	ldr	r4, [r0, #28]
 8006eb2:	b099      	sub	sp, #100	; 0x64
 8006eb4:	4605      	mov	r5, r0
 8006eb6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006eba:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006ebe:	b974      	cbnz	r4, 8006ede <_dtoa_r+0x36>
 8006ec0:	2010      	movs	r0, #16
 8006ec2:	f000 fe1d 	bl	8007b00 <malloc>
 8006ec6:	4602      	mov	r2, r0
 8006ec8:	61e8      	str	r0, [r5, #28]
 8006eca:	b920      	cbnz	r0, 8006ed6 <_dtoa_r+0x2e>
 8006ecc:	21ef      	movs	r1, #239	; 0xef
 8006ece:	4bac      	ldr	r3, [pc, #688]	; (8007180 <_dtoa_r+0x2d8>)
 8006ed0:	48ac      	ldr	r0, [pc, #688]	; (8007184 <_dtoa_r+0x2dc>)
 8006ed2:	f002 fe0d 	bl	8009af0 <__assert_func>
 8006ed6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006eda:	6004      	str	r4, [r0, #0]
 8006edc:	60c4      	str	r4, [r0, #12]
 8006ede:	69eb      	ldr	r3, [r5, #28]
 8006ee0:	6819      	ldr	r1, [r3, #0]
 8006ee2:	b151      	cbz	r1, 8006efa <_dtoa_r+0x52>
 8006ee4:	685a      	ldr	r2, [r3, #4]
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	4093      	lsls	r3, r2
 8006eea:	604a      	str	r2, [r1, #4]
 8006eec:	608b      	str	r3, [r1, #8]
 8006eee:	4628      	mov	r0, r5
 8006ef0:	f000 fefa 	bl	8007ce8 <_Bfree>
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	69eb      	ldr	r3, [r5, #28]
 8006ef8:	601a      	str	r2, [r3, #0]
 8006efa:	1e3b      	subs	r3, r7, #0
 8006efc:	bfaf      	iteee	ge
 8006efe:	2300      	movge	r3, #0
 8006f00:	2201      	movlt	r2, #1
 8006f02:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006f06:	9305      	strlt	r3, [sp, #20]
 8006f08:	bfa8      	it	ge
 8006f0a:	f8c8 3000 	strge.w	r3, [r8]
 8006f0e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006f12:	4b9d      	ldr	r3, [pc, #628]	; (8007188 <_dtoa_r+0x2e0>)
 8006f14:	bfb8      	it	lt
 8006f16:	f8c8 2000 	strlt.w	r2, [r8]
 8006f1a:	ea33 0309 	bics.w	r3, r3, r9
 8006f1e:	d119      	bne.n	8006f54 <_dtoa_r+0xac>
 8006f20:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f24:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f26:	6013      	str	r3, [r2, #0]
 8006f28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f2c:	4333      	orrs	r3, r6
 8006f2e:	f000 8589 	beq.w	8007a44 <_dtoa_r+0xb9c>
 8006f32:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f34:	b953      	cbnz	r3, 8006f4c <_dtoa_r+0xa4>
 8006f36:	4b95      	ldr	r3, [pc, #596]	; (800718c <_dtoa_r+0x2e4>)
 8006f38:	e023      	b.n	8006f82 <_dtoa_r+0xda>
 8006f3a:	4b95      	ldr	r3, [pc, #596]	; (8007190 <_dtoa_r+0x2e8>)
 8006f3c:	9303      	str	r3, [sp, #12]
 8006f3e:	3308      	adds	r3, #8
 8006f40:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006f42:	6013      	str	r3, [r2, #0]
 8006f44:	9803      	ldr	r0, [sp, #12]
 8006f46:	b019      	add	sp, #100	; 0x64
 8006f48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f4c:	4b8f      	ldr	r3, [pc, #572]	; (800718c <_dtoa_r+0x2e4>)
 8006f4e:	9303      	str	r3, [sp, #12]
 8006f50:	3303      	adds	r3, #3
 8006f52:	e7f5      	b.n	8006f40 <_dtoa_r+0x98>
 8006f54:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006f58:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006f5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f60:	2200      	movs	r2, #0
 8006f62:	2300      	movs	r3, #0
 8006f64:	f7f9 fd20 	bl	80009a8 <__aeabi_dcmpeq>
 8006f68:	4680      	mov	r8, r0
 8006f6a:	b160      	cbz	r0, 8006f86 <_dtoa_r+0xde>
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f70:	6013      	str	r3, [r2, #0]
 8006f72:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	f000 8562 	beq.w	8007a3e <_dtoa_r+0xb96>
 8006f7a:	4b86      	ldr	r3, [pc, #536]	; (8007194 <_dtoa_r+0x2ec>)
 8006f7c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006f7e:	6013      	str	r3, [r2, #0]
 8006f80:	3b01      	subs	r3, #1
 8006f82:	9303      	str	r3, [sp, #12]
 8006f84:	e7de      	b.n	8006f44 <_dtoa_r+0x9c>
 8006f86:	ab16      	add	r3, sp, #88	; 0x58
 8006f88:	9301      	str	r3, [sp, #4]
 8006f8a:	ab17      	add	r3, sp, #92	; 0x5c
 8006f8c:	9300      	str	r3, [sp, #0]
 8006f8e:	4628      	mov	r0, r5
 8006f90:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006f94:	f001 fa3c 	bl	8008410 <__d2b>
 8006f98:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006f9c:	4682      	mov	sl, r0
 8006f9e:	2c00      	cmp	r4, #0
 8006fa0:	d07e      	beq.n	80070a0 <_dtoa_r+0x1f8>
 8006fa2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006fa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006fa8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006fac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fb0:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006fb4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006fb8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	4b75      	ldr	r3, [pc, #468]	; (8007198 <_dtoa_r+0x2f0>)
 8006fc2:	f7f9 f8d1 	bl	8000168 <__aeabi_dsub>
 8006fc6:	a368      	add	r3, pc, #416	; (adr r3, 8007168 <_dtoa_r+0x2c0>)
 8006fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fcc:	f7f9 fa84 	bl	80004d8 <__aeabi_dmul>
 8006fd0:	a367      	add	r3, pc, #412	; (adr r3, 8007170 <_dtoa_r+0x2c8>)
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	f7f9 f8c9 	bl	800016c <__adddf3>
 8006fda:	4606      	mov	r6, r0
 8006fdc:	4620      	mov	r0, r4
 8006fde:	460f      	mov	r7, r1
 8006fe0:	f7f9 fa10 	bl	8000404 <__aeabi_i2d>
 8006fe4:	a364      	add	r3, pc, #400	; (adr r3, 8007178 <_dtoa_r+0x2d0>)
 8006fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fea:	f7f9 fa75 	bl	80004d8 <__aeabi_dmul>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	4630      	mov	r0, r6
 8006ff4:	4639      	mov	r1, r7
 8006ff6:	f7f9 f8b9 	bl	800016c <__adddf3>
 8006ffa:	4606      	mov	r6, r0
 8006ffc:	460f      	mov	r7, r1
 8006ffe:	f7f9 fd1b 	bl	8000a38 <__aeabi_d2iz>
 8007002:	2200      	movs	r2, #0
 8007004:	4683      	mov	fp, r0
 8007006:	2300      	movs	r3, #0
 8007008:	4630      	mov	r0, r6
 800700a:	4639      	mov	r1, r7
 800700c:	f7f9 fcd6 	bl	80009bc <__aeabi_dcmplt>
 8007010:	b148      	cbz	r0, 8007026 <_dtoa_r+0x17e>
 8007012:	4658      	mov	r0, fp
 8007014:	f7f9 f9f6 	bl	8000404 <__aeabi_i2d>
 8007018:	4632      	mov	r2, r6
 800701a:	463b      	mov	r3, r7
 800701c:	f7f9 fcc4 	bl	80009a8 <__aeabi_dcmpeq>
 8007020:	b908      	cbnz	r0, 8007026 <_dtoa_r+0x17e>
 8007022:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007026:	f1bb 0f16 	cmp.w	fp, #22
 800702a:	d857      	bhi.n	80070dc <_dtoa_r+0x234>
 800702c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007030:	4b5a      	ldr	r3, [pc, #360]	; (800719c <_dtoa_r+0x2f4>)
 8007032:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	f7f9 fcbf 	bl	80009bc <__aeabi_dcmplt>
 800703e:	2800      	cmp	r0, #0
 8007040:	d04e      	beq.n	80070e0 <_dtoa_r+0x238>
 8007042:	2300      	movs	r3, #0
 8007044:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007048:	930f      	str	r3, [sp, #60]	; 0x3c
 800704a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800704c:	1b1b      	subs	r3, r3, r4
 800704e:	1e5a      	subs	r2, r3, #1
 8007050:	bf46      	itte	mi
 8007052:	f1c3 0901 	rsbmi	r9, r3, #1
 8007056:	2300      	movmi	r3, #0
 8007058:	f04f 0900 	movpl.w	r9, #0
 800705c:	9209      	str	r2, [sp, #36]	; 0x24
 800705e:	bf48      	it	mi
 8007060:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007062:	f1bb 0f00 	cmp.w	fp, #0
 8007066:	db3d      	blt.n	80070e4 <_dtoa_r+0x23c>
 8007068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800706a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 800706e:	445b      	add	r3, fp
 8007070:	9309      	str	r3, [sp, #36]	; 0x24
 8007072:	2300      	movs	r3, #0
 8007074:	930a      	str	r3, [sp, #40]	; 0x28
 8007076:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007078:	2b09      	cmp	r3, #9
 800707a:	d867      	bhi.n	800714c <_dtoa_r+0x2a4>
 800707c:	2b05      	cmp	r3, #5
 800707e:	bfc4      	itt	gt
 8007080:	3b04      	subgt	r3, #4
 8007082:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007084:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007086:	bfc8      	it	gt
 8007088:	2400      	movgt	r4, #0
 800708a:	f1a3 0302 	sub.w	r3, r3, #2
 800708e:	bfd8      	it	le
 8007090:	2401      	movle	r4, #1
 8007092:	2b03      	cmp	r3, #3
 8007094:	f200 8086 	bhi.w	80071a4 <_dtoa_r+0x2fc>
 8007098:	e8df f003 	tbb	[pc, r3]
 800709c:	5637392c 	.word	0x5637392c
 80070a0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80070a4:	441c      	add	r4, r3
 80070a6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80070aa:	2b20      	cmp	r3, #32
 80070ac:	bfc1      	itttt	gt
 80070ae:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80070b2:	fa09 f903 	lslgt.w	r9, r9, r3
 80070b6:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 80070ba:	fa26 f303 	lsrgt.w	r3, r6, r3
 80070be:	bfd6      	itet	le
 80070c0:	f1c3 0320 	rsble	r3, r3, #32
 80070c4:	ea49 0003 	orrgt.w	r0, r9, r3
 80070c8:	fa06 f003 	lslle.w	r0, r6, r3
 80070cc:	f7f9 f98a 	bl	80003e4 <__aeabi_ui2d>
 80070d0:	2201      	movs	r2, #1
 80070d2:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80070d6:	3c01      	subs	r4, #1
 80070d8:	9213      	str	r2, [sp, #76]	; 0x4c
 80070da:	e76f      	b.n	8006fbc <_dtoa_r+0x114>
 80070dc:	2301      	movs	r3, #1
 80070de:	e7b3      	b.n	8007048 <_dtoa_r+0x1a0>
 80070e0:	900f      	str	r0, [sp, #60]	; 0x3c
 80070e2:	e7b2      	b.n	800704a <_dtoa_r+0x1a2>
 80070e4:	f1cb 0300 	rsb	r3, fp, #0
 80070e8:	930a      	str	r3, [sp, #40]	; 0x28
 80070ea:	2300      	movs	r3, #0
 80070ec:	eba9 090b 	sub.w	r9, r9, fp
 80070f0:	930e      	str	r3, [sp, #56]	; 0x38
 80070f2:	e7c0      	b.n	8007076 <_dtoa_r+0x1ce>
 80070f4:	2300      	movs	r3, #0
 80070f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80070f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	dc55      	bgt.n	80071aa <_dtoa_r+0x302>
 80070fe:	2301      	movs	r3, #1
 8007100:	461a      	mov	r2, r3
 8007102:	9306      	str	r3, [sp, #24]
 8007104:	9308      	str	r3, [sp, #32]
 8007106:	9223      	str	r2, [sp, #140]	; 0x8c
 8007108:	e00b      	b.n	8007122 <_dtoa_r+0x27a>
 800710a:	2301      	movs	r3, #1
 800710c:	e7f3      	b.n	80070f6 <_dtoa_r+0x24e>
 800710e:	2300      	movs	r3, #0
 8007110:	930b      	str	r3, [sp, #44]	; 0x2c
 8007112:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007114:	445b      	add	r3, fp
 8007116:	9306      	str	r3, [sp, #24]
 8007118:	3301      	adds	r3, #1
 800711a:	2b01      	cmp	r3, #1
 800711c:	9308      	str	r3, [sp, #32]
 800711e:	bfb8      	it	lt
 8007120:	2301      	movlt	r3, #1
 8007122:	2100      	movs	r1, #0
 8007124:	2204      	movs	r2, #4
 8007126:	69e8      	ldr	r0, [r5, #28]
 8007128:	f102 0614 	add.w	r6, r2, #20
 800712c:	429e      	cmp	r6, r3
 800712e:	d940      	bls.n	80071b2 <_dtoa_r+0x30a>
 8007130:	6041      	str	r1, [r0, #4]
 8007132:	4628      	mov	r0, r5
 8007134:	f000 fd98 	bl	8007c68 <_Balloc>
 8007138:	9003      	str	r0, [sp, #12]
 800713a:	2800      	cmp	r0, #0
 800713c:	d13c      	bne.n	80071b8 <_dtoa_r+0x310>
 800713e:	4602      	mov	r2, r0
 8007140:	f240 11af 	movw	r1, #431	; 0x1af
 8007144:	4b16      	ldr	r3, [pc, #88]	; (80071a0 <_dtoa_r+0x2f8>)
 8007146:	e6c3      	b.n	8006ed0 <_dtoa_r+0x28>
 8007148:	2301      	movs	r3, #1
 800714a:	e7e1      	b.n	8007110 <_dtoa_r+0x268>
 800714c:	2401      	movs	r4, #1
 800714e:	2300      	movs	r3, #0
 8007150:	940b      	str	r4, [sp, #44]	; 0x2c
 8007152:	9322      	str	r3, [sp, #136]	; 0x88
 8007154:	f04f 33ff 	mov.w	r3, #4294967295
 8007158:	2200      	movs	r2, #0
 800715a:	9306      	str	r3, [sp, #24]
 800715c:	9308      	str	r3, [sp, #32]
 800715e:	2312      	movs	r3, #18
 8007160:	e7d1      	b.n	8007106 <_dtoa_r+0x25e>
 8007162:	bf00      	nop
 8007164:	f3af 8000 	nop.w
 8007168:	636f4361 	.word	0x636f4361
 800716c:	3fd287a7 	.word	0x3fd287a7
 8007170:	8b60c8b3 	.word	0x8b60c8b3
 8007174:	3fc68a28 	.word	0x3fc68a28
 8007178:	509f79fb 	.word	0x509f79fb
 800717c:	3fd34413 	.word	0x3fd34413
 8007180:	0800a618 	.word	0x0800a618
 8007184:	0800a62f 	.word	0x0800a62f
 8007188:	7ff00000 	.word	0x7ff00000
 800718c:	0800a614 	.word	0x0800a614
 8007190:	0800a60b 	.word	0x0800a60b
 8007194:	0800a5e3 	.word	0x0800a5e3
 8007198:	3ff80000 	.word	0x3ff80000
 800719c:	0800a720 	.word	0x0800a720
 80071a0:	0800a687 	.word	0x0800a687
 80071a4:	2301      	movs	r3, #1
 80071a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80071a8:	e7d4      	b.n	8007154 <_dtoa_r+0x2ac>
 80071aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80071ac:	9306      	str	r3, [sp, #24]
 80071ae:	9308      	str	r3, [sp, #32]
 80071b0:	e7b7      	b.n	8007122 <_dtoa_r+0x27a>
 80071b2:	3101      	adds	r1, #1
 80071b4:	0052      	lsls	r2, r2, #1
 80071b6:	e7b7      	b.n	8007128 <_dtoa_r+0x280>
 80071b8:	69eb      	ldr	r3, [r5, #28]
 80071ba:	9a03      	ldr	r2, [sp, #12]
 80071bc:	601a      	str	r2, [r3, #0]
 80071be:	9b08      	ldr	r3, [sp, #32]
 80071c0:	2b0e      	cmp	r3, #14
 80071c2:	f200 80a8 	bhi.w	8007316 <_dtoa_r+0x46e>
 80071c6:	2c00      	cmp	r4, #0
 80071c8:	f000 80a5 	beq.w	8007316 <_dtoa_r+0x46e>
 80071cc:	f1bb 0f00 	cmp.w	fp, #0
 80071d0:	dd34      	ble.n	800723c <_dtoa_r+0x394>
 80071d2:	4b9a      	ldr	r3, [pc, #616]	; (800743c <_dtoa_r+0x594>)
 80071d4:	f00b 020f 	and.w	r2, fp, #15
 80071d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071dc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80071e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80071e4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80071e8:	ea4f 142b 	mov.w	r4, fp, asr #4
 80071ec:	d016      	beq.n	800721c <_dtoa_r+0x374>
 80071ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071f2:	4b93      	ldr	r3, [pc, #588]	; (8007440 <_dtoa_r+0x598>)
 80071f4:	2703      	movs	r7, #3
 80071f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071fa:	f7f9 fa97 	bl	800072c <__aeabi_ddiv>
 80071fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007202:	f004 040f 	and.w	r4, r4, #15
 8007206:	4e8e      	ldr	r6, [pc, #568]	; (8007440 <_dtoa_r+0x598>)
 8007208:	b954      	cbnz	r4, 8007220 <_dtoa_r+0x378>
 800720a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800720e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007212:	f7f9 fa8b 	bl	800072c <__aeabi_ddiv>
 8007216:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800721a:	e029      	b.n	8007270 <_dtoa_r+0x3c8>
 800721c:	2702      	movs	r7, #2
 800721e:	e7f2      	b.n	8007206 <_dtoa_r+0x35e>
 8007220:	07e1      	lsls	r1, r4, #31
 8007222:	d508      	bpl.n	8007236 <_dtoa_r+0x38e>
 8007224:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007228:	e9d6 2300 	ldrd	r2, r3, [r6]
 800722c:	f7f9 f954 	bl	80004d8 <__aeabi_dmul>
 8007230:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007234:	3701      	adds	r7, #1
 8007236:	1064      	asrs	r4, r4, #1
 8007238:	3608      	adds	r6, #8
 800723a:	e7e5      	b.n	8007208 <_dtoa_r+0x360>
 800723c:	f000 80a5 	beq.w	800738a <_dtoa_r+0x4e2>
 8007240:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007244:	f1cb 0400 	rsb	r4, fp, #0
 8007248:	4b7c      	ldr	r3, [pc, #496]	; (800743c <_dtoa_r+0x594>)
 800724a:	f004 020f 	and.w	r2, r4, #15
 800724e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007256:	f7f9 f93f 	bl	80004d8 <__aeabi_dmul>
 800725a:	2702      	movs	r7, #2
 800725c:	2300      	movs	r3, #0
 800725e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007262:	4e77      	ldr	r6, [pc, #476]	; (8007440 <_dtoa_r+0x598>)
 8007264:	1124      	asrs	r4, r4, #4
 8007266:	2c00      	cmp	r4, #0
 8007268:	f040 8084 	bne.w	8007374 <_dtoa_r+0x4cc>
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1d2      	bne.n	8007216 <_dtoa_r+0x36e>
 8007270:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007274:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007278:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800727a:	2b00      	cmp	r3, #0
 800727c:	f000 8087 	beq.w	800738e <_dtoa_r+0x4e6>
 8007280:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007284:	2200      	movs	r2, #0
 8007286:	4b6f      	ldr	r3, [pc, #444]	; (8007444 <_dtoa_r+0x59c>)
 8007288:	f7f9 fb98 	bl	80009bc <__aeabi_dcmplt>
 800728c:	2800      	cmp	r0, #0
 800728e:	d07e      	beq.n	800738e <_dtoa_r+0x4e6>
 8007290:	9b08      	ldr	r3, [sp, #32]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d07b      	beq.n	800738e <_dtoa_r+0x4e6>
 8007296:	9b06      	ldr	r3, [sp, #24]
 8007298:	2b00      	cmp	r3, #0
 800729a:	dd38      	ble.n	800730e <_dtoa_r+0x466>
 800729c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072a0:	2200      	movs	r2, #0
 80072a2:	4b69      	ldr	r3, [pc, #420]	; (8007448 <_dtoa_r+0x5a0>)
 80072a4:	f7f9 f918 	bl	80004d8 <__aeabi_dmul>
 80072a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072ac:	9c06      	ldr	r4, [sp, #24]
 80072ae:	f10b 38ff 	add.w	r8, fp, #4294967295
 80072b2:	3701      	adds	r7, #1
 80072b4:	4638      	mov	r0, r7
 80072b6:	f7f9 f8a5 	bl	8000404 <__aeabi_i2d>
 80072ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072be:	f7f9 f90b 	bl	80004d8 <__aeabi_dmul>
 80072c2:	2200      	movs	r2, #0
 80072c4:	4b61      	ldr	r3, [pc, #388]	; (800744c <_dtoa_r+0x5a4>)
 80072c6:	f7f8 ff51 	bl	800016c <__adddf3>
 80072ca:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80072ce:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80072d2:	9611      	str	r6, [sp, #68]	; 0x44
 80072d4:	2c00      	cmp	r4, #0
 80072d6:	d15d      	bne.n	8007394 <_dtoa_r+0x4ec>
 80072d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072dc:	2200      	movs	r2, #0
 80072de:	4b5c      	ldr	r3, [pc, #368]	; (8007450 <_dtoa_r+0x5a8>)
 80072e0:	f7f8 ff42 	bl	8000168 <__aeabi_dsub>
 80072e4:	4602      	mov	r2, r0
 80072e6:	460b      	mov	r3, r1
 80072e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80072ec:	4633      	mov	r3, r6
 80072ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072f0:	f7f9 fb82 	bl	80009f8 <__aeabi_dcmpgt>
 80072f4:	2800      	cmp	r0, #0
 80072f6:	f040 8295 	bne.w	8007824 <_dtoa_r+0x97c>
 80072fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007300:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8007304:	f7f9 fb5a 	bl	80009bc <__aeabi_dcmplt>
 8007308:	2800      	cmp	r0, #0
 800730a:	f040 8289 	bne.w	8007820 <_dtoa_r+0x978>
 800730e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007312:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007316:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007318:	2b00      	cmp	r3, #0
 800731a:	f2c0 8151 	blt.w	80075c0 <_dtoa_r+0x718>
 800731e:	f1bb 0f0e 	cmp.w	fp, #14
 8007322:	f300 814d 	bgt.w	80075c0 <_dtoa_r+0x718>
 8007326:	4b45      	ldr	r3, [pc, #276]	; (800743c <_dtoa_r+0x594>)
 8007328:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800732c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007330:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007334:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007336:	2b00      	cmp	r3, #0
 8007338:	f280 80da 	bge.w	80074f0 <_dtoa_r+0x648>
 800733c:	9b08      	ldr	r3, [sp, #32]
 800733e:	2b00      	cmp	r3, #0
 8007340:	f300 80d6 	bgt.w	80074f0 <_dtoa_r+0x648>
 8007344:	f040 826b 	bne.w	800781e <_dtoa_r+0x976>
 8007348:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800734c:	2200      	movs	r2, #0
 800734e:	4b40      	ldr	r3, [pc, #256]	; (8007450 <_dtoa_r+0x5a8>)
 8007350:	f7f9 f8c2 	bl	80004d8 <__aeabi_dmul>
 8007354:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007358:	f7f9 fb44 	bl	80009e4 <__aeabi_dcmpge>
 800735c:	9c08      	ldr	r4, [sp, #32]
 800735e:	4626      	mov	r6, r4
 8007360:	2800      	cmp	r0, #0
 8007362:	f040 8241 	bne.w	80077e8 <_dtoa_r+0x940>
 8007366:	2331      	movs	r3, #49	; 0x31
 8007368:	9f03      	ldr	r7, [sp, #12]
 800736a:	f10b 0b01 	add.w	fp, fp, #1
 800736e:	f807 3b01 	strb.w	r3, [r7], #1
 8007372:	e23d      	b.n	80077f0 <_dtoa_r+0x948>
 8007374:	07e2      	lsls	r2, r4, #31
 8007376:	d505      	bpl.n	8007384 <_dtoa_r+0x4dc>
 8007378:	e9d6 2300 	ldrd	r2, r3, [r6]
 800737c:	f7f9 f8ac 	bl	80004d8 <__aeabi_dmul>
 8007380:	2301      	movs	r3, #1
 8007382:	3701      	adds	r7, #1
 8007384:	1064      	asrs	r4, r4, #1
 8007386:	3608      	adds	r6, #8
 8007388:	e76d      	b.n	8007266 <_dtoa_r+0x3be>
 800738a:	2702      	movs	r7, #2
 800738c:	e770      	b.n	8007270 <_dtoa_r+0x3c8>
 800738e:	46d8      	mov	r8, fp
 8007390:	9c08      	ldr	r4, [sp, #32]
 8007392:	e78f      	b.n	80072b4 <_dtoa_r+0x40c>
 8007394:	9903      	ldr	r1, [sp, #12]
 8007396:	4b29      	ldr	r3, [pc, #164]	; (800743c <_dtoa_r+0x594>)
 8007398:	4421      	add	r1, r4
 800739a:	9112      	str	r1, [sp, #72]	; 0x48
 800739c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800739e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073a2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80073a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073aa:	2900      	cmp	r1, #0
 80073ac:	d054      	beq.n	8007458 <_dtoa_r+0x5b0>
 80073ae:	2000      	movs	r0, #0
 80073b0:	4928      	ldr	r1, [pc, #160]	; (8007454 <_dtoa_r+0x5ac>)
 80073b2:	f7f9 f9bb 	bl	800072c <__aeabi_ddiv>
 80073b6:	463b      	mov	r3, r7
 80073b8:	4632      	mov	r2, r6
 80073ba:	f7f8 fed5 	bl	8000168 <__aeabi_dsub>
 80073be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80073c2:	9f03      	ldr	r7, [sp, #12]
 80073c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073c8:	f7f9 fb36 	bl	8000a38 <__aeabi_d2iz>
 80073cc:	4604      	mov	r4, r0
 80073ce:	f7f9 f819 	bl	8000404 <__aeabi_i2d>
 80073d2:	4602      	mov	r2, r0
 80073d4:	460b      	mov	r3, r1
 80073d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073da:	f7f8 fec5 	bl	8000168 <__aeabi_dsub>
 80073de:	4602      	mov	r2, r0
 80073e0:	460b      	mov	r3, r1
 80073e2:	3430      	adds	r4, #48	; 0x30
 80073e4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80073e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073ec:	f807 4b01 	strb.w	r4, [r7], #1
 80073f0:	f7f9 fae4 	bl	80009bc <__aeabi_dcmplt>
 80073f4:	2800      	cmp	r0, #0
 80073f6:	d173      	bne.n	80074e0 <_dtoa_r+0x638>
 80073f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80073fc:	2000      	movs	r0, #0
 80073fe:	4911      	ldr	r1, [pc, #68]	; (8007444 <_dtoa_r+0x59c>)
 8007400:	f7f8 feb2 	bl	8000168 <__aeabi_dsub>
 8007404:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007408:	f7f9 fad8 	bl	80009bc <__aeabi_dcmplt>
 800740c:	2800      	cmp	r0, #0
 800740e:	f040 80b6 	bne.w	800757e <_dtoa_r+0x6d6>
 8007412:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007414:	429f      	cmp	r7, r3
 8007416:	f43f af7a 	beq.w	800730e <_dtoa_r+0x466>
 800741a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800741e:	2200      	movs	r2, #0
 8007420:	4b09      	ldr	r3, [pc, #36]	; (8007448 <_dtoa_r+0x5a0>)
 8007422:	f7f9 f859 	bl	80004d8 <__aeabi_dmul>
 8007426:	2200      	movs	r2, #0
 8007428:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800742c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007430:	4b05      	ldr	r3, [pc, #20]	; (8007448 <_dtoa_r+0x5a0>)
 8007432:	f7f9 f851 	bl	80004d8 <__aeabi_dmul>
 8007436:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800743a:	e7c3      	b.n	80073c4 <_dtoa_r+0x51c>
 800743c:	0800a720 	.word	0x0800a720
 8007440:	0800a6f8 	.word	0x0800a6f8
 8007444:	3ff00000 	.word	0x3ff00000
 8007448:	40240000 	.word	0x40240000
 800744c:	401c0000 	.word	0x401c0000
 8007450:	40140000 	.word	0x40140000
 8007454:	3fe00000 	.word	0x3fe00000
 8007458:	4630      	mov	r0, r6
 800745a:	4639      	mov	r1, r7
 800745c:	f7f9 f83c 	bl	80004d8 <__aeabi_dmul>
 8007460:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007462:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007466:	9c03      	ldr	r4, [sp, #12]
 8007468:	9314      	str	r3, [sp, #80]	; 0x50
 800746a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800746e:	f7f9 fae3 	bl	8000a38 <__aeabi_d2iz>
 8007472:	9015      	str	r0, [sp, #84]	; 0x54
 8007474:	f7f8 ffc6 	bl	8000404 <__aeabi_i2d>
 8007478:	4602      	mov	r2, r0
 800747a:	460b      	mov	r3, r1
 800747c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007480:	f7f8 fe72 	bl	8000168 <__aeabi_dsub>
 8007484:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007486:	4606      	mov	r6, r0
 8007488:	3330      	adds	r3, #48	; 0x30
 800748a:	f804 3b01 	strb.w	r3, [r4], #1
 800748e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007490:	460f      	mov	r7, r1
 8007492:	429c      	cmp	r4, r3
 8007494:	f04f 0200 	mov.w	r2, #0
 8007498:	d124      	bne.n	80074e4 <_dtoa_r+0x63c>
 800749a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800749e:	4baf      	ldr	r3, [pc, #700]	; (800775c <_dtoa_r+0x8b4>)
 80074a0:	f7f8 fe64 	bl	800016c <__adddf3>
 80074a4:	4602      	mov	r2, r0
 80074a6:	460b      	mov	r3, r1
 80074a8:	4630      	mov	r0, r6
 80074aa:	4639      	mov	r1, r7
 80074ac:	f7f9 faa4 	bl	80009f8 <__aeabi_dcmpgt>
 80074b0:	2800      	cmp	r0, #0
 80074b2:	d163      	bne.n	800757c <_dtoa_r+0x6d4>
 80074b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074b8:	2000      	movs	r0, #0
 80074ba:	49a8      	ldr	r1, [pc, #672]	; (800775c <_dtoa_r+0x8b4>)
 80074bc:	f7f8 fe54 	bl	8000168 <__aeabi_dsub>
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	4630      	mov	r0, r6
 80074c6:	4639      	mov	r1, r7
 80074c8:	f7f9 fa78 	bl	80009bc <__aeabi_dcmplt>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	f43f af1e 	beq.w	800730e <_dtoa_r+0x466>
 80074d2:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80074d4:	1e7b      	subs	r3, r7, #1
 80074d6:	9314      	str	r3, [sp, #80]	; 0x50
 80074d8:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80074dc:	2b30      	cmp	r3, #48	; 0x30
 80074de:	d0f8      	beq.n	80074d2 <_dtoa_r+0x62a>
 80074e0:	46c3      	mov	fp, r8
 80074e2:	e03b      	b.n	800755c <_dtoa_r+0x6b4>
 80074e4:	4b9e      	ldr	r3, [pc, #632]	; (8007760 <_dtoa_r+0x8b8>)
 80074e6:	f7f8 fff7 	bl	80004d8 <__aeabi_dmul>
 80074ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074ee:	e7bc      	b.n	800746a <_dtoa_r+0x5c2>
 80074f0:	9f03      	ldr	r7, [sp, #12]
 80074f2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80074f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074fa:	4640      	mov	r0, r8
 80074fc:	4649      	mov	r1, r9
 80074fe:	f7f9 f915 	bl	800072c <__aeabi_ddiv>
 8007502:	f7f9 fa99 	bl	8000a38 <__aeabi_d2iz>
 8007506:	4604      	mov	r4, r0
 8007508:	f7f8 ff7c 	bl	8000404 <__aeabi_i2d>
 800750c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007510:	f7f8 ffe2 	bl	80004d8 <__aeabi_dmul>
 8007514:	4602      	mov	r2, r0
 8007516:	460b      	mov	r3, r1
 8007518:	4640      	mov	r0, r8
 800751a:	4649      	mov	r1, r9
 800751c:	f7f8 fe24 	bl	8000168 <__aeabi_dsub>
 8007520:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007524:	f807 6b01 	strb.w	r6, [r7], #1
 8007528:	9e03      	ldr	r6, [sp, #12]
 800752a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800752e:	1bbe      	subs	r6, r7, r6
 8007530:	45b4      	cmp	ip, r6
 8007532:	4602      	mov	r2, r0
 8007534:	460b      	mov	r3, r1
 8007536:	d136      	bne.n	80075a6 <_dtoa_r+0x6fe>
 8007538:	f7f8 fe18 	bl	800016c <__adddf3>
 800753c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007540:	4680      	mov	r8, r0
 8007542:	4689      	mov	r9, r1
 8007544:	f7f9 fa58 	bl	80009f8 <__aeabi_dcmpgt>
 8007548:	bb58      	cbnz	r0, 80075a2 <_dtoa_r+0x6fa>
 800754a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800754e:	4640      	mov	r0, r8
 8007550:	4649      	mov	r1, r9
 8007552:	f7f9 fa29 	bl	80009a8 <__aeabi_dcmpeq>
 8007556:	b108      	cbz	r0, 800755c <_dtoa_r+0x6b4>
 8007558:	07e3      	lsls	r3, r4, #31
 800755a:	d422      	bmi.n	80075a2 <_dtoa_r+0x6fa>
 800755c:	4651      	mov	r1, sl
 800755e:	4628      	mov	r0, r5
 8007560:	f000 fbc2 	bl	8007ce8 <_Bfree>
 8007564:	2300      	movs	r3, #0
 8007566:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007568:	703b      	strb	r3, [r7, #0]
 800756a:	f10b 0301 	add.w	r3, fp, #1
 800756e:	6013      	str	r3, [r2, #0]
 8007570:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007572:	2b00      	cmp	r3, #0
 8007574:	f43f ace6 	beq.w	8006f44 <_dtoa_r+0x9c>
 8007578:	601f      	str	r7, [r3, #0]
 800757a:	e4e3      	b.n	8006f44 <_dtoa_r+0x9c>
 800757c:	4627      	mov	r7, r4
 800757e:	463b      	mov	r3, r7
 8007580:	461f      	mov	r7, r3
 8007582:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007586:	2a39      	cmp	r2, #57	; 0x39
 8007588:	d107      	bne.n	800759a <_dtoa_r+0x6f2>
 800758a:	9a03      	ldr	r2, [sp, #12]
 800758c:	429a      	cmp	r2, r3
 800758e:	d1f7      	bne.n	8007580 <_dtoa_r+0x6d8>
 8007590:	2230      	movs	r2, #48	; 0x30
 8007592:	9903      	ldr	r1, [sp, #12]
 8007594:	f108 0801 	add.w	r8, r8, #1
 8007598:	700a      	strb	r2, [r1, #0]
 800759a:	781a      	ldrb	r2, [r3, #0]
 800759c:	3201      	adds	r2, #1
 800759e:	701a      	strb	r2, [r3, #0]
 80075a0:	e79e      	b.n	80074e0 <_dtoa_r+0x638>
 80075a2:	46d8      	mov	r8, fp
 80075a4:	e7eb      	b.n	800757e <_dtoa_r+0x6d6>
 80075a6:	2200      	movs	r2, #0
 80075a8:	4b6d      	ldr	r3, [pc, #436]	; (8007760 <_dtoa_r+0x8b8>)
 80075aa:	f7f8 ff95 	bl	80004d8 <__aeabi_dmul>
 80075ae:	2200      	movs	r2, #0
 80075b0:	2300      	movs	r3, #0
 80075b2:	4680      	mov	r8, r0
 80075b4:	4689      	mov	r9, r1
 80075b6:	f7f9 f9f7 	bl	80009a8 <__aeabi_dcmpeq>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	d09b      	beq.n	80074f6 <_dtoa_r+0x64e>
 80075be:	e7cd      	b.n	800755c <_dtoa_r+0x6b4>
 80075c0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075c2:	2a00      	cmp	r2, #0
 80075c4:	f000 80c4 	beq.w	8007750 <_dtoa_r+0x8a8>
 80075c8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80075ca:	2a01      	cmp	r2, #1
 80075cc:	f300 80a8 	bgt.w	8007720 <_dtoa_r+0x878>
 80075d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80075d2:	2a00      	cmp	r2, #0
 80075d4:	f000 80a0 	beq.w	8007718 <_dtoa_r+0x870>
 80075d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80075dc:	464f      	mov	r7, r9
 80075de:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80075e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075e2:	2101      	movs	r1, #1
 80075e4:	441a      	add	r2, r3
 80075e6:	4628      	mov	r0, r5
 80075e8:	4499      	add	r9, r3
 80075ea:	9209      	str	r2, [sp, #36]	; 0x24
 80075ec:	f000 fc7c 	bl	8007ee8 <__i2b>
 80075f0:	4606      	mov	r6, r0
 80075f2:	b15f      	cbz	r7, 800760c <_dtoa_r+0x764>
 80075f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	dd08      	ble.n	800760c <_dtoa_r+0x764>
 80075fa:	42bb      	cmp	r3, r7
 80075fc:	bfa8      	it	ge
 80075fe:	463b      	movge	r3, r7
 8007600:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007602:	eba9 0903 	sub.w	r9, r9, r3
 8007606:	1aff      	subs	r7, r7, r3
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	9309      	str	r3, [sp, #36]	; 0x24
 800760c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800760e:	b1f3      	cbz	r3, 800764e <_dtoa_r+0x7a6>
 8007610:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007612:	2b00      	cmp	r3, #0
 8007614:	f000 80a0 	beq.w	8007758 <_dtoa_r+0x8b0>
 8007618:	2c00      	cmp	r4, #0
 800761a:	dd10      	ble.n	800763e <_dtoa_r+0x796>
 800761c:	4631      	mov	r1, r6
 800761e:	4622      	mov	r2, r4
 8007620:	4628      	mov	r0, r5
 8007622:	f000 fd1f 	bl	8008064 <__pow5mult>
 8007626:	4652      	mov	r2, sl
 8007628:	4601      	mov	r1, r0
 800762a:	4606      	mov	r6, r0
 800762c:	4628      	mov	r0, r5
 800762e:	f000 fc71 	bl	8007f14 <__multiply>
 8007632:	4680      	mov	r8, r0
 8007634:	4651      	mov	r1, sl
 8007636:	4628      	mov	r0, r5
 8007638:	f000 fb56 	bl	8007ce8 <_Bfree>
 800763c:	46c2      	mov	sl, r8
 800763e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007640:	1b1a      	subs	r2, r3, r4
 8007642:	d004      	beq.n	800764e <_dtoa_r+0x7a6>
 8007644:	4651      	mov	r1, sl
 8007646:	4628      	mov	r0, r5
 8007648:	f000 fd0c 	bl	8008064 <__pow5mult>
 800764c:	4682      	mov	sl, r0
 800764e:	2101      	movs	r1, #1
 8007650:	4628      	mov	r0, r5
 8007652:	f000 fc49 	bl	8007ee8 <__i2b>
 8007656:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007658:	4604      	mov	r4, r0
 800765a:	2b00      	cmp	r3, #0
 800765c:	f340 8082 	ble.w	8007764 <_dtoa_r+0x8bc>
 8007660:	461a      	mov	r2, r3
 8007662:	4601      	mov	r1, r0
 8007664:	4628      	mov	r0, r5
 8007666:	f000 fcfd 	bl	8008064 <__pow5mult>
 800766a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800766c:	4604      	mov	r4, r0
 800766e:	2b01      	cmp	r3, #1
 8007670:	dd7b      	ble.n	800776a <_dtoa_r+0x8c2>
 8007672:	f04f 0800 	mov.w	r8, #0
 8007676:	6923      	ldr	r3, [r4, #16]
 8007678:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800767c:	6918      	ldr	r0, [r3, #16]
 800767e:	f000 fbe5 	bl	8007e4c <__hi0bits>
 8007682:	f1c0 0020 	rsb	r0, r0, #32
 8007686:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007688:	4418      	add	r0, r3
 800768a:	f010 001f 	ands.w	r0, r0, #31
 800768e:	f000 8092 	beq.w	80077b6 <_dtoa_r+0x90e>
 8007692:	f1c0 0320 	rsb	r3, r0, #32
 8007696:	2b04      	cmp	r3, #4
 8007698:	f340 8085 	ble.w	80077a6 <_dtoa_r+0x8fe>
 800769c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800769e:	f1c0 001c 	rsb	r0, r0, #28
 80076a2:	4403      	add	r3, r0
 80076a4:	4481      	add	r9, r0
 80076a6:	4407      	add	r7, r0
 80076a8:	9309      	str	r3, [sp, #36]	; 0x24
 80076aa:	f1b9 0f00 	cmp.w	r9, #0
 80076ae:	dd05      	ble.n	80076bc <_dtoa_r+0x814>
 80076b0:	4651      	mov	r1, sl
 80076b2:	464a      	mov	r2, r9
 80076b4:	4628      	mov	r0, r5
 80076b6:	f000 fd2f 	bl	8008118 <__lshift>
 80076ba:	4682      	mov	sl, r0
 80076bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076be:	2b00      	cmp	r3, #0
 80076c0:	dd05      	ble.n	80076ce <_dtoa_r+0x826>
 80076c2:	4621      	mov	r1, r4
 80076c4:	461a      	mov	r2, r3
 80076c6:	4628      	mov	r0, r5
 80076c8:	f000 fd26 	bl	8008118 <__lshift>
 80076cc:	4604      	mov	r4, r0
 80076ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d072      	beq.n	80077ba <_dtoa_r+0x912>
 80076d4:	4621      	mov	r1, r4
 80076d6:	4650      	mov	r0, sl
 80076d8:	f000 fd8a 	bl	80081f0 <__mcmp>
 80076dc:	2800      	cmp	r0, #0
 80076de:	da6c      	bge.n	80077ba <_dtoa_r+0x912>
 80076e0:	2300      	movs	r3, #0
 80076e2:	4651      	mov	r1, sl
 80076e4:	220a      	movs	r2, #10
 80076e6:	4628      	mov	r0, r5
 80076e8:	f000 fb20 	bl	8007d2c <__multadd>
 80076ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076ee:	4682      	mov	sl, r0
 80076f0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f000 81ac 	beq.w	8007a52 <_dtoa_r+0xbaa>
 80076fa:	2300      	movs	r3, #0
 80076fc:	4631      	mov	r1, r6
 80076fe:	220a      	movs	r2, #10
 8007700:	4628      	mov	r0, r5
 8007702:	f000 fb13 	bl	8007d2c <__multadd>
 8007706:	9b06      	ldr	r3, [sp, #24]
 8007708:	4606      	mov	r6, r0
 800770a:	2b00      	cmp	r3, #0
 800770c:	f300 8093 	bgt.w	8007836 <_dtoa_r+0x98e>
 8007710:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007712:	2b02      	cmp	r3, #2
 8007714:	dc59      	bgt.n	80077ca <_dtoa_r+0x922>
 8007716:	e08e      	b.n	8007836 <_dtoa_r+0x98e>
 8007718:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800771a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800771e:	e75d      	b.n	80075dc <_dtoa_r+0x734>
 8007720:	9b08      	ldr	r3, [sp, #32]
 8007722:	1e5c      	subs	r4, r3, #1
 8007724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007726:	42a3      	cmp	r3, r4
 8007728:	bfbf      	itttt	lt
 800772a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800772c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800772e:	1ae3      	sublt	r3, r4, r3
 8007730:	18d2      	addlt	r2, r2, r3
 8007732:	bfa8      	it	ge
 8007734:	1b1c      	subge	r4, r3, r4
 8007736:	9b08      	ldr	r3, [sp, #32]
 8007738:	bfbe      	ittt	lt
 800773a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800773c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800773e:	2400      	movlt	r4, #0
 8007740:	2b00      	cmp	r3, #0
 8007742:	bfb5      	itete	lt
 8007744:	eba9 0703 	sublt.w	r7, r9, r3
 8007748:	464f      	movge	r7, r9
 800774a:	2300      	movlt	r3, #0
 800774c:	9b08      	ldrge	r3, [sp, #32]
 800774e:	e747      	b.n	80075e0 <_dtoa_r+0x738>
 8007750:	464f      	mov	r7, r9
 8007752:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007754:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007756:	e74c      	b.n	80075f2 <_dtoa_r+0x74a>
 8007758:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800775a:	e773      	b.n	8007644 <_dtoa_r+0x79c>
 800775c:	3fe00000 	.word	0x3fe00000
 8007760:	40240000 	.word	0x40240000
 8007764:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007766:	2b01      	cmp	r3, #1
 8007768:	dc18      	bgt.n	800779c <_dtoa_r+0x8f4>
 800776a:	9b04      	ldr	r3, [sp, #16]
 800776c:	b9b3      	cbnz	r3, 800779c <_dtoa_r+0x8f4>
 800776e:	9b05      	ldr	r3, [sp, #20]
 8007770:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007774:	b993      	cbnz	r3, 800779c <_dtoa_r+0x8f4>
 8007776:	9b05      	ldr	r3, [sp, #20]
 8007778:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800777c:	0d1b      	lsrs	r3, r3, #20
 800777e:	051b      	lsls	r3, r3, #20
 8007780:	b17b      	cbz	r3, 80077a2 <_dtoa_r+0x8fa>
 8007782:	f04f 0801 	mov.w	r8, #1
 8007786:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007788:	f109 0901 	add.w	r9, r9, #1
 800778c:	3301      	adds	r3, #1
 800778e:	9309      	str	r3, [sp, #36]	; 0x24
 8007790:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007792:	2b00      	cmp	r3, #0
 8007794:	f47f af6f 	bne.w	8007676 <_dtoa_r+0x7ce>
 8007798:	2001      	movs	r0, #1
 800779a:	e774      	b.n	8007686 <_dtoa_r+0x7de>
 800779c:	f04f 0800 	mov.w	r8, #0
 80077a0:	e7f6      	b.n	8007790 <_dtoa_r+0x8e8>
 80077a2:	4698      	mov	r8, r3
 80077a4:	e7f4      	b.n	8007790 <_dtoa_r+0x8e8>
 80077a6:	d080      	beq.n	80076aa <_dtoa_r+0x802>
 80077a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077aa:	331c      	adds	r3, #28
 80077ac:	441a      	add	r2, r3
 80077ae:	4499      	add	r9, r3
 80077b0:	441f      	add	r7, r3
 80077b2:	9209      	str	r2, [sp, #36]	; 0x24
 80077b4:	e779      	b.n	80076aa <_dtoa_r+0x802>
 80077b6:	4603      	mov	r3, r0
 80077b8:	e7f6      	b.n	80077a8 <_dtoa_r+0x900>
 80077ba:	9b08      	ldr	r3, [sp, #32]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	dc34      	bgt.n	800782a <_dtoa_r+0x982>
 80077c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	dd31      	ble.n	800782a <_dtoa_r+0x982>
 80077c6:	9b08      	ldr	r3, [sp, #32]
 80077c8:	9306      	str	r3, [sp, #24]
 80077ca:	9b06      	ldr	r3, [sp, #24]
 80077cc:	b963      	cbnz	r3, 80077e8 <_dtoa_r+0x940>
 80077ce:	4621      	mov	r1, r4
 80077d0:	2205      	movs	r2, #5
 80077d2:	4628      	mov	r0, r5
 80077d4:	f000 faaa 	bl	8007d2c <__multadd>
 80077d8:	4601      	mov	r1, r0
 80077da:	4604      	mov	r4, r0
 80077dc:	4650      	mov	r0, sl
 80077de:	f000 fd07 	bl	80081f0 <__mcmp>
 80077e2:	2800      	cmp	r0, #0
 80077e4:	f73f adbf 	bgt.w	8007366 <_dtoa_r+0x4be>
 80077e8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077ea:	9f03      	ldr	r7, [sp, #12]
 80077ec:	ea6f 0b03 	mvn.w	fp, r3
 80077f0:	f04f 0800 	mov.w	r8, #0
 80077f4:	4621      	mov	r1, r4
 80077f6:	4628      	mov	r0, r5
 80077f8:	f000 fa76 	bl	8007ce8 <_Bfree>
 80077fc:	2e00      	cmp	r6, #0
 80077fe:	f43f aead 	beq.w	800755c <_dtoa_r+0x6b4>
 8007802:	f1b8 0f00 	cmp.w	r8, #0
 8007806:	d005      	beq.n	8007814 <_dtoa_r+0x96c>
 8007808:	45b0      	cmp	r8, r6
 800780a:	d003      	beq.n	8007814 <_dtoa_r+0x96c>
 800780c:	4641      	mov	r1, r8
 800780e:	4628      	mov	r0, r5
 8007810:	f000 fa6a 	bl	8007ce8 <_Bfree>
 8007814:	4631      	mov	r1, r6
 8007816:	4628      	mov	r0, r5
 8007818:	f000 fa66 	bl	8007ce8 <_Bfree>
 800781c:	e69e      	b.n	800755c <_dtoa_r+0x6b4>
 800781e:	2400      	movs	r4, #0
 8007820:	4626      	mov	r6, r4
 8007822:	e7e1      	b.n	80077e8 <_dtoa_r+0x940>
 8007824:	46c3      	mov	fp, r8
 8007826:	4626      	mov	r6, r4
 8007828:	e59d      	b.n	8007366 <_dtoa_r+0x4be>
 800782a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800782c:	2b00      	cmp	r3, #0
 800782e:	f000 80c8 	beq.w	80079c2 <_dtoa_r+0xb1a>
 8007832:	9b08      	ldr	r3, [sp, #32]
 8007834:	9306      	str	r3, [sp, #24]
 8007836:	2f00      	cmp	r7, #0
 8007838:	dd05      	ble.n	8007846 <_dtoa_r+0x99e>
 800783a:	4631      	mov	r1, r6
 800783c:	463a      	mov	r2, r7
 800783e:	4628      	mov	r0, r5
 8007840:	f000 fc6a 	bl	8008118 <__lshift>
 8007844:	4606      	mov	r6, r0
 8007846:	f1b8 0f00 	cmp.w	r8, #0
 800784a:	d05b      	beq.n	8007904 <_dtoa_r+0xa5c>
 800784c:	4628      	mov	r0, r5
 800784e:	6871      	ldr	r1, [r6, #4]
 8007850:	f000 fa0a 	bl	8007c68 <_Balloc>
 8007854:	4607      	mov	r7, r0
 8007856:	b928      	cbnz	r0, 8007864 <_dtoa_r+0x9bc>
 8007858:	4602      	mov	r2, r0
 800785a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800785e:	4b81      	ldr	r3, [pc, #516]	; (8007a64 <_dtoa_r+0xbbc>)
 8007860:	f7ff bb36 	b.w	8006ed0 <_dtoa_r+0x28>
 8007864:	6932      	ldr	r2, [r6, #16]
 8007866:	f106 010c 	add.w	r1, r6, #12
 800786a:	3202      	adds	r2, #2
 800786c:	0092      	lsls	r2, r2, #2
 800786e:	300c      	adds	r0, #12
 8007870:	f7ff fa7b 	bl	8006d6a <memcpy>
 8007874:	2201      	movs	r2, #1
 8007876:	4639      	mov	r1, r7
 8007878:	4628      	mov	r0, r5
 800787a:	f000 fc4d 	bl	8008118 <__lshift>
 800787e:	46b0      	mov	r8, r6
 8007880:	4606      	mov	r6, r0
 8007882:	9b03      	ldr	r3, [sp, #12]
 8007884:	9a03      	ldr	r2, [sp, #12]
 8007886:	3301      	adds	r3, #1
 8007888:	9308      	str	r3, [sp, #32]
 800788a:	9b06      	ldr	r3, [sp, #24]
 800788c:	4413      	add	r3, r2
 800788e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007890:	9b04      	ldr	r3, [sp, #16]
 8007892:	f003 0301 	and.w	r3, r3, #1
 8007896:	930a      	str	r3, [sp, #40]	; 0x28
 8007898:	9b08      	ldr	r3, [sp, #32]
 800789a:	4621      	mov	r1, r4
 800789c:	3b01      	subs	r3, #1
 800789e:	4650      	mov	r0, sl
 80078a0:	9304      	str	r3, [sp, #16]
 80078a2:	f7ff fa75 	bl	8006d90 <quorem>
 80078a6:	4641      	mov	r1, r8
 80078a8:	9006      	str	r0, [sp, #24]
 80078aa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80078ae:	4650      	mov	r0, sl
 80078b0:	f000 fc9e 	bl	80081f0 <__mcmp>
 80078b4:	4632      	mov	r2, r6
 80078b6:	9009      	str	r0, [sp, #36]	; 0x24
 80078b8:	4621      	mov	r1, r4
 80078ba:	4628      	mov	r0, r5
 80078bc:	f000 fcb4 	bl	8008228 <__mdiff>
 80078c0:	68c2      	ldr	r2, [r0, #12]
 80078c2:	4607      	mov	r7, r0
 80078c4:	bb02      	cbnz	r2, 8007908 <_dtoa_r+0xa60>
 80078c6:	4601      	mov	r1, r0
 80078c8:	4650      	mov	r0, sl
 80078ca:	f000 fc91 	bl	80081f0 <__mcmp>
 80078ce:	4602      	mov	r2, r0
 80078d0:	4639      	mov	r1, r7
 80078d2:	4628      	mov	r0, r5
 80078d4:	920c      	str	r2, [sp, #48]	; 0x30
 80078d6:	f000 fa07 	bl	8007ce8 <_Bfree>
 80078da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078de:	9f08      	ldr	r7, [sp, #32]
 80078e0:	ea43 0102 	orr.w	r1, r3, r2
 80078e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078e6:	4319      	orrs	r1, r3
 80078e8:	d110      	bne.n	800790c <_dtoa_r+0xa64>
 80078ea:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80078ee:	d029      	beq.n	8007944 <_dtoa_r+0xa9c>
 80078f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	dd02      	ble.n	80078fc <_dtoa_r+0xa54>
 80078f6:	9b06      	ldr	r3, [sp, #24]
 80078f8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80078fc:	9b04      	ldr	r3, [sp, #16]
 80078fe:	f883 9000 	strb.w	r9, [r3]
 8007902:	e777      	b.n	80077f4 <_dtoa_r+0x94c>
 8007904:	4630      	mov	r0, r6
 8007906:	e7ba      	b.n	800787e <_dtoa_r+0x9d6>
 8007908:	2201      	movs	r2, #1
 800790a:	e7e1      	b.n	80078d0 <_dtoa_r+0xa28>
 800790c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800790e:	2b00      	cmp	r3, #0
 8007910:	db04      	blt.n	800791c <_dtoa_r+0xa74>
 8007912:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007914:	430b      	orrs	r3, r1
 8007916:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007918:	430b      	orrs	r3, r1
 800791a:	d120      	bne.n	800795e <_dtoa_r+0xab6>
 800791c:	2a00      	cmp	r2, #0
 800791e:	dded      	ble.n	80078fc <_dtoa_r+0xa54>
 8007920:	4651      	mov	r1, sl
 8007922:	2201      	movs	r2, #1
 8007924:	4628      	mov	r0, r5
 8007926:	f000 fbf7 	bl	8008118 <__lshift>
 800792a:	4621      	mov	r1, r4
 800792c:	4682      	mov	sl, r0
 800792e:	f000 fc5f 	bl	80081f0 <__mcmp>
 8007932:	2800      	cmp	r0, #0
 8007934:	dc03      	bgt.n	800793e <_dtoa_r+0xa96>
 8007936:	d1e1      	bne.n	80078fc <_dtoa_r+0xa54>
 8007938:	f019 0f01 	tst.w	r9, #1
 800793c:	d0de      	beq.n	80078fc <_dtoa_r+0xa54>
 800793e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007942:	d1d8      	bne.n	80078f6 <_dtoa_r+0xa4e>
 8007944:	2339      	movs	r3, #57	; 0x39
 8007946:	9a04      	ldr	r2, [sp, #16]
 8007948:	7013      	strb	r3, [r2, #0]
 800794a:	463b      	mov	r3, r7
 800794c:	461f      	mov	r7, r3
 800794e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007952:	3b01      	subs	r3, #1
 8007954:	2a39      	cmp	r2, #57	; 0x39
 8007956:	d06b      	beq.n	8007a30 <_dtoa_r+0xb88>
 8007958:	3201      	adds	r2, #1
 800795a:	701a      	strb	r2, [r3, #0]
 800795c:	e74a      	b.n	80077f4 <_dtoa_r+0x94c>
 800795e:	2a00      	cmp	r2, #0
 8007960:	dd07      	ble.n	8007972 <_dtoa_r+0xaca>
 8007962:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007966:	d0ed      	beq.n	8007944 <_dtoa_r+0xa9c>
 8007968:	9a04      	ldr	r2, [sp, #16]
 800796a:	f109 0301 	add.w	r3, r9, #1
 800796e:	7013      	strb	r3, [r2, #0]
 8007970:	e740      	b.n	80077f4 <_dtoa_r+0x94c>
 8007972:	9b08      	ldr	r3, [sp, #32]
 8007974:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007976:	f803 9c01 	strb.w	r9, [r3, #-1]
 800797a:	4293      	cmp	r3, r2
 800797c:	d042      	beq.n	8007a04 <_dtoa_r+0xb5c>
 800797e:	4651      	mov	r1, sl
 8007980:	2300      	movs	r3, #0
 8007982:	220a      	movs	r2, #10
 8007984:	4628      	mov	r0, r5
 8007986:	f000 f9d1 	bl	8007d2c <__multadd>
 800798a:	45b0      	cmp	r8, r6
 800798c:	4682      	mov	sl, r0
 800798e:	f04f 0300 	mov.w	r3, #0
 8007992:	f04f 020a 	mov.w	r2, #10
 8007996:	4641      	mov	r1, r8
 8007998:	4628      	mov	r0, r5
 800799a:	d107      	bne.n	80079ac <_dtoa_r+0xb04>
 800799c:	f000 f9c6 	bl	8007d2c <__multadd>
 80079a0:	4680      	mov	r8, r0
 80079a2:	4606      	mov	r6, r0
 80079a4:	9b08      	ldr	r3, [sp, #32]
 80079a6:	3301      	adds	r3, #1
 80079a8:	9308      	str	r3, [sp, #32]
 80079aa:	e775      	b.n	8007898 <_dtoa_r+0x9f0>
 80079ac:	f000 f9be 	bl	8007d2c <__multadd>
 80079b0:	4631      	mov	r1, r6
 80079b2:	4680      	mov	r8, r0
 80079b4:	2300      	movs	r3, #0
 80079b6:	220a      	movs	r2, #10
 80079b8:	4628      	mov	r0, r5
 80079ba:	f000 f9b7 	bl	8007d2c <__multadd>
 80079be:	4606      	mov	r6, r0
 80079c0:	e7f0      	b.n	80079a4 <_dtoa_r+0xafc>
 80079c2:	9b08      	ldr	r3, [sp, #32]
 80079c4:	9306      	str	r3, [sp, #24]
 80079c6:	9f03      	ldr	r7, [sp, #12]
 80079c8:	4621      	mov	r1, r4
 80079ca:	4650      	mov	r0, sl
 80079cc:	f7ff f9e0 	bl	8006d90 <quorem>
 80079d0:	9b03      	ldr	r3, [sp, #12]
 80079d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80079d6:	f807 9b01 	strb.w	r9, [r7], #1
 80079da:	1afa      	subs	r2, r7, r3
 80079dc:	9b06      	ldr	r3, [sp, #24]
 80079de:	4293      	cmp	r3, r2
 80079e0:	dd07      	ble.n	80079f2 <_dtoa_r+0xb4a>
 80079e2:	4651      	mov	r1, sl
 80079e4:	2300      	movs	r3, #0
 80079e6:	220a      	movs	r2, #10
 80079e8:	4628      	mov	r0, r5
 80079ea:	f000 f99f 	bl	8007d2c <__multadd>
 80079ee:	4682      	mov	sl, r0
 80079f0:	e7ea      	b.n	80079c8 <_dtoa_r+0xb20>
 80079f2:	9b06      	ldr	r3, [sp, #24]
 80079f4:	f04f 0800 	mov.w	r8, #0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	bfcc      	ite	gt
 80079fc:	461f      	movgt	r7, r3
 80079fe:	2701      	movle	r7, #1
 8007a00:	9b03      	ldr	r3, [sp, #12]
 8007a02:	441f      	add	r7, r3
 8007a04:	4651      	mov	r1, sl
 8007a06:	2201      	movs	r2, #1
 8007a08:	4628      	mov	r0, r5
 8007a0a:	f000 fb85 	bl	8008118 <__lshift>
 8007a0e:	4621      	mov	r1, r4
 8007a10:	4682      	mov	sl, r0
 8007a12:	f000 fbed 	bl	80081f0 <__mcmp>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	dc97      	bgt.n	800794a <_dtoa_r+0xaa2>
 8007a1a:	d102      	bne.n	8007a22 <_dtoa_r+0xb7a>
 8007a1c:	f019 0f01 	tst.w	r9, #1
 8007a20:	d193      	bne.n	800794a <_dtoa_r+0xaa2>
 8007a22:	463b      	mov	r3, r7
 8007a24:	461f      	mov	r7, r3
 8007a26:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a2a:	2a30      	cmp	r2, #48	; 0x30
 8007a2c:	d0fa      	beq.n	8007a24 <_dtoa_r+0xb7c>
 8007a2e:	e6e1      	b.n	80077f4 <_dtoa_r+0x94c>
 8007a30:	9a03      	ldr	r2, [sp, #12]
 8007a32:	429a      	cmp	r2, r3
 8007a34:	d18a      	bne.n	800794c <_dtoa_r+0xaa4>
 8007a36:	2331      	movs	r3, #49	; 0x31
 8007a38:	f10b 0b01 	add.w	fp, fp, #1
 8007a3c:	e797      	b.n	800796e <_dtoa_r+0xac6>
 8007a3e:	4b0a      	ldr	r3, [pc, #40]	; (8007a68 <_dtoa_r+0xbc0>)
 8007a40:	f7ff ba9f 	b.w	8006f82 <_dtoa_r+0xda>
 8007a44:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f47f aa77 	bne.w	8006f3a <_dtoa_r+0x92>
 8007a4c:	4b07      	ldr	r3, [pc, #28]	; (8007a6c <_dtoa_r+0xbc4>)
 8007a4e:	f7ff ba98 	b.w	8006f82 <_dtoa_r+0xda>
 8007a52:	9b06      	ldr	r3, [sp, #24]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	dcb6      	bgt.n	80079c6 <_dtoa_r+0xb1e>
 8007a58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	f73f aeb5 	bgt.w	80077ca <_dtoa_r+0x922>
 8007a60:	e7b1      	b.n	80079c6 <_dtoa_r+0xb1e>
 8007a62:	bf00      	nop
 8007a64:	0800a687 	.word	0x0800a687
 8007a68:	0800a5e2 	.word	0x0800a5e2
 8007a6c:	0800a60b 	.word	0x0800a60b

08007a70 <_free_r>:
 8007a70:	b538      	push	{r3, r4, r5, lr}
 8007a72:	4605      	mov	r5, r0
 8007a74:	2900      	cmp	r1, #0
 8007a76:	d040      	beq.n	8007afa <_free_r+0x8a>
 8007a78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a7c:	1f0c      	subs	r4, r1, #4
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	bfb8      	it	lt
 8007a82:	18e4      	addlt	r4, r4, r3
 8007a84:	f000 f8e4 	bl	8007c50 <__malloc_lock>
 8007a88:	4a1c      	ldr	r2, [pc, #112]	; (8007afc <_free_r+0x8c>)
 8007a8a:	6813      	ldr	r3, [r2, #0]
 8007a8c:	b933      	cbnz	r3, 8007a9c <_free_r+0x2c>
 8007a8e:	6063      	str	r3, [r4, #4]
 8007a90:	6014      	str	r4, [r2, #0]
 8007a92:	4628      	mov	r0, r5
 8007a94:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a98:	f000 b8e0 	b.w	8007c5c <__malloc_unlock>
 8007a9c:	42a3      	cmp	r3, r4
 8007a9e:	d908      	bls.n	8007ab2 <_free_r+0x42>
 8007aa0:	6820      	ldr	r0, [r4, #0]
 8007aa2:	1821      	adds	r1, r4, r0
 8007aa4:	428b      	cmp	r3, r1
 8007aa6:	bf01      	itttt	eq
 8007aa8:	6819      	ldreq	r1, [r3, #0]
 8007aaa:	685b      	ldreq	r3, [r3, #4]
 8007aac:	1809      	addeq	r1, r1, r0
 8007aae:	6021      	streq	r1, [r4, #0]
 8007ab0:	e7ed      	b.n	8007a8e <_free_r+0x1e>
 8007ab2:	461a      	mov	r2, r3
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	b10b      	cbz	r3, 8007abc <_free_r+0x4c>
 8007ab8:	42a3      	cmp	r3, r4
 8007aba:	d9fa      	bls.n	8007ab2 <_free_r+0x42>
 8007abc:	6811      	ldr	r1, [r2, #0]
 8007abe:	1850      	adds	r0, r2, r1
 8007ac0:	42a0      	cmp	r0, r4
 8007ac2:	d10b      	bne.n	8007adc <_free_r+0x6c>
 8007ac4:	6820      	ldr	r0, [r4, #0]
 8007ac6:	4401      	add	r1, r0
 8007ac8:	1850      	adds	r0, r2, r1
 8007aca:	4283      	cmp	r3, r0
 8007acc:	6011      	str	r1, [r2, #0]
 8007ace:	d1e0      	bne.n	8007a92 <_free_r+0x22>
 8007ad0:	6818      	ldr	r0, [r3, #0]
 8007ad2:	685b      	ldr	r3, [r3, #4]
 8007ad4:	4408      	add	r0, r1
 8007ad6:	6010      	str	r0, [r2, #0]
 8007ad8:	6053      	str	r3, [r2, #4]
 8007ada:	e7da      	b.n	8007a92 <_free_r+0x22>
 8007adc:	d902      	bls.n	8007ae4 <_free_r+0x74>
 8007ade:	230c      	movs	r3, #12
 8007ae0:	602b      	str	r3, [r5, #0]
 8007ae2:	e7d6      	b.n	8007a92 <_free_r+0x22>
 8007ae4:	6820      	ldr	r0, [r4, #0]
 8007ae6:	1821      	adds	r1, r4, r0
 8007ae8:	428b      	cmp	r3, r1
 8007aea:	bf01      	itttt	eq
 8007aec:	6819      	ldreq	r1, [r3, #0]
 8007aee:	685b      	ldreq	r3, [r3, #4]
 8007af0:	1809      	addeq	r1, r1, r0
 8007af2:	6021      	streq	r1, [r4, #0]
 8007af4:	6063      	str	r3, [r4, #4]
 8007af6:	6054      	str	r4, [r2, #4]
 8007af8:	e7cb      	b.n	8007a92 <_free_r+0x22>
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	200030ac 	.word	0x200030ac

08007b00 <malloc>:
 8007b00:	4b02      	ldr	r3, [pc, #8]	; (8007b0c <malloc+0xc>)
 8007b02:	4601      	mov	r1, r0
 8007b04:	6818      	ldr	r0, [r3, #0]
 8007b06:	f000 b823 	b.w	8007b50 <_malloc_r>
 8007b0a:	bf00      	nop
 8007b0c:	20000068 	.word	0x20000068

08007b10 <sbrk_aligned>:
 8007b10:	b570      	push	{r4, r5, r6, lr}
 8007b12:	4e0e      	ldr	r6, [pc, #56]	; (8007b4c <sbrk_aligned+0x3c>)
 8007b14:	460c      	mov	r4, r1
 8007b16:	6831      	ldr	r1, [r6, #0]
 8007b18:	4605      	mov	r5, r0
 8007b1a:	b911      	cbnz	r1, 8007b22 <sbrk_aligned+0x12>
 8007b1c:	f001 ffd2 	bl	8009ac4 <_sbrk_r>
 8007b20:	6030      	str	r0, [r6, #0]
 8007b22:	4621      	mov	r1, r4
 8007b24:	4628      	mov	r0, r5
 8007b26:	f001 ffcd 	bl	8009ac4 <_sbrk_r>
 8007b2a:	1c43      	adds	r3, r0, #1
 8007b2c:	d00a      	beq.n	8007b44 <sbrk_aligned+0x34>
 8007b2e:	1cc4      	adds	r4, r0, #3
 8007b30:	f024 0403 	bic.w	r4, r4, #3
 8007b34:	42a0      	cmp	r0, r4
 8007b36:	d007      	beq.n	8007b48 <sbrk_aligned+0x38>
 8007b38:	1a21      	subs	r1, r4, r0
 8007b3a:	4628      	mov	r0, r5
 8007b3c:	f001 ffc2 	bl	8009ac4 <_sbrk_r>
 8007b40:	3001      	adds	r0, #1
 8007b42:	d101      	bne.n	8007b48 <sbrk_aligned+0x38>
 8007b44:	f04f 34ff 	mov.w	r4, #4294967295
 8007b48:	4620      	mov	r0, r4
 8007b4a:	bd70      	pop	{r4, r5, r6, pc}
 8007b4c:	200030b0 	.word	0x200030b0

08007b50 <_malloc_r>:
 8007b50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b54:	1ccd      	adds	r5, r1, #3
 8007b56:	f025 0503 	bic.w	r5, r5, #3
 8007b5a:	3508      	adds	r5, #8
 8007b5c:	2d0c      	cmp	r5, #12
 8007b5e:	bf38      	it	cc
 8007b60:	250c      	movcc	r5, #12
 8007b62:	2d00      	cmp	r5, #0
 8007b64:	4607      	mov	r7, r0
 8007b66:	db01      	blt.n	8007b6c <_malloc_r+0x1c>
 8007b68:	42a9      	cmp	r1, r5
 8007b6a:	d905      	bls.n	8007b78 <_malloc_r+0x28>
 8007b6c:	230c      	movs	r3, #12
 8007b6e:	2600      	movs	r6, #0
 8007b70:	603b      	str	r3, [r7, #0]
 8007b72:	4630      	mov	r0, r6
 8007b74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b78:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007c4c <_malloc_r+0xfc>
 8007b7c:	f000 f868 	bl	8007c50 <__malloc_lock>
 8007b80:	f8d8 3000 	ldr.w	r3, [r8]
 8007b84:	461c      	mov	r4, r3
 8007b86:	bb5c      	cbnz	r4, 8007be0 <_malloc_r+0x90>
 8007b88:	4629      	mov	r1, r5
 8007b8a:	4638      	mov	r0, r7
 8007b8c:	f7ff ffc0 	bl	8007b10 <sbrk_aligned>
 8007b90:	1c43      	adds	r3, r0, #1
 8007b92:	4604      	mov	r4, r0
 8007b94:	d155      	bne.n	8007c42 <_malloc_r+0xf2>
 8007b96:	f8d8 4000 	ldr.w	r4, [r8]
 8007b9a:	4626      	mov	r6, r4
 8007b9c:	2e00      	cmp	r6, #0
 8007b9e:	d145      	bne.n	8007c2c <_malloc_r+0xdc>
 8007ba0:	2c00      	cmp	r4, #0
 8007ba2:	d048      	beq.n	8007c36 <_malloc_r+0xe6>
 8007ba4:	6823      	ldr	r3, [r4, #0]
 8007ba6:	4631      	mov	r1, r6
 8007ba8:	4638      	mov	r0, r7
 8007baa:	eb04 0903 	add.w	r9, r4, r3
 8007bae:	f001 ff89 	bl	8009ac4 <_sbrk_r>
 8007bb2:	4581      	cmp	r9, r0
 8007bb4:	d13f      	bne.n	8007c36 <_malloc_r+0xe6>
 8007bb6:	6821      	ldr	r1, [r4, #0]
 8007bb8:	4638      	mov	r0, r7
 8007bba:	1a6d      	subs	r5, r5, r1
 8007bbc:	4629      	mov	r1, r5
 8007bbe:	f7ff ffa7 	bl	8007b10 <sbrk_aligned>
 8007bc2:	3001      	adds	r0, #1
 8007bc4:	d037      	beq.n	8007c36 <_malloc_r+0xe6>
 8007bc6:	6823      	ldr	r3, [r4, #0]
 8007bc8:	442b      	add	r3, r5
 8007bca:	6023      	str	r3, [r4, #0]
 8007bcc:	f8d8 3000 	ldr.w	r3, [r8]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d038      	beq.n	8007c46 <_malloc_r+0xf6>
 8007bd4:	685a      	ldr	r2, [r3, #4]
 8007bd6:	42a2      	cmp	r2, r4
 8007bd8:	d12b      	bne.n	8007c32 <_malloc_r+0xe2>
 8007bda:	2200      	movs	r2, #0
 8007bdc:	605a      	str	r2, [r3, #4]
 8007bde:	e00f      	b.n	8007c00 <_malloc_r+0xb0>
 8007be0:	6822      	ldr	r2, [r4, #0]
 8007be2:	1b52      	subs	r2, r2, r5
 8007be4:	d41f      	bmi.n	8007c26 <_malloc_r+0xd6>
 8007be6:	2a0b      	cmp	r2, #11
 8007be8:	d917      	bls.n	8007c1a <_malloc_r+0xca>
 8007bea:	1961      	adds	r1, r4, r5
 8007bec:	42a3      	cmp	r3, r4
 8007bee:	6025      	str	r5, [r4, #0]
 8007bf0:	bf18      	it	ne
 8007bf2:	6059      	strne	r1, [r3, #4]
 8007bf4:	6863      	ldr	r3, [r4, #4]
 8007bf6:	bf08      	it	eq
 8007bf8:	f8c8 1000 	streq.w	r1, [r8]
 8007bfc:	5162      	str	r2, [r4, r5]
 8007bfe:	604b      	str	r3, [r1, #4]
 8007c00:	4638      	mov	r0, r7
 8007c02:	f104 060b 	add.w	r6, r4, #11
 8007c06:	f000 f829 	bl	8007c5c <__malloc_unlock>
 8007c0a:	f026 0607 	bic.w	r6, r6, #7
 8007c0e:	1d23      	adds	r3, r4, #4
 8007c10:	1af2      	subs	r2, r6, r3
 8007c12:	d0ae      	beq.n	8007b72 <_malloc_r+0x22>
 8007c14:	1b9b      	subs	r3, r3, r6
 8007c16:	50a3      	str	r3, [r4, r2]
 8007c18:	e7ab      	b.n	8007b72 <_malloc_r+0x22>
 8007c1a:	42a3      	cmp	r3, r4
 8007c1c:	6862      	ldr	r2, [r4, #4]
 8007c1e:	d1dd      	bne.n	8007bdc <_malloc_r+0x8c>
 8007c20:	f8c8 2000 	str.w	r2, [r8]
 8007c24:	e7ec      	b.n	8007c00 <_malloc_r+0xb0>
 8007c26:	4623      	mov	r3, r4
 8007c28:	6864      	ldr	r4, [r4, #4]
 8007c2a:	e7ac      	b.n	8007b86 <_malloc_r+0x36>
 8007c2c:	4634      	mov	r4, r6
 8007c2e:	6876      	ldr	r6, [r6, #4]
 8007c30:	e7b4      	b.n	8007b9c <_malloc_r+0x4c>
 8007c32:	4613      	mov	r3, r2
 8007c34:	e7cc      	b.n	8007bd0 <_malloc_r+0x80>
 8007c36:	230c      	movs	r3, #12
 8007c38:	4638      	mov	r0, r7
 8007c3a:	603b      	str	r3, [r7, #0]
 8007c3c:	f000 f80e 	bl	8007c5c <__malloc_unlock>
 8007c40:	e797      	b.n	8007b72 <_malloc_r+0x22>
 8007c42:	6025      	str	r5, [r4, #0]
 8007c44:	e7dc      	b.n	8007c00 <_malloc_r+0xb0>
 8007c46:	605b      	str	r3, [r3, #4]
 8007c48:	deff      	udf	#255	; 0xff
 8007c4a:	bf00      	nop
 8007c4c:	200030ac 	.word	0x200030ac

08007c50 <__malloc_lock>:
 8007c50:	4801      	ldr	r0, [pc, #4]	; (8007c58 <__malloc_lock+0x8>)
 8007c52:	f7ff b87a 	b.w	8006d4a <__retarget_lock_acquire_recursive>
 8007c56:	bf00      	nop
 8007c58:	200030a8 	.word	0x200030a8

08007c5c <__malloc_unlock>:
 8007c5c:	4801      	ldr	r0, [pc, #4]	; (8007c64 <__malloc_unlock+0x8>)
 8007c5e:	f7ff b875 	b.w	8006d4c <__retarget_lock_release_recursive>
 8007c62:	bf00      	nop
 8007c64:	200030a8 	.word	0x200030a8

08007c68 <_Balloc>:
 8007c68:	b570      	push	{r4, r5, r6, lr}
 8007c6a:	69c6      	ldr	r6, [r0, #28]
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	460d      	mov	r5, r1
 8007c70:	b976      	cbnz	r6, 8007c90 <_Balloc+0x28>
 8007c72:	2010      	movs	r0, #16
 8007c74:	f7ff ff44 	bl	8007b00 <malloc>
 8007c78:	4602      	mov	r2, r0
 8007c7a:	61e0      	str	r0, [r4, #28]
 8007c7c:	b920      	cbnz	r0, 8007c88 <_Balloc+0x20>
 8007c7e:	216b      	movs	r1, #107	; 0x6b
 8007c80:	4b17      	ldr	r3, [pc, #92]	; (8007ce0 <_Balloc+0x78>)
 8007c82:	4818      	ldr	r0, [pc, #96]	; (8007ce4 <_Balloc+0x7c>)
 8007c84:	f001 ff34 	bl	8009af0 <__assert_func>
 8007c88:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c8c:	6006      	str	r6, [r0, #0]
 8007c8e:	60c6      	str	r6, [r0, #12]
 8007c90:	69e6      	ldr	r6, [r4, #28]
 8007c92:	68f3      	ldr	r3, [r6, #12]
 8007c94:	b183      	cbz	r3, 8007cb8 <_Balloc+0x50>
 8007c96:	69e3      	ldr	r3, [r4, #28]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c9e:	b9b8      	cbnz	r0, 8007cd0 <_Balloc+0x68>
 8007ca0:	2101      	movs	r1, #1
 8007ca2:	fa01 f605 	lsl.w	r6, r1, r5
 8007ca6:	1d72      	adds	r2, r6, #5
 8007ca8:	4620      	mov	r0, r4
 8007caa:	0092      	lsls	r2, r2, #2
 8007cac:	f001 ff3e 	bl	8009b2c <_calloc_r>
 8007cb0:	b160      	cbz	r0, 8007ccc <_Balloc+0x64>
 8007cb2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cb6:	e00e      	b.n	8007cd6 <_Balloc+0x6e>
 8007cb8:	2221      	movs	r2, #33	; 0x21
 8007cba:	2104      	movs	r1, #4
 8007cbc:	4620      	mov	r0, r4
 8007cbe:	f001 ff35 	bl	8009b2c <_calloc_r>
 8007cc2:	69e3      	ldr	r3, [r4, #28]
 8007cc4:	60f0      	str	r0, [r6, #12]
 8007cc6:	68db      	ldr	r3, [r3, #12]
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d1e4      	bne.n	8007c96 <_Balloc+0x2e>
 8007ccc:	2000      	movs	r0, #0
 8007cce:	bd70      	pop	{r4, r5, r6, pc}
 8007cd0:	6802      	ldr	r2, [r0, #0]
 8007cd2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007cdc:	e7f7      	b.n	8007cce <_Balloc+0x66>
 8007cde:	bf00      	nop
 8007ce0:	0800a618 	.word	0x0800a618
 8007ce4:	0800a698 	.word	0x0800a698

08007ce8 <_Bfree>:
 8007ce8:	b570      	push	{r4, r5, r6, lr}
 8007cea:	69c6      	ldr	r6, [r0, #28]
 8007cec:	4605      	mov	r5, r0
 8007cee:	460c      	mov	r4, r1
 8007cf0:	b976      	cbnz	r6, 8007d10 <_Bfree+0x28>
 8007cf2:	2010      	movs	r0, #16
 8007cf4:	f7ff ff04 	bl	8007b00 <malloc>
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	61e8      	str	r0, [r5, #28]
 8007cfc:	b920      	cbnz	r0, 8007d08 <_Bfree+0x20>
 8007cfe:	218f      	movs	r1, #143	; 0x8f
 8007d00:	4b08      	ldr	r3, [pc, #32]	; (8007d24 <_Bfree+0x3c>)
 8007d02:	4809      	ldr	r0, [pc, #36]	; (8007d28 <_Bfree+0x40>)
 8007d04:	f001 fef4 	bl	8009af0 <__assert_func>
 8007d08:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d0c:	6006      	str	r6, [r0, #0]
 8007d0e:	60c6      	str	r6, [r0, #12]
 8007d10:	b13c      	cbz	r4, 8007d22 <_Bfree+0x3a>
 8007d12:	69eb      	ldr	r3, [r5, #28]
 8007d14:	6862      	ldr	r2, [r4, #4]
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d1c:	6021      	str	r1, [r4, #0]
 8007d1e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d22:	bd70      	pop	{r4, r5, r6, pc}
 8007d24:	0800a618 	.word	0x0800a618
 8007d28:	0800a698 	.word	0x0800a698

08007d2c <__multadd>:
 8007d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d30:	4607      	mov	r7, r0
 8007d32:	460c      	mov	r4, r1
 8007d34:	461e      	mov	r6, r3
 8007d36:	2000      	movs	r0, #0
 8007d38:	690d      	ldr	r5, [r1, #16]
 8007d3a:	f101 0c14 	add.w	ip, r1, #20
 8007d3e:	f8dc 3000 	ldr.w	r3, [ip]
 8007d42:	3001      	adds	r0, #1
 8007d44:	b299      	uxth	r1, r3
 8007d46:	fb02 6101 	mla	r1, r2, r1, r6
 8007d4a:	0c1e      	lsrs	r6, r3, #16
 8007d4c:	0c0b      	lsrs	r3, r1, #16
 8007d4e:	fb02 3306 	mla	r3, r2, r6, r3
 8007d52:	b289      	uxth	r1, r1
 8007d54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d58:	4285      	cmp	r5, r0
 8007d5a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d5e:	f84c 1b04 	str.w	r1, [ip], #4
 8007d62:	dcec      	bgt.n	8007d3e <__multadd+0x12>
 8007d64:	b30e      	cbz	r6, 8007daa <__multadd+0x7e>
 8007d66:	68a3      	ldr	r3, [r4, #8]
 8007d68:	42ab      	cmp	r3, r5
 8007d6a:	dc19      	bgt.n	8007da0 <__multadd+0x74>
 8007d6c:	6861      	ldr	r1, [r4, #4]
 8007d6e:	4638      	mov	r0, r7
 8007d70:	3101      	adds	r1, #1
 8007d72:	f7ff ff79 	bl	8007c68 <_Balloc>
 8007d76:	4680      	mov	r8, r0
 8007d78:	b928      	cbnz	r0, 8007d86 <__multadd+0x5a>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	21ba      	movs	r1, #186	; 0xba
 8007d7e:	4b0c      	ldr	r3, [pc, #48]	; (8007db0 <__multadd+0x84>)
 8007d80:	480c      	ldr	r0, [pc, #48]	; (8007db4 <__multadd+0x88>)
 8007d82:	f001 feb5 	bl	8009af0 <__assert_func>
 8007d86:	6922      	ldr	r2, [r4, #16]
 8007d88:	f104 010c 	add.w	r1, r4, #12
 8007d8c:	3202      	adds	r2, #2
 8007d8e:	0092      	lsls	r2, r2, #2
 8007d90:	300c      	adds	r0, #12
 8007d92:	f7fe ffea 	bl	8006d6a <memcpy>
 8007d96:	4621      	mov	r1, r4
 8007d98:	4638      	mov	r0, r7
 8007d9a:	f7ff ffa5 	bl	8007ce8 <_Bfree>
 8007d9e:	4644      	mov	r4, r8
 8007da0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007da4:	3501      	adds	r5, #1
 8007da6:	615e      	str	r6, [r3, #20]
 8007da8:	6125      	str	r5, [r4, #16]
 8007daa:	4620      	mov	r0, r4
 8007dac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007db0:	0800a687 	.word	0x0800a687
 8007db4:	0800a698 	.word	0x0800a698

08007db8 <__s2b>:
 8007db8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dbc:	4615      	mov	r5, r2
 8007dbe:	2209      	movs	r2, #9
 8007dc0:	461f      	mov	r7, r3
 8007dc2:	3308      	adds	r3, #8
 8007dc4:	460c      	mov	r4, r1
 8007dc6:	fb93 f3f2 	sdiv	r3, r3, r2
 8007dca:	4606      	mov	r6, r0
 8007dcc:	2201      	movs	r2, #1
 8007dce:	2100      	movs	r1, #0
 8007dd0:	429a      	cmp	r2, r3
 8007dd2:	db09      	blt.n	8007de8 <__s2b+0x30>
 8007dd4:	4630      	mov	r0, r6
 8007dd6:	f7ff ff47 	bl	8007c68 <_Balloc>
 8007dda:	b940      	cbnz	r0, 8007dee <__s2b+0x36>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	21d3      	movs	r1, #211	; 0xd3
 8007de0:	4b18      	ldr	r3, [pc, #96]	; (8007e44 <__s2b+0x8c>)
 8007de2:	4819      	ldr	r0, [pc, #100]	; (8007e48 <__s2b+0x90>)
 8007de4:	f001 fe84 	bl	8009af0 <__assert_func>
 8007de8:	0052      	lsls	r2, r2, #1
 8007dea:	3101      	adds	r1, #1
 8007dec:	e7f0      	b.n	8007dd0 <__s2b+0x18>
 8007dee:	9b08      	ldr	r3, [sp, #32]
 8007df0:	2d09      	cmp	r5, #9
 8007df2:	6143      	str	r3, [r0, #20]
 8007df4:	f04f 0301 	mov.w	r3, #1
 8007df8:	6103      	str	r3, [r0, #16]
 8007dfa:	dd16      	ble.n	8007e2a <__s2b+0x72>
 8007dfc:	f104 0909 	add.w	r9, r4, #9
 8007e00:	46c8      	mov	r8, r9
 8007e02:	442c      	add	r4, r5
 8007e04:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007e08:	4601      	mov	r1, r0
 8007e0a:	220a      	movs	r2, #10
 8007e0c:	4630      	mov	r0, r6
 8007e0e:	3b30      	subs	r3, #48	; 0x30
 8007e10:	f7ff ff8c 	bl	8007d2c <__multadd>
 8007e14:	45a0      	cmp	r8, r4
 8007e16:	d1f5      	bne.n	8007e04 <__s2b+0x4c>
 8007e18:	f1a5 0408 	sub.w	r4, r5, #8
 8007e1c:	444c      	add	r4, r9
 8007e1e:	1b2d      	subs	r5, r5, r4
 8007e20:	1963      	adds	r3, r4, r5
 8007e22:	42bb      	cmp	r3, r7
 8007e24:	db04      	blt.n	8007e30 <__s2b+0x78>
 8007e26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e2a:	2509      	movs	r5, #9
 8007e2c:	340a      	adds	r4, #10
 8007e2e:	e7f6      	b.n	8007e1e <__s2b+0x66>
 8007e30:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007e34:	4601      	mov	r1, r0
 8007e36:	220a      	movs	r2, #10
 8007e38:	4630      	mov	r0, r6
 8007e3a:	3b30      	subs	r3, #48	; 0x30
 8007e3c:	f7ff ff76 	bl	8007d2c <__multadd>
 8007e40:	e7ee      	b.n	8007e20 <__s2b+0x68>
 8007e42:	bf00      	nop
 8007e44:	0800a687 	.word	0x0800a687
 8007e48:	0800a698 	.word	0x0800a698

08007e4c <__hi0bits>:
 8007e4c:	0c02      	lsrs	r2, r0, #16
 8007e4e:	0412      	lsls	r2, r2, #16
 8007e50:	4603      	mov	r3, r0
 8007e52:	b9ca      	cbnz	r2, 8007e88 <__hi0bits+0x3c>
 8007e54:	0403      	lsls	r3, r0, #16
 8007e56:	2010      	movs	r0, #16
 8007e58:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007e5c:	bf04      	itt	eq
 8007e5e:	021b      	lsleq	r3, r3, #8
 8007e60:	3008      	addeq	r0, #8
 8007e62:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007e66:	bf04      	itt	eq
 8007e68:	011b      	lsleq	r3, r3, #4
 8007e6a:	3004      	addeq	r0, #4
 8007e6c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007e70:	bf04      	itt	eq
 8007e72:	009b      	lsleq	r3, r3, #2
 8007e74:	3002      	addeq	r0, #2
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	db05      	blt.n	8007e86 <__hi0bits+0x3a>
 8007e7a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007e7e:	f100 0001 	add.w	r0, r0, #1
 8007e82:	bf08      	it	eq
 8007e84:	2020      	moveq	r0, #32
 8007e86:	4770      	bx	lr
 8007e88:	2000      	movs	r0, #0
 8007e8a:	e7e5      	b.n	8007e58 <__hi0bits+0xc>

08007e8c <__lo0bits>:
 8007e8c:	6803      	ldr	r3, [r0, #0]
 8007e8e:	4602      	mov	r2, r0
 8007e90:	f013 0007 	ands.w	r0, r3, #7
 8007e94:	d00b      	beq.n	8007eae <__lo0bits+0x22>
 8007e96:	07d9      	lsls	r1, r3, #31
 8007e98:	d421      	bmi.n	8007ede <__lo0bits+0x52>
 8007e9a:	0798      	lsls	r0, r3, #30
 8007e9c:	bf49      	itett	mi
 8007e9e:	085b      	lsrmi	r3, r3, #1
 8007ea0:	089b      	lsrpl	r3, r3, #2
 8007ea2:	2001      	movmi	r0, #1
 8007ea4:	6013      	strmi	r3, [r2, #0]
 8007ea6:	bf5c      	itt	pl
 8007ea8:	2002      	movpl	r0, #2
 8007eaa:	6013      	strpl	r3, [r2, #0]
 8007eac:	4770      	bx	lr
 8007eae:	b299      	uxth	r1, r3
 8007eb0:	b909      	cbnz	r1, 8007eb6 <__lo0bits+0x2a>
 8007eb2:	2010      	movs	r0, #16
 8007eb4:	0c1b      	lsrs	r3, r3, #16
 8007eb6:	b2d9      	uxtb	r1, r3
 8007eb8:	b909      	cbnz	r1, 8007ebe <__lo0bits+0x32>
 8007eba:	3008      	adds	r0, #8
 8007ebc:	0a1b      	lsrs	r3, r3, #8
 8007ebe:	0719      	lsls	r1, r3, #28
 8007ec0:	bf04      	itt	eq
 8007ec2:	091b      	lsreq	r3, r3, #4
 8007ec4:	3004      	addeq	r0, #4
 8007ec6:	0799      	lsls	r1, r3, #30
 8007ec8:	bf04      	itt	eq
 8007eca:	089b      	lsreq	r3, r3, #2
 8007ecc:	3002      	addeq	r0, #2
 8007ece:	07d9      	lsls	r1, r3, #31
 8007ed0:	d403      	bmi.n	8007eda <__lo0bits+0x4e>
 8007ed2:	085b      	lsrs	r3, r3, #1
 8007ed4:	f100 0001 	add.w	r0, r0, #1
 8007ed8:	d003      	beq.n	8007ee2 <__lo0bits+0x56>
 8007eda:	6013      	str	r3, [r2, #0]
 8007edc:	4770      	bx	lr
 8007ede:	2000      	movs	r0, #0
 8007ee0:	4770      	bx	lr
 8007ee2:	2020      	movs	r0, #32
 8007ee4:	4770      	bx	lr
	...

08007ee8 <__i2b>:
 8007ee8:	b510      	push	{r4, lr}
 8007eea:	460c      	mov	r4, r1
 8007eec:	2101      	movs	r1, #1
 8007eee:	f7ff febb 	bl	8007c68 <_Balloc>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	b928      	cbnz	r0, 8007f02 <__i2b+0x1a>
 8007ef6:	f240 1145 	movw	r1, #325	; 0x145
 8007efa:	4b04      	ldr	r3, [pc, #16]	; (8007f0c <__i2b+0x24>)
 8007efc:	4804      	ldr	r0, [pc, #16]	; (8007f10 <__i2b+0x28>)
 8007efe:	f001 fdf7 	bl	8009af0 <__assert_func>
 8007f02:	2301      	movs	r3, #1
 8007f04:	6144      	str	r4, [r0, #20]
 8007f06:	6103      	str	r3, [r0, #16]
 8007f08:	bd10      	pop	{r4, pc}
 8007f0a:	bf00      	nop
 8007f0c:	0800a687 	.word	0x0800a687
 8007f10:	0800a698 	.word	0x0800a698

08007f14 <__multiply>:
 8007f14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f18:	4691      	mov	r9, r2
 8007f1a:	690a      	ldr	r2, [r1, #16]
 8007f1c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007f20:	460c      	mov	r4, r1
 8007f22:	429a      	cmp	r2, r3
 8007f24:	bfbe      	ittt	lt
 8007f26:	460b      	movlt	r3, r1
 8007f28:	464c      	movlt	r4, r9
 8007f2a:	4699      	movlt	r9, r3
 8007f2c:	6927      	ldr	r7, [r4, #16]
 8007f2e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007f32:	68a3      	ldr	r3, [r4, #8]
 8007f34:	6861      	ldr	r1, [r4, #4]
 8007f36:	eb07 060a 	add.w	r6, r7, sl
 8007f3a:	42b3      	cmp	r3, r6
 8007f3c:	b085      	sub	sp, #20
 8007f3e:	bfb8      	it	lt
 8007f40:	3101      	addlt	r1, #1
 8007f42:	f7ff fe91 	bl	8007c68 <_Balloc>
 8007f46:	b930      	cbnz	r0, 8007f56 <__multiply+0x42>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007f4e:	4b43      	ldr	r3, [pc, #268]	; (800805c <__multiply+0x148>)
 8007f50:	4843      	ldr	r0, [pc, #268]	; (8008060 <__multiply+0x14c>)
 8007f52:	f001 fdcd 	bl	8009af0 <__assert_func>
 8007f56:	f100 0514 	add.w	r5, r0, #20
 8007f5a:	462b      	mov	r3, r5
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007f62:	4543      	cmp	r3, r8
 8007f64:	d321      	bcc.n	8007faa <__multiply+0x96>
 8007f66:	f104 0314 	add.w	r3, r4, #20
 8007f6a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007f6e:	f109 0314 	add.w	r3, r9, #20
 8007f72:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007f76:	9202      	str	r2, [sp, #8]
 8007f78:	1b3a      	subs	r2, r7, r4
 8007f7a:	3a15      	subs	r2, #21
 8007f7c:	f022 0203 	bic.w	r2, r2, #3
 8007f80:	3204      	adds	r2, #4
 8007f82:	f104 0115 	add.w	r1, r4, #21
 8007f86:	428f      	cmp	r7, r1
 8007f88:	bf38      	it	cc
 8007f8a:	2204      	movcc	r2, #4
 8007f8c:	9201      	str	r2, [sp, #4]
 8007f8e:	9a02      	ldr	r2, [sp, #8]
 8007f90:	9303      	str	r3, [sp, #12]
 8007f92:	429a      	cmp	r2, r3
 8007f94:	d80c      	bhi.n	8007fb0 <__multiply+0x9c>
 8007f96:	2e00      	cmp	r6, #0
 8007f98:	dd03      	ble.n	8007fa2 <__multiply+0x8e>
 8007f9a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d05a      	beq.n	8008058 <__multiply+0x144>
 8007fa2:	6106      	str	r6, [r0, #16]
 8007fa4:	b005      	add	sp, #20
 8007fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007faa:	f843 2b04 	str.w	r2, [r3], #4
 8007fae:	e7d8      	b.n	8007f62 <__multiply+0x4e>
 8007fb0:	f8b3 a000 	ldrh.w	sl, [r3]
 8007fb4:	f1ba 0f00 	cmp.w	sl, #0
 8007fb8:	d023      	beq.n	8008002 <__multiply+0xee>
 8007fba:	46a9      	mov	r9, r5
 8007fbc:	f04f 0c00 	mov.w	ip, #0
 8007fc0:	f104 0e14 	add.w	lr, r4, #20
 8007fc4:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007fc8:	f8d9 1000 	ldr.w	r1, [r9]
 8007fcc:	fa1f fb82 	uxth.w	fp, r2
 8007fd0:	b289      	uxth	r1, r1
 8007fd2:	fb0a 110b 	mla	r1, sl, fp, r1
 8007fd6:	4461      	add	r1, ip
 8007fd8:	f8d9 c000 	ldr.w	ip, [r9]
 8007fdc:	0c12      	lsrs	r2, r2, #16
 8007fde:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007fe2:	fb0a c202 	mla	r2, sl, r2, ip
 8007fe6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007fea:	b289      	uxth	r1, r1
 8007fec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007ff0:	4577      	cmp	r7, lr
 8007ff2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007ff6:	f849 1b04 	str.w	r1, [r9], #4
 8007ffa:	d8e3      	bhi.n	8007fc4 <__multiply+0xb0>
 8007ffc:	9a01      	ldr	r2, [sp, #4]
 8007ffe:	f845 c002 	str.w	ip, [r5, r2]
 8008002:	9a03      	ldr	r2, [sp, #12]
 8008004:	3304      	adds	r3, #4
 8008006:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800800a:	f1b9 0f00 	cmp.w	r9, #0
 800800e:	d021      	beq.n	8008054 <__multiply+0x140>
 8008010:	46ae      	mov	lr, r5
 8008012:	f04f 0a00 	mov.w	sl, #0
 8008016:	6829      	ldr	r1, [r5, #0]
 8008018:	f104 0c14 	add.w	ip, r4, #20
 800801c:	f8bc b000 	ldrh.w	fp, [ip]
 8008020:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008024:	b289      	uxth	r1, r1
 8008026:	fb09 220b 	mla	r2, r9, fp, r2
 800802a:	4452      	add	r2, sl
 800802c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008030:	f84e 1b04 	str.w	r1, [lr], #4
 8008034:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008038:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800803c:	f8be 1000 	ldrh.w	r1, [lr]
 8008040:	4567      	cmp	r7, ip
 8008042:	fb09 110a 	mla	r1, r9, sl, r1
 8008046:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800804a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800804e:	d8e5      	bhi.n	800801c <__multiply+0x108>
 8008050:	9a01      	ldr	r2, [sp, #4]
 8008052:	50a9      	str	r1, [r5, r2]
 8008054:	3504      	adds	r5, #4
 8008056:	e79a      	b.n	8007f8e <__multiply+0x7a>
 8008058:	3e01      	subs	r6, #1
 800805a:	e79c      	b.n	8007f96 <__multiply+0x82>
 800805c:	0800a687 	.word	0x0800a687
 8008060:	0800a698 	.word	0x0800a698

08008064 <__pow5mult>:
 8008064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008068:	4615      	mov	r5, r2
 800806a:	f012 0203 	ands.w	r2, r2, #3
 800806e:	4606      	mov	r6, r0
 8008070:	460f      	mov	r7, r1
 8008072:	d007      	beq.n	8008084 <__pow5mult+0x20>
 8008074:	4c25      	ldr	r4, [pc, #148]	; (800810c <__pow5mult+0xa8>)
 8008076:	3a01      	subs	r2, #1
 8008078:	2300      	movs	r3, #0
 800807a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800807e:	f7ff fe55 	bl	8007d2c <__multadd>
 8008082:	4607      	mov	r7, r0
 8008084:	10ad      	asrs	r5, r5, #2
 8008086:	d03d      	beq.n	8008104 <__pow5mult+0xa0>
 8008088:	69f4      	ldr	r4, [r6, #28]
 800808a:	b97c      	cbnz	r4, 80080ac <__pow5mult+0x48>
 800808c:	2010      	movs	r0, #16
 800808e:	f7ff fd37 	bl	8007b00 <malloc>
 8008092:	4602      	mov	r2, r0
 8008094:	61f0      	str	r0, [r6, #28]
 8008096:	b928      	cbnz	r0, 80080a4 <__pow5mult+0x40>
 8008098:	f240 11b3 	movw	r1, #435	; 0x1b3
 800809c:	4b1c      	ldr	r3, [pc, #112]	; (8008110 <__pow5mult+0xac>)
 800809e:	481d      	ldr	r0, [pc, #116]	; (8008114 <__pow5mult+0xb0>)
 80080a0:	f001 fd26 	bl	8009af0 <__assert_func>
 80080a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80080a8:	6004      	str	r4, [r0, #0]
 80080aa:	60c4      	str	r4, [r0, #12]
 80080ac:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80080b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80080b4:	b94c      	cbnz	r4, 80080ca <__pow5mult+0x66>
 80080b6:	f240 2171 	movw	r1, #625	; 0x271
 80080ba:	4630      	mov	r0, r6
 80080bc:	f7ff ff14 	bl	8007ee8 <__i2b>
 80080c0:	2300      	movs	r3, #0
 80080c2:	4604      	mov	r4, r0
 80080c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80080c8:	6003      	str	r3, [r0, #0]
 80080ca:	f04f 0900 	mov.w	r9, #0
 80080ce:	07eb      	lsls	r3, r5, #31
 80080d0:	d50a      	bpl.n	80080e8 <__pow5mult+0x84>
 80080d2:	4639      	mov	r1, r7
 80080d4:	4622      	mov	r2, r4
 80080d6:	4630      	mov	r0, r6
 80080d8:	f7ff ff1c 	bl	8007f14 <__multiply>
 80080dc:	4680      	mov	r8, r0
 80080de:	4639      	mov	r1, r7
 80080e0:	4630      	mov	r0, r6
 80080e2:	f7ff fe01 	bl	8007ce8 <_Bfree>
 80080e6:	4647      	mov	r7, r8
 80080e8:	106d      	asrs	r5, r5, #1
 80080ea:	d00b      	beq.n	8008104 <__pow5mult+0xa0>
 80080ec:	6820      	ldr	r0, [r4, #0]
 80080ee:	b938      	cbnz	r0, 8008100 <__pow5mult+0x9c>
 80080f0:	4622      	mov	r2, r4
 80080f2:	4621      	mov	r1, r4
 80080f4:	4630      	mov	r0, r6
 80080f6:	f7ff ff0d 	bl	8007f14 <__multiply>
 80080fa:	6020      	str	r0, [r4, #0]
 80080fc:	f8c0 9000 	str.w	r9, [r0]
 8008100:	4604      	mov	r4, r0
 8008102:	e7e4      	b.n	80080ce <__pow5mult+0x6a>
 8008104:	4638      	mov	r0, r7
 8008106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800810a:	bf00      	nop
 800810c:	0800a7e8 	.word	0x0800a7e8
 8008110:	0800a618 	.word	0x0800a618
 8008114:	0800a698 	.word	0x0800a698

08008118 <__lshift>:
 8008118:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800811c:	460c      	mov	r4, r1
 800811e:	4607      	mov	r7, r0
 8008120:	4691      	mov	r9, r2
 8008122:	6923      	ldr	r3, [r4, #16]
 8008124:	6849      	ldr	r1, [r1, #4]
 8008126:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800812a:	68a3      	ldr	r3, [r4, #8]
 800812c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008130:	f108 0601 	add.w	r6, r8, #1
 8008134:	42b3      	cmp	r3, r6
 8008136:	db0b      	blt.n	8008150 <__lshift+0x38>
 8008138:	4638      	mov	r0, r7
 800813a:	f7ff fd95 	bl	8007c68 <_Balloc>
 800813e:	4605      	mov	r5, r0
 8008140:	b948      	cbnz	r0, 8008156 <__lshift+0x3e>
 8008142:	4602      	mov	r2, r0
 8008144:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008148:	4b27      	ldr	r3, [pc, #156]	; (80081e8 <__lshift+0xd0>)
 800814a:	4828      	ldr	r0, [pc, #160]	; (80081ec <__lshift+0xd4>)
 800814c:	f001 fcd0 	bl	8009af0 <__assert_func>
 8008150:	3101      	adds	r1, #1
 8008152:	005b      	lsls	r3, r3, #1
 8008154:	e7ee      	b.n	8008134 <__lshift+0x1c>
 8008156:	2300      	movs	r3, #0
 8008158:	f100 0114 	add.w	r1, r0, #20
 800815c:	f100 0210 	add.w	r2, r0, #16
 8008160:	4618      	mov	r0, r3
 8008162:	4553      	cmp	r3, sl
 8008164:	db33      	blt.n	80081ce <__lshift+0xb6>
 8008166:	6920      	ldr	r0, [r4, #16]
 8008168:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800816c:	f104 0314 	add.w	r3, r4, #20
 8008170:	f019 091f 	ands.w	r9, r9, #31
 8008174:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008178:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800817c:	d02b      	beq.n	80081d6 <__lshift+0xbe>
 800817e:	468a      	mov	sl, r1
 8008180:	2200      	movs	r2, #0
 8008182:	f1c9 0e20 	rsb	lr, r9, #32
 8008186:	6818      	ldr	r0, [r3, #0]
 8008188:	fa00 f009 	lsl.w	r0, r0, r9
 800818c:	4310      	orrs	r0, r2
 800818e:	f84a 0b04 	str.w	r0, [sl], #4
 8008192:	f853 2b04 	ldr.w	r2, [r3], #4
 8008196:	459c      	cmp	ip, r3
 8008198:	fa22 f20e 	lsr.w	r2, r2, lr
 800819c:	d8f3      	bhi.n	8008186 <__lshift+0x6e>
 800819e:	ebac 0304 	sub.w	r3, ip, r4
 80081a2:	3b15      	subs	r3, #21
 80081a4:	f023 0303 	bic.w	r3, r3, #3
 80081a8:	3304      	adds	r3, #4
 80081aa:	f104 0015 	add.w	r0, r4, #21
 80081ae:	4584      	cmp	ip, r0
 80081b0:	bf38      	it	cc
 80081b2:	2304      	movcc	r3, #4
 80081b4:	50ca      	str	r2, [r1, r3]
 80081b6:	b10a      	cbz	r2, 80081bc <__lshift+0xa4>
 80081b8:	f108 0602 	add.w	r6, r8, #2
 80081bc:	3e01      	subs	r6, #1
 80081be:	4638      	mov	r0, r7
 80081c0:	4621      	mov	r1, r4
 80081c2:	612e      	str	r6, [r5, #16]
 80081c4:	f7ff fd90 	bl	8007ce8 <_Bfree>
 80081c8:	4628      	mov	r0, r5
 80081ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80081d2:	3301      	adds	r3, #1
 80081d4:	e7c5      	b.n	8008162 <__lshift+0x4a>
 80081d6:	3904      	subs	r1, #4
 80081d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80081dc:	459c      	cmp	ip, r3
 80081de:	f841 2f04 	str.w	r2, [r1, #4]!
 80081e2:	d8f9      	bhi.n	80081d8 <__lshift+0xc0>
 80081e4:	e7ea      	b.n	80081bc <__lshift+0xa4>
 80081e6:	bf00      	nop
 80081e8:	0800a687 	.word	0x0800a687
 80081ec:	0800a698 	.word	0x0800a698

080081f0 <__mcmp>:
 80081f0:	4603      	mov	r3, r0
 80081f2:	690a      	ldr	r2, [r1, #16]
 80081f4:	6900      	ldr	r0, [r0, #16]
 80081f6:	b530      	push	{r4, r5, lr}
 80081f8:	1a80      	subs	r0, r0, r2
 80081fa:	d10d      	bne.n	8008218 <__mcmp+0x28>
 80081fc:	3314      	adds	r3, #20
 80081fe:	3114      	adds	r1, #20
 8008200:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008204:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008208:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800820c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008210:	4295      	cmp	r5, r2
 8008212:	d002      	beq.n	800821a <__mcmp+0x2a>
 8008214:	d304      	bcc.n	8008220 <__mcmp+0x30>
 8008216:	2001      	movs	r0, #1
 8008218:	bd30      	pop	{r4, r5, pc}
 800821a:	42a3      	cmp	r3, r4
 800821c:	d3f4      	bcc.n	8008208 <__mcmp+0x18>
 800821e:	e7fb      	b.n	8008218 <__mcmp+0x28>
 8008220:	f04f 30ff 	mov.w	r0, #4294967295
 8008224:	e7f8      	b.n	8008218 <__mcmp+0x28>
	...

08008228 <__mdiff>:
 8008228:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800822c:	460d      	mov	r5, r1
 800822e:	4607      	mov	r7, r0
 8008230:	4611      	mov	r1, r2
 8008232:	4628      	mov	r0, r5
 8008234:	4614      	mov	r4, r2
 8008236:	f7ff ffdb 	bl	80081f0 <__mcmp>
 800823a:	1e06      	subs	r6, r0, #0
 800823c:	d111      	bne.n	8008262 <__mdiff+0x3a>
 800823e:	4631      	mov	r1, r6
 8008240:	4638      	mov	r0, r7
 8008242:	f7ff fd11 	bl	8007c68 <_Balloc>
 8008246:	4602      	mov	r2, r0
 8008248:	b928      	cbnz	r0, 8008256 <__mdiff+0x2e>
 800824a:	f240 2137 	movw	r1, #567	; 0x237
 800824e:	4b3a      	ldr	r3, [pc, #232]	; (8008338 <__mdiff+0x110>)
 8008250:	483a      	ldr	r0, [pc, #232]	; (800833c <__mdiff+0x114>)
 8008252:	f001 fc4d 	bl	8009af0 <__assert_func>
 8008256:	2301      	movs	r3, #1
 8008258:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800825c:	4610      	mov	r0, r2
 800825e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008262:	bfa4      	itt	ge
 8008264:	4623      	movge	r3, r4
 8008266:	462c      	movge	r4, r5
 8008268:	4638      	mov	r0, r7
 800826a:	6861      	ldr	r1, [r4, #4]
 800826c:	bfa6      	itte	ge
 800826e:	461d      	movge	r5, r3
 8008270:	2600      	movge	r6, #0
 8008272:	2601      	movlt	r6, #1
 8008274:	f7ff fcf8 	bl	8007c68 <_Balloc>
 8008278:	4602      	mov	r2, r0
 800827a:	b918      	cbnz	r0, 8008284 <__mdiff+0x5c>
 800827c:	f240 2145 	movw	r1, #581	; 0x245
 8008280:	4b2d      	ldr	r3, [pc, #180]	; (8008338 <__mdiff+0x110>)
 8008282:	e7e5      	b.n	8008250 <__mdiff+0x28>
 8008284:	f102 0814 	add.w	r8, r2, #20
 8008288:	46c2      	mov	sl, r8
 800828a:	f04f 0c00 	mov.w	ip, #0
 800828e:	6927      	ldr	r7, [r4, #16]
 8008290:	60c6      	str	r6, [r0, #12]
 8008292:	692e      	ldr	r6, [r5, #16]
 8008294:	f104 0014 	add.w	r0, r4, #20
 8008298:	f105 0914 	add.w	r9, r5, #20
 800829c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80082a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80082a4:	3410      	adds	r4, #16
 80082a6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80082aa:	f859 3b04 	ldr.w	r3, [r9], #4
 80082ae:	fa1f f18b 	uxth.w	r1, fp
 80082b2:	4461      	add	r1, ip
 80082b4:	fa1f fc83 	uxth.w	ip, r3
 80082b8:	0c1b      	lsrs	r3, r3, #16
 80082ba:	eba1 010c 	sub.w	r1, r1, ip
 80082be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80082c2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80082c6:	b289      	uxth	r1, r1
 80082c8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80082cc:	454e      	cmp	r6, r9
 80082ce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80082d2:	f84a 1b04 	str.w	r1, [sl], #4
 80082d6:	d8e6      	bhi.n	80082a6 <__mdiff+0x7e>
 80082d8:	1b73      	subs	r3, r6, r5
 80082da:	3b15      	subs	r3, #21
 80082dc:	f023 0303 	bic.w	r3, r3, #3
 80082e0:	3515      	adds	r5, #21
 80082e2:	3304      	adds	r3, #4
 80082e4:	42ae      	cmp	r6, r5
 80082e6:	bf38      	it	cc
 80082e8:	2304      	movcc	r3, #4
 80082ea:	4418      	add	r0, r3
 80082ec:	4443      	add	r3, r8
 80082ee:	461e      	mov	r6, r3
 80082f0:	4605      	mov	r5, r0
 80082f2:	4575      	cmp	r5, lr
 80082f4:	d30e      	bcc.n	8008314 <__mdiff+0xec>
 80082f6:	f10e 0103 	add.w	r1, lr, #3
 80082fa:	1a09      	subs	r1, r1, r0
 80082fc:	f021 0103 	bic.w	r1, r1, #3
 8008300:	3803      	subs	r0, #3
 8008302:	4586      	cmp	lr, r0
 8008304:	bf38      	it	cc
 8008306:	2100      	movcc	r1, #0
 8008308:	440b      	add	r3, r1
 800830a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800830e:	b189      	cbz	r1, 8008334 <__mdiff+0x10c>
 8008310:	6117      	str	r7, [r2, #16]
 8008312:	e7a3      	b.n	800825c <__mdiff+0x34>
 8008314:	f855 8b04 	ldr.w	r8, [r5], #4
 8008318:	fa1f f188 	uxth.w	r1, r8
 800831c:	4461      	add	r1, ip
 800831e:	140c      	asrs	r4, r1, #16
 8008320:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008324:	b289      	uxth	r1, r1
 8008326:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800832a:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800832e:	f846 1b04 	str.w	r1, [r6], #4
 8008332:	e7de      	b.n	80082f2 <__mdiff+0xca>
 8008334:	3f01      	subs	r7, #1
 8008336:	e7e8      	b.n	800830a <__mdiff+0xe2>
 8008338:	0800a687 	.word	0x0800a687
 800833c:	0800a698 	.word	0x0800a698

08008340 <__ulp>:
 8008340:	4b0e      	ldr	r3, [pc, #56]	; (800837c <__ulp+0x3c>)
 8008342:	400b      	ands	r3, r1
 8008344:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8008348:	2b00      	cmp	r3, #0
 800834a:	dc08      	bgt.n	800835e <__ulp+0x1e>
 800834c:	425b      	negs	r3, r3
 800834e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8008352:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008356:	da04      	bge.n	8008362 <__ulp+0x22>
 8008358:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800835c:	4113      	asrs	r3, r2
 800835e:	2200      	movs	r2, #0
 8008360:	e008      	b.n	8008374 <__ulp+0x34>
 8008362:	f1a2 0314 	sub.w	r3, r2, #20
 8008366:	2b1e      	cmp	r3, #30
 8008368:	bfd6      	itet	le
 800836a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800836e:	2201      	movgt	r2, #1
 8008370:	40da      	lsrle	r2, r3
 8008372:	2300      	movs	r3, #0
 8008374:	4619      	mov	r1, r3
 8008376:	4610      	mov	r0, r2
 8008378:	4770      	bx	lr
 800837a:	bf00      	nop
 800837c:	7ff00000 	.word	0x7ff00000

08008380 <__b2d>:
 8008380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008382:	6905      	ldr	r5, [r0, #16]
 8008384:	f100 0714 	add.w	r7, r0, #20
 8008388:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800838c:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008390:	1f2e      	subs	r6, r5, #4
 8008392:	4620      	mov	r0, r4
 8008394:	f7ff fd5a 	bl	8007e4c <__hi0bits>
 8008398:	f1c0 0220 	rsb	r2, r0, #32
 800839c:	280a      	cmp	r0, #10
 800839e:	4603      	mov	r3, r0
 80083a0:	f8df c068 	ldr.w	ip, [pc, #104]	; 800840c <__b2d+0x8c>
 80083a4:	600a      	str	r2, [r1, #0]
 80083a6:	dc12      	bgt.n	80083ce <__b2d+0x4e>
 80083a8:	f1c0 0e0b 	rsb	lr, r0, #11
 80083ac:	fa24 f20e 	lsr.w	r2, r4, lr
 80083b0:	42b7      	cmp	r7, r6
 80083b2:	ea42 010c 	orr.w	r1, r2, ip
 80083b6:	bf2c      	ite	cs
 80083b8:	2200      	movcs	r2, #0
 80083ba:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80083be:	3315      	adds	r3, #21
 80083c0:	fa04 f303 	lsl.w	r3, r4, r3
 80083c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80083c8:	431a      	orrs	r2, r3
 80083ca:	4610      	mov	r0, r2
 80083cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083ce:	42b7      	cmp	r7, r6
 80083d0:	bf2e      	itee	cs
 80083d2:	2200      	movcs	r2, #0
 80083d4:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 80083d8:	f1a5 0608 	subcc.w	r6, r5, #8
 80083dc:	3b0b      	subs	r3, #11
 80083de:	d012      	beq.n	8008406 <__b2d+0x86>
 80083e0:	f1c3 0520 	rsb	r5, r3, #32
 80083e4:	fa22 f105 	lsr.w	r1, r2, r5
 80083e8:	409c      	lsls	r4, r3
 80083ea:	430c      	orrs	r4, r1
 80083ec:	42be      	cmp	r6, r7
 80083ee:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 80083f2:	bf94      	ite	ls
 80083f4:	2400      	movls	r4, #0
 80083f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80083fa:	409a      	lsls	r2, r3
 80083fc:	40ec      	lsrs	r4, r5
 80083fe:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008402:	4322      	orrs	r2, r4
 8008404:	e7e1      	b.n	80083ca <__b2d+0x4a>
 8008406:	ea44 010c 	orr.w	r1, r4, ip
 800840a:	e7de      	b.n	80083ca <__b2d+0x4a>
 800840c:	3ff00000 	.word	0x3ff00000

08008410 <__d2b>:
 8008410:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008412:	2101      	movs	r1, #1
 8008414:	4617      	mov	r7, r2
 8008416:	461c      	mov	r4, r3
 8008418:	9e08      	ldr	r6, [sp, #32]
 800841a:	f7ff fc25 	bl	8007c68 <_Balloc>
 800841e:	4605      	mov	r5, r0
 8008420:	b930      	cbnz	r0, 8008430 <__d2b+0x20>
 8008422:	4602      	mov	r2, r0
 8008424:	f240 310f 	movw	r1, #783	; 0x30f
 8008428:	4b22      	ldr	r3, [pc, #136]	; (80084b4 <__d2b+0xa4>)
 800842a:	4823      	ldr	r0, [pc, #140]	; (80084b8 <__d2b+0xa8>)
 800842c:	f001 fb60 	bl	8009af0 <__assert_func>
 8008430:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8008434:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008438:	bb24      	cbnz	r4, 8008484 <__d2b+0x74>
 800843a:	2f00      	cmp	r7, #0
 800843c:	9301      	str	r3, [sp, #4]
 800843e:	d026      	beq.n	800848e <__d2b+0x7e>
 8008440:	4668      	mov	r0, sp
 8008442:	9700      	str	r7, [sp, #0]
 8008444:	f7ff fd22 	bl	8007e8c <__lo0bits>
 8008448:	e9dd 1200 	ldrd	r1, r2, [sp]
 800844c:	b1e8      	cbz	r0, 800848a <__d2b+0x7a>
 800844e:	f1c0 0320 	rsb	r3, r0, #32
 8008452:	fa02 f303 	lsl.w	r3, r2, r3
 8008456:	430b      	orrs	r3, r1
 8008458:	40c2      	lsrs	r2, r0
 800845a:	616b      	str	r3, [r5, #20]
 800845c:	9201      	str	r2, [sp, #4]
 800845e:	9b01      	ldr	r3, [sp, #4]
 8008460:	2b00      	cmp	r3, #0
 8008462:	bf14      	ite	ne
 8008464:	2102      	movne	r1, #2
 8008466:	2101      	moveq	r1, #1
 8008468:	61ab      	str	r3, [r5, #24]
 800846a:	6129      	str	r1, [r5, #16]
 800846c:	b1bc      	cbz	r4, 800849e <__d2b+0x8e>
 800846e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008472:	4404      	add	r4, r0
 8008474:	6034      	str	r4, [r6, #0]
 8008476:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800847a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800847c:	6018      	str	r0, [r3, #0]
 800847e:	4628      	mov	r0, r5
 8008480:	b003      	add	sp, #12
 8008482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008484:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008488:	e7d7      	b.n	800843a <__d2b+0x2a>
 800848a:	6169      	str	r1, [r5, #20]
 800848c:	e7e7      	b.n	800845e <__d2b+0x4e>
 800848e:	a801      	add	r0, sp, #4
 8008490:	f7ff fcfc 	bl	8007e8c <__lo0bits>
 8008494:	9b01      	ldr	r3, [sp, #4]
 8008496:	2101      	movs	r1, #1
 8008498:	616b      	str	r3, [r5, #20]
 800849a:	3020      	adds	r0, #32
 800849c:	e7e5      	b.n	800846a <__d2b+0x5a>
 800849e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80084a2:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80084a6:	6030      	str	r0, [r6, #0]
 80084a8:	6918      	ldr	r0, [r3, #16]
 80084aa:	f7ff fccf 	bl	8007e4c <__hi0bits>
 80084ae:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80084b2:	e7e2      	b.n	800847a <__d2b+0x6a>
 80084b4:	0800a687 	.word	0x0800a687
 80084b8:	0800a698 	.word	0x0800a698

080084bc <__ratio>:
 80084bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084c0:	4688      	mov	r8, r1
 80084c2:	4669      	mov	r1, sp
 80084c4:	4681      	mov	r9, r0
 80084c6:	f7ff ff5b 	bl	8008380 <__b2d>
 80084ca:	460f      	mov	r7, r1
 80084cc:	4604      	mov	r4, r0
 80084ce:	460d      	mov	r5, r1
 80084d0:	4640      	mov	r0, r8
 80084d2:	a901      	add	r1, sp, #4
 80084d4:	f7ff ff54 	bl	8008380 <__b2d>
 80084d8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80084dc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80084e0:	468b      	mov	fp, r1
 80084e2:	eba3 0c02 	sub.w	ip, r3, r2
 80084e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80084ea:	1a9b      	subs	r3, r3, r2
 80084ec:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	bfd5      	itete	le
 80084f4:	460a      	movle	r2, r1
 80084f6:	462a      	movgt	r2, r5
 80084f8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80084fc:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008500:	bfd8      	it	le
 8008502:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008506:	465b      	mov	r3, fp
 8008508:	4602      	mov	r2, r0
 800850a:	4639      	mov	r1, r7
 800850c:	4620      	mov	r0, r4
 800850e:	f7f8 f90d 	bl	800072c <__aeabi_ddiv>
 8008512:	b003      	add	sp, #12
 8008514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008518 <__copybits>:
 8008518:	3901      	subs	r1, #1
 800851a:	b570      	push	{r4, r5, r6, lr}
 800851c:	1149      	asrs	r1, r1, #5
 800851e:	6914      	ldr	r4, [r2, #16]
 8008520:	3101      	adds	r1, #1
 8008522:	f102 0314 	add.w	r3, r2, #20
 8008526:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800852a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800852e:	1f05      	subs	r5, r0, #4
 8008530:	42a3      	cmp	r3, r4
 8008532:	d30c      	bcc.n	800854e <__copybits+0x36>
 8008534:	1aa3      	subs	r3, r4, r2
 8008536:	3b11      	subs	r3, #17
 8008538:	f023 0303 	bic.w	r3, r3, #3
 800853c:	3211      	adds	r2, #17
 800853e:	42a2      	cmp	r2, r4
 8008540:	bf88      	it	hi
 8008542:	2300      	movhi	r3, #0
 8008544:	4418      	add	r0, r3
 8008546:	2300      	movs	r3, #0
 8008548:	4288      	cmp	r0, r1
 800854a:	d305      	bcc.n	8008558 <__copybits+0x40>
 800854c:	bd70      	pop	{r4, r5, r6, pc}
 800854e:	f853 6b04 	ldr.w	r6, [r3], #4
 8008552:	f845 6f04 	str.w	r6, [r5, #4]!
 8008556:	e7eb      	b.n	8008530 <__copybits+0x18>
 8008558:	f840 3b04 	str.w	r3, [r0], #4
 800855c:	e7f4      	b.n	8008548 <__copybits+0x30>

0800855e <__any_on>:
 800855e:	f100 0214 	add.w	r2, r0, #20
 8008562:	6900      	ldr	r0, [r0, #16]
 8008564:	114b      	asrs	r3, r1, #5
 8008566:	4298      	cmp	r0, r3
 8008568:	b510      	push	{r4, lr}
 800856a:	db11      	blt.n	8008590 <__any_on+0x32>
 800856c:	dd0a      	ble.n	8008584 <__any_on+0x26>
 800856e:	f011 011f 	ands.w	r1, r1, #31
 8008572:	d007      	beq.n	8008584 <__any_on+0x26>
 8008574:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008578:	fa24 f001 	lsr.w	r0, r4, r1
 800857c:	fa00 f101 	lsl.w	r1, r0, r1
 8008580:	428c      	cmp	r4, r1
 8008582:	d10b      	bne.n	800859c <__any_on+0x3e>
 8008584:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008588:	4293      	cmp	r3, r2
 800858a:	d803      	bhi.n	8008594 <__any_on+0x36>
 800858c:	2000      	movs	r0, #0
 800858e:	bd10      	pop	{r4, pc}
 8008590:	4603      	mov	r3, r0
 8008592:	e7f7      	b.n	8008584 <__any_on+0x26>
 8008594:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008598:	2900      	cmp	r1, #0
 800859a:	d0f5      	beq.n	8008588 <__any_on+0x2a>
 800859c:	2001      	movs	r0, #1
 800859e:	e7f6      	b.n	800858e <__any_on+0x30>

080085a0 <sulp>:
 80085a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085a4:	460f      	mov	r7, r1
 80085a6:	4690      	mov	r8, r2
 80085a8:	f7ff feca 	bl	8008340 <__ulp>
 80085ac:	4604      	mov	r4, r0
 80085ae:	460d      	mov	r5, r1
 80085b0:	f1b8 0f00 	cmp.w	r8, #0
 80085b4:	d011      	beq.n	80085da <sulp+0x3a>
 80085b6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80085ba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80085be:	2b00      	cmp	r3, #0
 80085c0:	dd0b      	ble.n	80085da <sulp+0x3a>
 80085c2:	2400      	movs	r4, #0
 80085c4:	051b      	lsls	r3, r3, #20
 80085c6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80085ca:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80085ce:	4622      	mov	r2, r4
 80085d0:	462b      	mov	r3, r5
 80085d2:	f7f7 ff81 	bl	80004d8 <__aeabi_dmul>
 80085d6:	4604      	mov	r4, r0
 80085d8:	460d      	mov	r5, r1
 80085da:	4620      	mov	r0, r4
 80085dc:	4629      	mov	r1, r5
 80085de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e2:	0000      	movs	r0, r0
 80085e4:	0000      	movs	r0, r0
	...

080085e8 <_strtod_l>:
 80085e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085ec:	b09f      	sub	sp, #124	; 0x7c
 80085ee:	9217      	str	r2, [sp, #92]	; 0x5c
 80085f0:	2200      	movs	r2, #0
 80085f2:	4604      	mov	r4, r0
 80085f4:	921a      	str	r2, [sp, #104]	; 0x68
 80085f6:	460d      	mov	r5, r1
 80085f8:	f04f 0800 	mov.w	r8, #0
 80085fc:	f04f 0900 	mov.w	r9, #0
 8008600:	460a      	mov	r2, r1
 8008602:	9219      	str	r2, [sp, #100]	; 0x64
 8008604:	7811      	ldrb	r1, [r2, #0]
 8008606:	292b      	cmp	r1, #43	; 0x2b
 8008608:	d04a      	beq.n	80086a0 <_strtod_l+0xb8>
 800860a:	d838      	bhi.n	800867e <_strtod_l+0x96>
 800860c:	290d      	cmp	r1, #13
 800860e:	d832      	bhi.n	8008676 <_strtod_l+0x8e>
 8008610:	2908      	cmp	r1, #8
 8008612:	d832      	bhi.n	800867a <_strtod_l+0x92>
 8008614:	2900      	cmp	r1, #0
 8008616:	d03b      	beq.n	8008690 <_strtod_l+0xa8>
 8008618:	2200      	movs	r2, #0
 800861a:	920e      	str	r2, [sp, #56]	; 0x38
 800861c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800861e:	7832      	ldrb	r2, [r6, #0]
 8008620:	2a30      	cmp	r2, #48	; 0x30
 8008622:	f040 80b2 	bne.w	800878a <_strtod_l+0x1a2>
 8008626:	7872      	ldrb	r2, [r6, #1]
 8008628:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800862c:	2a58      	cmp	r2, #88	; 0x58
 800862e:	d16e      	bne.n	800870e <_strtod_l+0x126>
 8008630:	9302      	str	r3, [sp, #8]
 8008632:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008634:	4620      	mov	r0, r4
 8008636:	9301      	str	r3, [sp, #4]
 8008638:	ab1a      	add	r3, sp, #104	; 0x68
 800863a:	9300      	str	r3, [sp, #0]
 800863c:	4a8c      	ldr	r2, [pc, #560]	; (8008870 <_strtod_l+0x288>)
 800863e:	ab1b      	add	r3, sp, #108	; 0x6c
 8008640:	a919      	add	r1, sp, #100	; 0x64
 8008642:	f001 faef 	bl	8009c24 <__gethex>
 8008646:	f010 070f 	ands.w	r7, r0, #15
 800864a:	4605      	mov	r5, r0
 800864c:	d005      	beq.n	800865a <_strtod_l+0x72>
 800864e:	2f06      	cmp	r7, #6
 8008650:	d128      	bne.n	80086a4 <_strtod_l+0xbc>
 8008652:	2300      	movs	r3, #0
 8008654:	3601      	adds	r6, #1
 8008656:	9619      	str	r6, [sp, #100]	; 0x64
 8008658:	930e      	str	r3, [sp, #56]	; 0x38
 800865a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800865c:	2b00      	cmp	r3, #0
 800865e:	f040 85a0 	bne.w	80091a2 <_strtod_l+0xbba>
 8008662:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008664:	b1cb      	cbz	r3, 800869a <_strtod_l+0xb2>
 8008666:	4642      	mov	r2, r8
 8008668:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800866c:	4610      	mov	r0, r2
 800866e:	4619      	mov	r1, r3
 8008670:	b01f      	add	sp, #124	; 0x7c
 8008672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008676:	2920      	cmp	r1, #32
 8008678:	d1ce      	bne.n	8008618 <_strtod_l+0x30>
 800867a:	3201      	adds	r2, #1
 800867c:	e7c1      	b.n	8008602 <_strtod_l+0x1a>
 800867e:	292d      	cmp	r1, #45	; 0x2d
 8008680:	d1ca      	bne.n	8008618 <_strtod_l+0x30>
 8008682:	2101      	movs	r1, #1
 8008684:	910e      	str	r1, [sp, #56]	; 0x38
 8008686:	1c51      	adds	r1, r2, #1
 8008688:	9119      	str	r1, [sp, #100]	; 0x64
 800868a:	7852      	ldrb	r2, [r2, #1]
 800868c:	2a00      	cmp	r2, #0
 800868e:	d1c5      	bne.n	800861c <_strtod_l+0x34>
 8008690:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008692:	9519      	str	r5, [sp, #100]	; 0x64
 8008694:	2b00      	cmp	r3, #0
 8008696:	f040 8582 	bne.w	800919e <_strtod_l+0xbb6>
 800869a:	4642      	mov	r2, r8
 800869c:	464b      	mov	r3, r9
 800869e:	e7e5      	b.n	800866c <_strtod_l+0x84>
 80086a0:	2100      	movs	r1, #0
 80086a2:	e7ef      	b.n	8008684 <_strtod_l+0x9c>
 80086a4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80086a6:	b13a      	cbz	r2, 80086b8 <_strtod_l+0xd0>
 80086a8:	2135      	movs	r1, #53	; 0x35
 80086aa:	a81c      	add	r0, sp, #112	; 0x70
 80086ac:	f7ff ff34 	bl	8008518 <__copybits>
 80086b0:	4620      	mov	r0, r4
 80086b2:	991a      	ldr	r1, [sp, #104]	; 0x68
 80086b4:	f7ff fb18 	bl	8007ce8 <_Bfree>
 80086b8:	3f01      	subs	r7, #1
 80086ba:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80086bc:	2f04      	cmp	r7, #4
 80086be:	d806      	bhi.n	80086ce <_strtod_l+0xe6>
 80086c0:	e8df f007 	tbb	[pc, r7]
 80086c4:	201d0314 	.word	0x201d0314
 80086c8:	14          	.byte	0x14
 80086c9:	00          	.byte	0x00
 80086ca:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 80086ce:	05e9      	lsls	r1, r5, #23
 80086d0:	bf48      	it	mi
 80086d2:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80086d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80086da:	0d1b      	lsrs	r3, r3, #20
 80086dc:	051b      	lsls	r3, r3, #20
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1bb      	bne.n	800865a <_strtod_l+0x72>
 80086e2:	f7fe fb07 	bl	8006cf4 <__errno>
 80086e6:	2322      	movs	r3, #34	; 0x22
 80086e8:	6003      	str	r3, [r0, #0]
 80086ea:	e7b6      	b.n	800865a <_strtod_l+0x72>
 80086ec:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80086f0:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80086f4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80086f8:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80086fc:	e7e7      	b.n	80086ce <_strtod_l+0xe6>
 80086fe:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8008874 <_strtod_l+0x28c>
 8008702:	e7e4      	b.n	80086ce <_strtod_l+0xe6>
 8008704:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8008708:	f04f 38ff 	mov.w	r8, #4294967295
 800870c:	e7df      	b.n	80086ce <_strtod_l+0xe6>
 800870e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008710:	1c5a      	adds	r2, r3, #1
 8008712:	9219      	str	r2, [sp, #100]	; 0x64
 8008714:	785b      	ldrb	r3, [r3, #1]
 8008716:	2b30      	cmp	r3, #48	; 0x30
 8008718:	d0f9      	beq.n	800870e <_strtod_l+0x126>
 800871a:	2b00      	cmp	r3, #0
 800871c:	d09d      	beq.n	800865a <_strtod_l+0x72>
 800871e:	2301      	movs	r3, #1
 8008720:	f04f 0a00 	mov.w	sl, #0
 8008724:	220a      	movs	r2, #10
 8008726:	46d3      	mov	fp, sl
 8008728:	9305      	str	r3, [sp, #20]
 800872a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800872c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8008730:	930b      	str	r3, [sp, #44]	; 0x2c
 8008732:	9819      	ldr	r0, [sp, #100]	; 0x64
 8008734:	7806      	ldrb	r6, [r0, #0]
 8008736:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800873a:	b2d9      	uxtb	r1, r3
 800873c:	2909      	cmp	r1, #9
 800873e:	d926      	bls.n	800878e <_strtod_l+0x1a6>
 8008740:	2201      	movs	r2, #1
 8008742:	494d      	ldr	r1, [pc, #308]	; (8008878 <_strtod_l+0x290>)
 8008744:	f7fe fa23 	bl	8006b8e <strncmp>
 8008748:	2800      	cmp	r0, #0
 800874a:	d030      	beq.n	80087ae <_strtod_l+0x1c6>
 800874c:	2000      	movs	r0, #0
 800874e:	4632      	mov	r2, r6
 8008750:	4603      	mov	r3, r0
 8008752:	465e      	mov	r6, fp
 8008754:	9008      	str	r0, [sp, #32]
 8008756:	2a65      	cmp	r2, #101	; 0x65
 8008758:	d001      	beq.n	800875e <_strtod_l+0x176>
 800875a:	2a45      	cmp	r2, #69	; 0x45
 800875c:	d113      	bne.n	8008786 <_strtod_l+0x19e>
 800875e:	b91e      	cbnz	r6, 8008768 <_strtod_l+0x180>
 8008760:	9a05      	ldr	r2, [sp, #20]
 8008762:	4302      	orrs	r2, r0
 8008764:	d094      	beq.n	8008690 <_strtod_l+0xa8>
 8008766:	2600      	movs	r6, #0
 8008768:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800876a:	1c6a      	adds	r2, r5, #1
 800876c:	9219      	str	r2, [sp, #100]	; 0x64
 800876e:	786a      	ldrb	r2, [r5, #1]
 8008770:	2a2b      	cmp	r2, #43	; 0x2b
 8008772:	d074      	beq.n	800885e <_strtod_l+0x276>
 8008774:	2a2d      	cmp	r2, #45	; 0x2d
 8008776:	d078      	beq.n	800886a <_strtod_l+0x282>
 8008778:	f04f 0c00 	mov.w	ip, #0
 800877c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008780:	2909      	cmp	r1, #9
 8008782:	d97f      	bls.n	8008884 <_strtod_l+0x29c>
 8008784:	9519      	str	r5, [sp, #100]	; 0x64
 8008786:	2700      	movs	r7, #0
 8008788:	e09e      	b.n	80088c8 <_strtod_l+0x2e0>
 800878a:	2300      	movs	r3, #0
 800878c:	e7c8      	b.n	8008720 <_strtod_l+0x138>
 800878e:	f1bb 0f08 	cmp.w	fp, #8
 8008792:	bfd8      	it	le
 8008794:	990a      	ldrle	r1, [sp, #40]	; 0x28
 8008796:	f100 0001 	add.w	r0, r0, #1
 800879a:	bfd6      	itet	le
 800879c:	fb02 3301 	mlale	r3, r2, r1, r3
 80087a0:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80087a4:	930a      	strle	r3, [sp, #40]	; 0x28
 80087a6:	f10b 0b01 	add.w	fp, fp, #1
 80087aa:	9019      	str	r0, [sp, #100]	; 0x64
 80087ac:	e7c1      	b.n	8008732 <_strtod_l+0x14a>
 80087ae:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087b0:	1c5a      	adds	r2, r3, #1
 80087b2:	9219      	str	r2, [sp, #100]	; 0x64
 80087b4:	785a      	ldrb	r2, [r3, #1]
 80087b6:	f1bb 0f00 	cmp.w	fp, #0
 80087ba:	d037      	beq.n	800882c <_strtod_l+0x244>
 80087bc:	465e      	mov	r6, fp
 80087be:	9008      	str	r0, [sp, #32]
 80087c0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80087c4:	2b09      	cmp	r3, #9
 80087c6:	d912      	bls.n	80087ee <_strtod_l+0x206>
 80087c8:	2301      	movs	r3, #1
 80087ca:	e7c4      	b.n	8008756 <_strtod_l+0x16e>
 80087cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087ce:	3001      	adds	r0, #1
 80087d0:	1c5a      	adds	r2, r3, #1
 80087d2:	9219      	str	r2, [sp, #100]	; 0x64
 80087d4:	785a      	ldrb	r2, [r3, #1]
 80087d6:	2a30      	cmp	r2, #48	; 0x30
 80087d8:	d0f8      	beq.n	80087cc <_strtod_l+0x1e4>
 80087da:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80087de:	2b08      	cmp	r3, #8
 80087e0:	f200 84e4 	bhi.w	80091ac <_strtod_l+0xbc4>
 80087e4:	9008      	str	r0, [sp, #32]
 80087e6:	2000      	movs	r0, #0
 80087e8:	4606      	mov	r6, r0
 80087ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80087ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80087ee:	3a30      	subs	r2, #48	; 0x30
 80087f0:	f100 0301 	add.w	r3, r0, #1
 80087f4:	d014      	beq.n	8008820 <_strtod_l+0x238>
 80087f6:	9908      	ldr	r1, [sp, #32]
 80087f8:	eb00 0c06 	add.w	ip, r0, r6
 80087fc:	4419      	add	r1, r3
 80087fe:	9108      	str	r1, [sp, #32]
 8008800:	4633      	mov	r3, r6
 8008802:	210a      	movs	r1, #10
 8008804:	4563      	cmp	r3, ip
 8008806:	d113      	bne.n	8008830 <_strtod_l+0x248>
 8008808:	1833      	adds	r3, r6, r0
 800880a:	2b08      	cmp	r3, #8
 800880c:	f106 0601 	add.w	r6, r6, #1
 8008810:	4406      	add	r6, r0
 8008812:	dc1a      	bgt.n	800884a <_strtod_l+0x262>
 8008814:	230a      	movs	r3, #10
 8008816:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008818:	fb03 2301 	mla	r3, r3, r1, r2
 800881c:	930a      	str	r3, [sp, #40]	; 0x28
 800881e:	2300      	movs	r3, #0
 8008820:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008822:	4618      	mov	r0, r3
 8008824:	1c51      	adds	r1, r2, #1
 8008826:	9119      	str	r1, [sp, #100]	; 0x64
 8008828:	7852      	ldrb	r2, [r2, #1]
 800882a:	e7c9      	b.n	80087c0 <_strtod_l+0x1d8>
 800882c:	4658      	mov	r0, fp
 800882e:	e7d2      	b.n	80087d6 <_strtod_l+0x1ee>
 8008830:	2b08      	cmp	r3, #8
 8008832:	f103 0301 	add.w	r3, r3, #1
 8008836:	dc03      	bgt.n	8008840 <_strtod_l+0x258>
 8008838:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800883a:	434f      	muls	r7, r1
 800883c:	970a      	str	r7, [sp, #40]	; 0x28
 800883e:	e7e1      	b.n	8008804 <_strtod_l+0x21c>
 8008840:	2b10      	cmp	r3, #16
 8008842:	bfd8      	it	le
 8008844:	fb01 fa0a 	mulle.w	sl, r1, sl
 8008848:	e7dc      	b.n	8008804 <_strtod_l+0x21c>
 800884a:	2e10      	cmp	r6, #16
 800884c:	bfdc      	itt	le
 800884e:	230a      	movle	r3, #10
 8008850:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8008854:	e7e3      	b.n	800881e <_strtod_l+0x236>
 8008856:	2300      	movs	r3, #0
 8008858:	9308      	str	r3, [sp, #32]
 800885a:	2301      	movs	r3, #1
 800885c:	e780      	b.n	8008760 <_strtod_l+0x178>
 800885e:	f04f 0c00 	mov.w	ip, #0
 8008862:	1caa      	adds	r2, r5, #2
 8008864:	9219      	str	r2, [sp, #100]	; 0x64
 8008866:	78aa      	ldrb	r2, [r5, #2]
 8008868:	e788      	b.n	800877c <_strtod_l+0x194>
 800886a:	f04f 0c01 	mov.w	ip, #1
 800886e:	e7f8      	b.n	8008862 <_strtod_l+0x27a>
 8008870:	0800a7f8 	.word	0x0800a7f8
 8008874:	7ff00000 	.word	0x7ff00000
 8008878:	0800a7f4 	.word	0x0800a7f4
 800887c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800887e:	1c51      	adds	r1, r2, #1
 8008880:	9119      	str	r1, [sp, #100]	; 0x64
 8008882:	7852      	ldrb	r2, [r2, #1]
 8008884:	2a30      	cmp	r2, #48	; 0x30
 8008886:	d0f9      	beq.n	800887c <_strtod_l+0x294>
 8008888:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800888c:	2908      	cmp	r1, #8
 800888e:	f63f af7a 	bhi.w	8008786 <_strtod_l+0x19e>
 8008892:	3a30      	subs	r2, #48	; 0x30
 8008894:	9209      	str	r2, [sp, #36]	; 0x24
 8008896:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8008898:	920c      	str	r2, [sp, #48]	; 0x30
 800889a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800889c:	1c57      	adds	r7, r2, #1
 800889e:	9719      	str	r7, [sp, #100]	; 0x64
 80088a0:	7852      	ldrb	r2, [r2, #1]
 80088a2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80088a6:	f1be 0f09 	cmp.w	lr, #9
 80088aa:	d938      	bls.n	800891e <_strtod_l+0x336>
 80088ac:	990c      	ldr	r1, [sp, #48]	; 0x30
 80088ae:	1a7f      	subs	r7, r7, r1
 80088b0:	2f08      	cmp	r7, #8
 80088b2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80088b6:	dc03      	bgt.n	80088c0 <_strtod_l+0x2d8>
 80088b8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80088ba:	428f      	cmp	r7, r1
 80088bc:	bfa8      	it	ge
 80088be:	460f      	movge	r7, r1
 80088c0:	f1bc 0f00 	cmp.w	ip, #0
 80088c4:	d000      	beq.n	80088c8 <_strtod_l+0x2e0>
 80088c6:	427f      	negs	r7, r7
 80088c8:	2e00      	cmp	r6, #0
 80088ca:	d14f      	bne.n	800896c <_strtod_l+0x384>
 80088cc:	9905      	ldr	r1, [sp, #20]
 80088ce:	4301      	orrs	r1, r0
 80088d0:	f47f aec3 	bne.w	800865a <_strtod_l+0x72>
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	f47f aedb 	bne.w	8008690 <_strtod_l+0xa8>
 80088da:	2a69      	cmp	r2, #105	; 0x69
 80088dc:	d029      	beq.n	8008932 <_strtod_l+0x34a>
 80088de:	dc26      	bgt.n	800892e <_strtod_l+0x346>
 80088e0:	2a49      	cmp	r2, #73	; 0x49
 80088e2:	d026      	beq.n	8008932 <_strtod_l+0x34a>
 80088e4:	2a4e      	cmp	r2, #78	; 0x4e
 80088e6:	f47f aed3 	bne.w	8008690 <_strtod_l+0xa8>
 80088ea:	499a      	ldr	r1, [pc, #616]	; (8008b54 <_strtod_l+0x56c>)
 80088ec:	a819      	add	r0, sp, #100	; 0x64
 80088ee:	f001 fbdb 	bl	800a0a8 <__match>
 80088f2:	2800      	cmp	r0, #0
 80088f4:	f43f aecc 	beq.w	8008690 <_strtod_l+0xa8>
 80088f8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80088fa:	781b      	ldrb	r3, [r3, #0]
 80088fc:	2b28      	cmp	r3, #40	; 0x28
 80088fe:	d12f      	bne.n	8008960 <_strtod_l+0x378>
 8008900:	4995      	ldr	r1, [pc, #596]	; (8008b58 <_strtod_l+0x570>)
 8008902:	aa1c      	add	r2, sp, #112	; 0x70
 8008904:	a819      	add	r0, sp, #100	; 0x64
 8008906:	f001 fbe3 	bl	800a0d0 <__hexnan>
 800890a:	2805      	cmp	r0, #5
 800890c:	d128      	bne.n	8008960 <_strtod_l+0x378>
 800890e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008910:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8008914:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8008918:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800891c:	e69d      	b.n	800865a <_strtod_l+0x72>
 800891e:	210a      	movs	r1, #10
 8008920:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008922:	fb01 2107 	mla	r1, r1, r7, r2
 8008926:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800892a:	9209      	str	r2, [sp, #36]	; 0x24
 800892c:	e7b5      	b.n	800889a <_strtod_l+0x2b2>
 800892e:	2a6e      	cmp	r2, #110	; 0x6e
 8008930:	e7d9      	b.n	80088e6 <_strtod_l+0x2fe>
 8008932:	498a      	ldr	r1, [pc, #552]	; (8008b5c <_strtod_l+0x574>)
 8008934:	a819      	add	r0, sp, #100	; 0x64
 8008936:	f001 fbb7 	bl	800a0a8 <__match>
 800893a:	2800      	cmp	r0, #0
 800893c:	f43f aea8 	beq.w	8008690 <_strtod_l+0xa8>
 8008940:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008942:	4987      	ldr	r1, [pc, #540]	; (8008b60 <_strtod_l+0x578>)
 8008944:	3b01      	subs	r3, #1
 8008946:	a819      	add	r0, sp, #100	; 0x64
 8008948:	9319      	str	r3, [sp, #100]	; 0x64
 800894a:	f001 fbad 	bl	800a0a8 <__match>
 800894e:	b910      	cbnz	r0, 8008956 <_strtod_l+0x36e>
 8008950:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008952:	3301      	adds	r3, #1
 8008954:	9319      	str	r3, [sp, #100]	; 0x64
 8008956:	f04f 0800 	mov.w	r8, #0
 800895a:	f8df 9208 	ldr.w	r9, [pc, #520]	; 8008b64 <_strtod_l+0x57c>
 800895e:	e67c      	b.n	800865a <_strtod_l+0x72>
 8008960:	4881      	ldr	r0, [pc, #516]	; (8008b68 <_strtod_l+0x580>)
 8008962:	f001 f8bf 	bl	8009ae4 <nan>
 8008966:	4680      	mov	r8, r0
 8008968:	4689      	mov	r9, r1
 800896a:	e676      	b.n	800865a <_strtod_l+0x72>
 800896c:	9b08      	ldr	r3, [sp, #32]
 800896e:	f1bb 0f00 	cmp.w	fp, #0
 8008972:	bf08      	it	eq
 8008974:	46b3      	moveq	fp, r6
 8008976:	1afb      	subs	r3, r7, r3
 8008978:	2e10      	cmp	r6, #16
 800897a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800897c:	4635      	mov	r5, r6
 800897e:	9309      	str	r3, [sp, #36]	; 0x24
 8008980:	bfa8      	it	ge
 8008982:	2510      	movge	r5, #16
 8008984:	f7f7 fd2e 	bl	80003e4 <__aeabi_ui2d>
 8008988:	2e09      	cmp	r6, #9
 800898a:	4680      	mov	r8, r0
 800898c:	4689      	mov	r9, r1
 800898e:	dd13      	ble.n	80089b8 <_strtod_l+0x3d0>
 8008990:	4b76      	ldr	r3, [pc, #472]	; (8008b6c <_strtod_l+0x584>)
 8008992:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008996:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800899a:	f7f7 fd9d 	bl	80004d8 <__aeabi_dmul>
 800899e:	4680      	mov	r8, r0
 80089a0:	4650      	mov	r0, sl
 80089a2:	4689      	mov	r9, r1
 80089a4:	f7f7 fd1e 	bl	80003e4 <__aeabi_ui2d>
 80089a8:	4602      	mov	r2, r0
 80089aa:	460b      	mov	r3, r1
 80089ac:	4640      	mov	r0, r8
 80089ae:	4649      	mov	r1, r9
 80089b0:	f7f7 fbdc 	bl	800016c <__adddf3>
 80089b4:	4680      	mov	r8, r0
 80089b6:	4689      	mov	r9, r1
 80089b8:	2e0f      	cmp	r6, #15
 80089ba:	dc36      	bgt.n	8008a2a <_strtod_l+0x442>
 80089bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089be:	2b00      	cmp	r3, #0
 80089c0:	f43f ae4b 	beq.w	800865a <_strtod_l+0x72>
 80089c4:	dd22      	ble.n	8008a0c <_strtod_l+0x424>
 80089c6:	2b16      	cmp	r3, #22
 80089c8:	dc09      	bgt.n	80089de <_strtod_l+0x3f6>
 80089ca:	4968      	ldr	r1, [pc, #416]	; (8008b6c <_strtod_l+0x584>)
 80089cc:	4642      	mov	r2, r8
 80089ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80089d2:	464b      	mov	r3, r9
 80089d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089d8:	f7f7 fd7e 	bl	80004d8 <__aeabi_dmul>
 80089dc:	e7c3      	b.n	8008966 <_strtod_l+0x37e>
 80089de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089e0:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80089e4:	4293      	cmp	r3, r2
 80089e6:	db20      	blt.n	8008a2a <_strtod_l+0x442>
 80089e8:	4c60      	ldr	r4, [pc, #384]	; (8008b6c <_strtod_l+0x584>)
 80089ea:	f1c6 060f 	rsb	r6, r6, #15
 80089ee:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80089f2:	4642      	mov	r2, r8
 80089f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80089f8:	464b      	mov	r3, r9
 80089fa:	f7f7 fd6d 	bl	80004d8 <__aeabi_dmul>
 80089fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a00:	1b9e      	subs	r6, r3, r6
 8008a02:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8008a06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008a0a:	e7e5      	b.n	80089d8 <_strtod_l+0x3f0>
 8008a0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a0e:	3316      	adds	r3, #22
 8008a10:	db0b      	blt.n	8008a2a <_strtod_l+0x442>
 8008a12:	9b08      	ldr	r3, [sp, #32]
 8008a14:	4640      	mov	r0, r8
 8008a16:	1bdf      	subs	r7, r3, r7
 8008a18:	4b54      	ldr	r3, [pc, #336]	; (8008b6c <_strtod_l+0x584>)
 8008a1a:	4649      	mov	r1, r9
 8008a1c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8008a20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a24:	f7f7 fe82 	bl	800072c <__aeabi_ddiv>
 8008a28:	e79d      	b.n	8008966 <_strtod_l+0x37e>
 8008a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a2c:	1b75      	subs	r5, r6, r5
 8008a2e:	441d      	add	r5, r3
 8008a30:	2d00      	cmp	r5, #0
 8008a32:	dd70      	ble.n	8008b16 <_strtod_l+0x52e>
 8008a34:	f015 030f 	ands.w	r3, r5, #15
 8008a38:	d00a      	beq.n	8008a50 <_strtod_l+0x468>
 8008a3a:	494c      	ldr	r1, [pc, #304]	; (8008b6c <_strtod_l+0x584>)
 8008a3c:	4642      	mov	r2, r8
 8008a3e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008a42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008a46:	464b      	mov	r3, r9
 8008a48:	f7f7 fd46 	bl	80004d8 <__aeabi_dmul>
 8008a4c:	4680      	mov	r8, r0
 8008a4e:	4689      	mov	r9, r1
 8008a50:	f035 050f 	bics.w	r5, r5, #15
 8008a54:	d04d      	beq.n	8008af2 <_strtod_l+0x50a>
 8008a56:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8008a5a:	dd22      	ble.n	8008aa2 <_strtod_l+0x4ba>
 8008a5c:	2600      	movs	r6, #0
 8008a5e:	46b3      	mov	fp, r6
 8008a60:	960b      	str	r6, [sp, #44]	; 0x2c
 8008a62:	9608      	str	r6, [sp, #32]
 8008a64:	2322      	movs	r3, #34	; 0x22
 8008a66:	f04f 0800 	mov.w	r8, #0
 8008a6a:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8008b64 <_strtod_l+0x57c>
 8008a6e:	6023      	str	r3, [r4, #0]
 8008a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	f43f adf1 	beq.w	800865a <_strtod_l+0x72>
 8008a78:	4620      	mov	r0, r4
 8008a7a:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008a7c:	f7ff f934 	bl	8007ce8 <_Bfree>
 8008a80:	4620      	mov	r0, r4
 8008a82:	9908      	ldr	r1, [sp, #32]
 8008a84:	f7ff f930 	bl	8007ce8 <_Bfree>
 8008a88:	4659      	mov	r1, fp
 8008a8a:	4620      	mov	r0, r4
 8008a8c:	f7ff f92c 	bl	8007ce8 <_Bfree>
 8008a90:	4620      	mov	r0, r4
 8008a92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008a94:	f7ff f928 	bl	8007ce8 <_Bfree>
 8008a98:	4631      	mov	r1, r6
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	f7ff f924 	bl	8007ce8 <_Bfree>
 8008aa0:	e5db      	b.n	800865a <_strtod_l+0x72>
 8008aa2:	4b33      	ldr	r3, [pc, #204]	; (8008b70 <_strtod_l+0x588>)
 8008aa4:	4640      	mov	r0, r8
 8008aa6:	9305      	str	r3, [sp, #20]
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	4649      	mov	r1, r9
 8008aac:	469a      	mov	sl, r3
 8008aae:	112d      	asrs	r5, r5, #4
 8008ab0:	2d01      	cmp	r5, #1
 8008ab2:	dc21      	bgt.n	8008af8 <_strtod_l+0x510>
 8008ab4:	b10b      	cbz	r3, 8008aba <_strtod_l+0x4d2>
 8008ab6:	4680      	mov	r8, r0
 8008ab8:	4689      	mov	r9, r1
 8008aba:	492d      	ldr	r1, [pc, #180]	; (8008b70 <_strtod_l+0x588>)
 8008abc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8008ac0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008ac4:	4642      	mov	r2, r8
 8008ac6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008aca:	464b      	mov	r3, r9
 8008acc:	f7f7 fd04 	bl	80004d8 <__aeabi_dmul>
 8008ad0:	4b24      	ldr	r3, [pc, #144]	; (8008b64 <_strtod_l+0x57c>)
 8008ad2:	460a      	mov	r2, r1
 8008ad4:	400b      	ands	r3, r1
 8008ad6:	4927      	ldr	r1, [pc, #156]	; (8008b74 <_strtod_l+0x58c>)
 8008ad8:	4680      	mov	r8, r0
 8008ada:	428b      	cmp	r3, r1
 8008adc:	d8be      	bhi.n	8008a5c <_strtod_l+0x474>
 8008ade:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008ae2:	428b      	cmp	r3, r1
 8008ae4:	bf86      	itte	hi
 8008ae6:	f04f 38ff 	movhi.w	r8, #4294967295
 8008aea:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 8008b78 <_strtod_l+0x590>
 8008aee:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8008af2:	2300      	movs	r3, #0
 8008af4:	9305      	str	r3, [sp, #20]
 8008af6:	e07b      	b.n	8008bf0 <_strtod_l+0x608>
 8008af8:	07ea      	lsls	r2, r5, #31
 8008afa:	d505      	bpl.n	8008b08 <_strtod_l+0x520>
 8008afc:	9b05      	ldr	r3, [sp, #20]
 8008afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b02:	f7f7 fce9 	bl	80004d8 <__aeabi_dmul>
 8008b06:	2301      	movs	r3, #1
 8008b08:	9a05      	ldr	r2, [sp, #20]
 8008b0a:	f10a 0a01 	add.w	sl, sl, #1
 8008b0e:	3208      	adds	r2, #8
 8008b10:	106d      	asrs	r5, r5, #1
 8008b12:	9205      	str	r2, [sp, #20]
 8008b14:	e7cc      	b.n	8008ab0 <_strtod_l+0x4c8>
 8008b16:	d0ec      	beq.n	8008af2 <_strtod_l+0x50a>
 8008b18:	426d      	negs	r5, r5
 8008b1a:	f015 020f 	ands.w	r2, r5, #15
 8008b1e:	d00a      	beq.n	8008b36 <_strtod_l+0x54e>
 8008b20:	4b12      	ldr	r3, [pc, #72]	; (8008b6c <_strtod_l+0x584>)
 8008b22:	4640      	mov	r0, r8
 8008b24:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b28:	4649      	mov	r1, r9
 8008b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2e:	f7f7 fdfd 	bl	800072c <__aeabi_ddiv>
 8008b32:	4680      	mov	r8, r0
 8008b34:	4689      	mov	r9, r1
 8008b36:	112d      	asrs	r5, r5, #4
 8008b38:	d0db      	beq.n	8008af2 <_strtod_l+0x50a>
 8008b3a:	2d1f      	cmp	r5, #31
 8008b3c:	dd1e      	ble.n	8008b7c <_strtod_l+0x594>
 8008b3e:	2600      	movs	r6, #0
 8008b40:	46b3      	mov	fp, r6
 8008b42:	960b      	str	r6, [sp, #44]	; 0x2c
 8008b44:	9608      	str	r6, [sp, #32]
 8008b46:	2322      	movs	r3, #34	; 0x22
 8008b48:	f04f 0800 	mov.w	r8, #0
 8008b4c:	f04f 0900 	mov.w	r9, #0
 8008b50:	6023      	str	r3, [r4, #0]
 8008b52:	e78d      	b.n	8008a70 <_strtod_l+0x488>
 8008b54:	0800a5df 	.word	0x0800a5df
 8008b58:	0800a80c 	.word	0x0800a80c
 8008b5c:	0800a5d7 	.word	0x0800a5d7
 8008b60:	0800a60e 	.word	0x0800a60e
 8008b64:	7ff00000 	.word	0x7ff00000
 8008b68:	0800a99d 	.word	0x0800a99d
 8008b6c:	0800a720 	.word	0x0800a720
 8008b70:	0800a6f8 	.word	0x0800a6f8
 8008b74:	7ca00000 	.word	0x7ca00000
 8008b78:	7fefffff 	.word	0x7fefffff
 8008b7c:	f015 0310 	ands.w	r3, r5, #16
 8008b80:	bf18      	it	ne
 8008b82:	236a      	movne	r3, #106	; 0x6a
 8008b84:	4640      	mov	r0, r8
 8008b86:	9305      	str	r3, [sp, #20]
 8008b88:	4649      	mov	r1, r9
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8008e58 <_strtod_l+0x870>
 8008b90:	07ea      	lsls	r2, r5, #31
 8008b92:	d504      	bpl.n	8008b9e <_strtod_l+0x5b6>
 8008b94:	e9da 2300 	ldrd	r2, r3, [sl]
 8008b98:	f7f7 fc9e 	bl	80004d8 <__aeabi_dmul>
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	106d      	asrs	r5, r5, #1
 8008ba0:	f10a 0a08 	add.w	sl, sl, #8
 8008ba4:	d1f4      	bne.n	8008b90 <_strtod_l+0x5a8>
 8008ba6:	b10b      	cbz	r3, 8008bac <_strtod_l+0x5c4>
 8008ba8:	4680      	mov	r8, r0
 8008baa:	4689      	mov	r9, r1
 8008bac:	9b05      	ldr	r3, [sp, #20]
 8008bae:	b1bb      	cbz	r3, 8008be0 <_strtod_l+0x5f8>
 8008bb0:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8008bb4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	4649      	mov	r1, r9
 8008bbc:	dd10      	ble.n	8008be0 <_strtod_l+0x5f8>
 8008bbe:	2b1f      	cmp	r3, #31
 8008bc0:	f340 8128 	ble.w	8008e14 <_strtod_l+0x82c>
 8008bc4:	2b34      	cmp	r3, #52	; 0x34
 8008bc6:	bfd8      	it	le
 8008bc8:	f04f 33ff 	movle.w	r3, #4294967295
 8008bcc:	f04f 0800 	mov.w	r8, #0
 8008bd0:	bfcf      	iteee	gt
 8008bd2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8008bd6:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008bda:	4093      	lslle	r3, r2
 8008bdc:	ea03 0901 	andle.w	r9, r3, r1
 8008be0:	2200      	movs	r2, #0
 8008be2:	2300      	movs	r3, #0
 8008be4:	4640      	mov	r0, r8
 8008be6:	4649      	mov	r1, r9
 8008be8:	f7f7 fede 	bl	80009a8 <__aeabi_dcmpeq>
 8008bec:	2800      	cmp	r0, #0
 8008bee:	d1a6      	bne.n	8008b3e <_strtod_l+0x556>
 8008bf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bf2:	465a      	mov	r2, fp
 8008bf4:	9300      	str	r3, [sp, #0]
 8008bf6:	4620      	mov	r0, r4
 8008bf8:	4633      	mov	r3, r6
 8008bfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008bfc:	f7ff f8dc 	bl	8007db8 <__s2b>
 8008c00:	900b      	str	r0, [sp, #44]	; 0x2c
 8008c02:	2800      	cmp	r0, #0
 8008c04:	f43f af2a 	beq.w	8008a5c <_strtod_l+0x474>
 8008c08:	2600      	movs	r6, #0
 8008c0a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c0c:	9b08      	ldr	r3, [sp, #32]
 8008c0e:	2a00      	cmp	r2, #0
 8008c10:	eba3 0307 	sub.w	r3, r3, r7
 8008c14:	bfa8      	it	ge
 8008c16:	2300      	movge	r3, #0
 8008c18:	46b3      	mov	fp, r6
 8008c1a:	9312      	str	r3, [sp, #72]	; 0x48
 8008c1c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008c20:	9316      	str	r3, [sp, #88]	; 0x58
 8008c22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c24:	4620      	mov	r0, r4
 8008c26:	6859      	ldr	r1, [r3, #4]
 8008c28:	f7ff f81e 	bl	8007c68 <_Balloc>
 8008c2c:	9008      	str	r0, [sp, #32]
 8008c2e:	2800      	cmp	r0, #0
 8008c30:	f43f af18 	beq.w	8008a64 <_strtod_l+0x47c>
 8008c34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c36:	300c      	adds	r0, #12
 8008c38:	691a      	ldr	r2, [r3, #16]
 8008c3a:	f103 010c 	add.w	r1, r3, #12
 8008c3e:	3202      	adds	r2, #2
 8008c40:	0092      	lsls	r2, r2, #2
 8008c42:	f7fe f892 	bl	8006d6a <memcpy>
 8008c46:	ab1c      	add	r3, sp, #112	; 0x70
 8008c48:	9301      	str	r3, [sp, #4]
 8008c4a:	ab1b      	add	r3, sp, #108	; 0x6c
 8008c4c:	9300      	str	r3, [sp, #0]
 8008c4e:	4642      	mov	r2, r8
 8008c50:	464b      	mov	r3, r9
 8008c52:	4620      	mov	r0, r4
 8008c54:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8008c58:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8008c5c:	f7ff fbd8 	bl	8008410 <__d2b>
 8008c60:	901a      	str	r0, [sp, #104]	; 0x68
 8008c62:	2800      	cmp	r0, #0
 8008c64:	f43f aefe 	beq.w	8008a64 <_strtod_l+0x47c>
 8008c68:	2101      	movs	r1, #1
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	f7ff f93c 	bl	8007ee8 <__i2b>
 8008c70:	4683      	mov	fp, r0
 8008c72:	2800      	cmp	r0, #0
 8008c74:	f43f aef6 	beq.w	8008a64 <_strtod_l+0x47c>
 8008c78:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8008c7a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008c7c:	2f00      	cmp	r7, #0
 8008c7e:	bfab      	itete	ge
 8008c80:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 8008c82:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8008c84:	eb07 0a03 	addge.w	sl, r7, r3
 8008c88:	1bdd      	sublt	r5, r3, r7
 8008c8a:	9b05      	ldr	r3, [sp, #20]
 8008c8c:	bfa8      	it	ge
 8008c8e:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8008c90:	eba7 0703 	sub.w	r7, r7, r3
 8008c94:	4417      	add	r7, r2
 8008c96:	4b71      	ldr	r3, [pc, #452]	; (8008e5c <_strtod_l+0x874>)
 8008c98:	f107 37ff 	add.w	r7, r7, #4294967295
 8008c9c:	bfb8      	it	lt
 8008c9e:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 8008ca2:	429f      	cmp	r7, r3
 8008ca4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008ca8:	f280 80c7 	bge.w	8008e3a <_strtod_l+0x852>
 8008cac:	1bdb      	subs	r3, r3, r7
 8008cae:	2b1f      	cmp	r3, #31
 8008cb0:	f04f 0101 	mov.w	r1, #1
 8008cb4:	eba2 0203 	sub.w	r2, r2, r3
 8008cb8:	f300 80b3 	bgt.w	8008e22 <_strtod_l+0x83a>
 8008cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8008cc0:	9313      	str	r3, [sp, #76]	; 0x4c
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	9310      	str	r3, [sp, #64]	; 0x40
 8008cc6:	eb0a 0702 	add.w	r7, sl, r2
 8008cca:	9b05      	ldr	r3, [sp, #20]
 8008ccc:	45ba      	cmp	sl, r7
 8008cce:	4415      	add	r5, r2
 8008cd0:	441d      	add	r5, r3
 8008cd2:	4653      	mov	r3, sl
 8008cd4:	bfa8      	it	ge
 8008cd6:	463b      	movge	r3, r7
 8008cd8:	42ab      	cmp	r3, r5
 8008cda:	bfa8      	it	ge
 8008cdc:	462b      	movge	r3, r5
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	bfc2      	ittt	gt
 8008ce2:	1aff      	subgt	r7, r7, r3
 8008ce4:	1aed      	subgt	r5, r5, r3
 8008ce6:	ebaa 0a03 	subgt.w	sl, sl, r3
 8008cea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	dd17      	ble.n	8008d20 <_strtod_l+0x738>
 8008cf0:	4659      	mov	r1, fp
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f7ff f9b5 	bl	8008064 <__pow5mult>
 8008cfa:	4683      	mov	fp, r0
 8008cfc:	2800      	cmp	r0, #0
 8008cfe:	f43f aeb1 	beq.w	8008a64 <_strtod_l+0x47c>
 8008d02:	4601      	mov	r1, r0
 8008d04:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008d06:	4620      	mov	r0, r4
 8008d08:	f7ff f904 	bl	8007f14 <__multiply>
 8008d0c:	900a      	str	r0, [sp, #40]	; 0x28
 8008d0e:	2800      	cmp	r0, #0
 8008d10:	f43f aea8 	beq.w	8008a64 <_strtod_l+0x47c>
 8008d14:	4620      	mov	r0, r4
 8008d16:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d18:	f7fe ffe6 	bl	8007ce8 <_Bfree>
 8008d1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d1e:	931a      	str	r3, [sp, #104]	; 0x68
 8008d20:	2f00      	cmp	r7, #0
 8008d22:	f300 808f 	bgt.w	8008e44 <_strtod_l+0x85c>
 8008d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	dd08      	ble.n	8008d3e <_strtod_l+0x756>
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008d30:	9908      	ldr	r1, [sp, #32]
 8008d32:	f7ff f997 	bl	8008064 <__pow5mult>
 8008d36:	9008      	str	r0, [sp, #32]
 8008d38:	2800      	cmp	r0, #0
 8008d3a:	f43f ae93 	beq.w	8008a64 <_strtod_l+0x47c>
 8008d3e:	2d00      	cmp	r5, #0
 8008d40:	dd08      	ble.n	8008d54 <_strtod_l+0x76c>
 8008d42:	462a      	mov	r2, r5
 8008d44:	4620      	mov	r0, r4
 8008d46:	9908      	ldr	r1, [sp, #32]
 8008d48:	f7ff f9e6 	bl	8008118 <__lshift>
 8008d4c:	9008      	str	r0, [sp, #32]
 8008d4e:	2800      	cmp	r0, #0
 8008d50:	f43f ae88 	beq.w	8008a64 <_strtod_l+0x47c>
 8008d54:	f1ba 0f00 	cmp.w	sl, #0
 8008d58:	dd08      	ble.n	8008d6c <_strtod_l+0x784>
 8008d5a:	4659      	mov	r1, fp
 8008d5c:	4652      	mov	r2, sl
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f7ff f9da 	bl	8008118 <__lshift>
 8008d64:	4683      	mov	fp, r0
 8008d66:	2800      	cmp	r0, #0
 8008d68:	f43f ae7c 	beq.w	8008a64 <_strtod_l+0x47c>
 8008d6c:	4620      	mov	r0, r4
 8008d6e:	9a08      	ldr	r2, [sp, #32]
 8008d70:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008d72:	f7ff fa59 	bl	8008228 <__mdiff>
 8008d76:	4606      	mov	r6, r0
 8008d78:	2800      	cmp	r0, #0
 8008d7a:	f43f ae73 	beq.w	8008a64 <_strtod_l+0x47c>
 8008d7e:	2500      	movs	r5, #0
 8008d80:	68c3      	ldr	r3, [r0, #12]
 8008d82:	4659      	mov	r1, fp
 8008d84:	60c5      	str	r5, [r0, #12]
 8008d86:	930a      	str	r3, [sp, #40]	; 0x28
 8008d88:	f7ff fa32 	bl	80081f0 <__mcmp>
 8008d8c:	42a8      	cmp	r0, r5
 8008d8e:	da6b      	bge.n	8008e68 <_strtod_l+0x880>
 8008d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d92:	ea53 0308 	orrs.w	r3, r3, r8
 8008d96:	f040 808f 	bne.w	8008eb8 <_strtod_l+0x8d0>
 8008d9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	f040 808a 	bne.w	8008eb8 <_strtod_l+0x8d0>
 8008da4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008da8:	0d1b      	lsrs	r3, r3, #20
 8008daa:	051b      	lsls	r3, r3, #20
 8008dac:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008db0:	f240 8082 	bls.w	8008eb8 <_strtod_l+0x8d0>
 8008db4:	6973      	ldr	r3, [r6, #20]
 8008db6:	b913      	cbnz	r3, 8008dbe <_strtod_l+0x7d6>
 8008db8:	6933      	ldr	r3, [r6, #16]
 8008dba:	2b01      	cmp	r3, #1
 8008dbc:	dd7c      	ble.n	8008eb8 <_strtod_l+0x8d0>
 8008dbe:	4631      	mov	r1, r6
 8008dc0:	2201      	movs	r2, #1
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f7ff f9a8 	bl	8008118 <__lshift>
 8008dc8:	4659      	mov	r1, fp
 8008dca:	4606      	mov	r6, r0
 8008dcc:	f7ff fa10 	bl	80081f0 <__mcmp>
 8008dd0:	2800      	cmp	r0, #0
 8008dd2:	dd71      	ble.n	8008eb8 <_strtod_l+0x8d0>
 8008dd4:	9905      	ldr	r1, [sp, #20]
 8008dd6:	464b      	mov	r3, r9
 8008dd8:	4a21      	ldr	r2, [pc, #132]	; (8008e60 <_strtod_l+0x878>)
 8008dda:	2900      	cmp	r1, #0
 8008ddc:	f000 808d 	beq.w	8008efa <_strtod_l+0x912>
 8008de0:	ea02 0109 	and.w	r1, r2, r9
 8008de4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008de8:	f300 8087 	bgt.w	8008efa <_strtod_l+0x912>
 8008dec:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8008df0:	f77f aea9 	ble.w	8008b46 <_strtod_l+0x55e>
 8008df4:	4640      	mov	r0, r8
 8008df6:	4649      	mov	r1, r9
 8008df8:	4b1a      	ldr	r3, [pc, #104]	; (8008e64 <_strtod_l+0x87c>)
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	f7f7 fb6c 	bl	80004d8 <__aeabi_dmul>
 8008e00:	4b17      	ldr	r3, [pc, #92]	; (8008e60 <_strtod_l+0x878>)
 8008e02:	4680      	mov	r8, r0
 8008e04:	400b      	ands	r3, r1
 8008e06:	4689      	mov	r9, r1
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f47f ae35 	bne.w	8008a78 <_strtod_l+0x490>
 8008e0e:	2322      	movs	r3, #34	; 0x22
 8008e10:	6023      	str	r3, [r4, #0]
 8008e12:	e631      	b.n	8008a78 <_strtod_l+0x490>
 8008e14:	f04f 32ff 	mov.w	r2, #4294967295
 8008e18:	fa02 f303 	lsl.w	r3, r2, r3
 8008e1c:	ea03 0808 	and.w	r8, r3, r8
 8008e20:	e6de      	b.n	8008be0 <_strtod_l+0x5f8>
 8008e22:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8008e26:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8008e2a:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8008e2e:	37e2      	adds	r7, #226	; 0xe2
 8008e30:	fa01 f307 	lsl.w	r3, r1, r7
 8008e34:	9310      	str	r3, [sp, #64]	; 0x40
 8008e36:	9113      	str	r1, [sp, #76]	; 0x4c
 8008e38:	e745      	b.n	8008cc6 <_strtod_l+0x6de>
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	9310      	str	r3, [sp, #64]	; 0x40
 8008e3e:	2301      	movs	r3, #1
 8008e40:	9313      	str	r3, [sp, #76]	; 0x4c
 8008e42:	e740      	b.n	8008cc6 <_strtod_l+0x6de>
 8008e44:	463a      	mov	r2, r7
 8008e46:	4620      	mov	r0, r4
 8008e48:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008e4a:	f7ff f965 	bl	8008118 <__lshift>
 8008e4e:	901a      	str	r0, [sp, #104]	; 0x68
 8008e50:	2800      	cmp	r0, #0
 8008e52:	f47f af68 	bne.w	8008d26 <_strtod_l+0x73e>
 8008e56:	e605      	b.n	8008a64 <_strtod_l+0x47c>
 8008e58:	0800a820 	.word	0x0800a820
 8008e5c:	fffffc02 	.word	0xfffffc02
 8008e60:	7ff00000 	.word	0x7ff00000
 8008e64:	39500000 	.word	0x39500000
 8008e68:	46ca      	mov	sl, r9
 8008e6a:	d165      	bne.n	8008f38 <_strtod_l+0x950>
 8008e6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e6e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e72:	b352      	cbz	r2, 8008eca <_strtod_l+0x8e2>
 8008e74:	4a9e      	ldr	r2, [pc, #632]	; (80090f0 <_strtod_l+0xb08>)
 8008e76:	4293      	cmp	r3, r2
 8008e78:	d12a      	bne.n	8008ed0 <_strtod_l+0x8e8>
 8008e7a:	9b05      	ldr	r3, [sp, #20]
 8008e7c:	4641      	mov	r1, r8
 8008e7e:	b1fb      	cbz	r3, 8008ec0 <_strtod_l+0x8d8>
 8008e80:	4b9c      	ldr	r3, [pc, #624]	; (80090f4 <_strtod_l+0xb0c>)
 8008e82:	f04f 32ff 	mov.w	r2, #4294967295
 8008e86:	ea09 0303 	and.w	r3, r9, r3
 8008e8a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008e8e:	d81a      	bhi.n	8008ec6 <_strtod_l+0x8de>
 8008e90:	0d1b      	lsrs	r3, r3, #20
 8008e92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008e96:	fa02 f303 	lsl.w	r3, r2, r3
 8008e9a:	4299      	cmp	r1, r3
 8008e9c:	d118      	bne.n	8008ed0 <_strtod_l+0x8e8>
 8008e9e:	4b96      	ldr	r3, [pc, #600]	; (80090f8 <_strtod_l+0xb10>)
 8008ea0:	459a      	cmp	sl, r3
 8008ea2:	d102      	bne.n	8008eaa <_strtod_l+0x8c2>
 8008ea4:	3101      	adds	r1, #1
 8008ea6:	f43f addd 	beq.w	8008a64 <_strtod_l+0x47c>
 8008eaa:	f04f 0800 	mov.w	r8, #0
 8008eae:	4b91      	ldr	r3, [pc, #580]	; (80090f4 <_strtod_l+0xb0c>)
 8008eb0:	ea0a 0303 	and.w	r3, sl, r3
 8008eb4:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8008eb8:	9b05      	ldr	r3, [sp, #20]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d19a      	bne.n	8008df4 <_strtod_l+0x80c>
 8008ebe:	e5db      	b.n	8008a78 <_strtod_l+0x490>
 8008ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8008ec4:	e7e9      	b.n	8008e9a <_strtod_l+0x8b2>
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	e7e7      	b.n	8008e9a <_strtod_l+0x8b2>
 8008eca:	ea53 0308 	orrs.w	r3, r3, r8
 8008ece:	d081      	beq.n	8008dd4 <_strtod_l+0x7ec>
 8008ed0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ed2:	b1e3      	cbz	r3, 8008f0e <_strtod_l+0x926>
 8008ed4:	ea13 0f0a 	tst.w	r3, sl
 8008ed8:	d0ee      	beq.n	8008eb8 <_strtod_l+0x8d0>
 8008eda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008edc:	4640      	mov	r0, r8
 8008ede:	4649      	mov	r1, r9
 8008ee0:	9a05      	ldr	r2, [sp, #20]
 8008ee2:	b1c3      	cbz	r3, 8008f16 <_strtod_l+0x92e>
 8008ee4:	f7ff fb5c 	bl	80085a0 <sulp>
 8008ee8:	4602      	mov	r2, r0
 8008eea:	460b      	mov	r3, r1
 8008eec:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008eee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008ef0:	f7f7 f93c 	bl	800016c <__adddf3>
 8008ef4:	4680      	mov	r8, r0
 8008ef6:	4689      	mov	r9, r1
 8008ef8:	e7de      	b.n	8008eb8 <_strtod_l+0x8d0>
 8008efa:	4013      	ands	r3, r2
 8008efc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008f00:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8008f04:	f04f 38ff 	mov.w	r8, #4294967295
 8008f08:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8008f0c:	e7d4      	b.n	8008eb8 <_strtod_l+0x8d0>
 8008f0e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f10:	ea13 0f08 	tst.w	r3, r8
 8008f14:	e7e0      	b.n	8008ed8 <_strtod_l+0x8f0>
 8008f16:	f7ff fb43 	bl	80085a0 <sulp>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008f20:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008f22:	f7f7 f921 	bl	8000168 <__aeabi_dsub>
 8008f26:	2200      	movs	r2, #0
 8008f28:	2300      	movs	r3, #0
 8008f2a:	4680      	mov	r8, r0
 8008f2c:	4689      	mov	r9, r1
 8008f2e:	f7f7 fd3b 	bl	80009a8 <__aeabi_dcmpeq>
 8008f32:	2800      	cmp	r0, #0
 8008f34:	d0c0      	beq.n	8008eb8 <_strtod_l+0x8d0>
 8008f36:	e606      	b.n	8008b46 <_strtod_l+0x55e>
 8008f38:	4659      	mov	r1, fp
 8008f3a:	4630      	mov	r0, r6
 8008f3c:	f7ff fabe 	bl	80084bc <__ratio>
 8008f40:	4602      	mov	r2, r0
 8008f42:	460b      	mov	r3, r1
 8008f44:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008f48:	2200      	movs	r2, #0
 8008f4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008f4e:	f7f7 fd3f 	bl	80009d0 <__aeabi_dcmple>
 8008f52:	2800      	cmp	r0, #0
 8008f54:	d06f      	beq.n	8009036 <_strtod_l+0xa4e>
 8008f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d17c      	bne.n	8009056 <_strtod_l+0xa6e>
 8008f5c:	f1b8 0f00 	cmp.w	r8, #0
 8008f60:	d159      	bne.n	8009016 <_strtod_l+0xa2e>
 8008f62:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d17b      	bne.n	8009062 <_strtod_l+0xa7a>
 8008f6a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008f6e:	2200      	movs	r2, #0
 8008f70:	4b62      	ldr	r3, [pc, #392]	; (80090fc <_strtod_l+0xb14>)
 8008f72:	f7f7 fd23 	bl	80009bc <__aeabi_dcmplt>
 8008f76:	2800      	cmp	r0, #0
 8008f78:	d15a      	bne.n	8009030 <_strtod_l+0xa48>
 8008f7a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008f7e:	2200      	movs	r2, #0
 8008f80:	4b5f      	ldr	r3, [pc, #380]	; (8009100 <_strtod_l+0xb18>)
 8008f82:	f7f7 faa9 	bl	80004d8 <__aeabi_dmul>
 8008f86:	4605      	mov	r5, r0
 8008f88:	460f      	mov	r7, r1
 8008f8a:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008f8e:	9506      	str	r5, [sp, #24]
 8008f90:	9307      	str	r3, [sp, #28]
 8008f92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008f96:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8008f9a:	4b56      	ldr	r3, [pc, #344]	; (80090f4 <_strtod_l+0xb0c>)
 8008f9c:	4a55      	ldr	r2, [pc, #340]	; (80090f4 <_strtod_l+0xb0c>)
 8008f9e:	ea0a 0303 	and.w	r3, sl, r3
 8008fa2:	9313      	str	r3, [sp, #76]	; 0x4c
 8008fa4:	4b57      	ldr	r3, [pc, #348]	; (8009104 <_strtod_l+0xb1c>)
 8008fa6:	ea0a 0202 	and.w	r2, sl, r2
 8008faa:	429a      	cmp	r2, r3
 8008fac:	f040 80b0 	bne.w	8009110 <_strtod_l+0xb28>
 8008fb0:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8008fb4:	4640      	mov	r0, r8
 8008fb6:	4649      	mov	r1, r9
 8008fb8:	f7ff f9c2 	bl	8008340 <__ulp>
 8008fbc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008fc0:	f7f7 fa8a 	bl	80004d8 <__aeabi_dmul>
 8008fc4:	4642      	mov	r2, r8
 8008fc6:	464b      	mov	r3, r9
 8008fc8:	f7f7 f8d0 	bl	800016c <__adddf3>
 8008fcc:	f8df a124 	ldr.w	sl, [pc, #292]	; 80090f4 <_strtod_l+0xb0c>
 8008fd0:	4a4d      	ldr	r2, [pc, #308]	; (8009108 <_strtod_l+0xb20>)
 8008fd2:	ea01 0a0a 	and.w	sl, r1, sl
 8008fd6:	4592      	cmp	sl, r2
 8008fd8:	4680      	mov	r8, r0
 8008fda:	d948      	bls.n	800906e <_strtod_l+0xa86>
 8008fdc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008fde:	4b46      	ldr	r3, [pc, #280]	; (80090f8 <_strtod_l+0xb10>)
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d103      	bne.n	8008fec <_strtod_l+0xa04>
 8008fe4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008fe6:	3301      	adds	r3, #1
 8008fe8:	f43f ad3c 	beq.w	8008a64 <_strtod_l+0x47c>
 8008fec:	f04f 38ff 	mov.w	r8, #4294967295
 8008ff0:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80090f8 <_strtod_l+0xb10>
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	991a      	ldr	r1, [sp, #104]	; 0x68
 8008ff8:	f7fe fe76 	bl	8007ce8 <_Bfree>
 8008ffc:	4620      	mov	r0, r4
 8008ffe:	9908      	ldr	r1, [sp, #32]
 8009000:	f7fe fe72 	bl	8007ce8 <_Bfree>
 8009004:	4659      	mov	r1, fp
 8009006:	4620      	mov	r0, r4
 8009008:	f7fe fe6e 	bl	8007ce8 <_Bfree>
 800900c:	4631      	mov	r1, r6
 800900e:	4620      	mov	r0, r4
 8009010:	f7fe fe6a 	bl	8007ce8 <_Bfree>
 8009014:	e605      	b.n	8008c22 <_strtod_l+0x63a>
 8009016:	f1b8 0f01 	cmp.w	r8, #1
 800901a:	d103      	bne.n	8009024 <_strtod_l+0xa3c>
 800901c:	f1b9 0f00 	cmp.w	r9, #0
 8009020:	f43f ad91 	beq.w	8008b46 <_strtod_l+0x55e>
 8009024:	2200      	movs	r2, #0
 8009026:	4b39      	ldr	r3, [pc, #228]	; (800910c <_strtod_l+0xb24>)
 8009028:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800902a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800902e:	e016      	b.n	800905e <_strtod_l+0xa76>
 8009030:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009032:	4f33      	ldr	r7, [pc, #204]	; (8009100 <_strtod_l+0xb18>)
 8009034:	e7a9      	b.n	8008f8a <_strtod_l+0x9a2>
 8009036:	4b32      	ldr	r3, [pc, #200]	; (8009100 <_strtod_l+0xb18>)
 8009038:	2200      	movs	r2, #0
 800903a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800903e:	f7f7 fa4b 	bl	80004d8 <__aeabi_dmul>
 8009042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009044:	4605      	mov	r5, r0
 8009046:	460f      	mov	r7, r1
 8009048:	2b00      	cmp	r3, #0
 800904a:	d09e      	beq.n	8008f8a <_strtod_l+0x9a2>
 800904c:	4602      	mov	r2, r0
 800904e:	460b      	mov	r3, r1
 8009050:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009054:	e79d      	b.n	8008f92 <_strtod_l+0x9aa>
 8009056:	2200      	movs	r2, #0
 8009058:	4b28      	ldr	r3, [pc, #160]	; (80090fc <_strtod_l+0xb14>)
 800905a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800905e:	4f27      	ldr	r7, [pc, #156]	; (80090fc <_strtod_l+0xb14>)
 8009060:	e797      	b.n	8008f92 <_strtod_l+0x9aa>
 8009062:	2200      	movs	r2, #0
 8009064:	4b29      	ldr	r3, [pc, #164]	; (800910c <_strtod_l+0xb24>)
 8009066:	4645      	mov	r5, r8
 8009068:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800906c:	e7f7      	b.n	800905e <_strtod_l+0xa76>
 800906e:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8009072:	9b05      	ldr	r3, [sp, #20]
 8009074:	46ca      	mov	sl, r9
 8009076:	2b00      	cmp	r3, #0
 8009078:	d1bc      	bne.n	8008ff4 <_strtod_l+0xa0c>
 800907a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800907e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009080:	0d1b      	lsrs	r3, r3, #20
 8009082:	051b      	lsls	r3, r3, #20
 8009084:	429a      	cmp	r2, r3
 8009086:	d1b5      	bne.n	8008ff4 <_strtod_l+0xa0c>
 8009088:	4628      	mov	r0, r5
 800908a:	4639      	mov	r1, r7
 800908c:	f7f7 fe7a 	bl	8000d84 <__aeabi_d2lz>
 8009090:	f7f7 f9f4 	bl	800047c <__aeabi_l2d>
 8009094:	4602      	mov	r2, r0
 8009096:	460b      	mov	r3, r1
 8009098:	4628      	mov	r0, r5
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 f864 	bl	8000168 <__aeabi_dsub>
 80090a0:	460b      	mov	r3, r1
 80090a2:	4602      	mov	r2, r0
 80090a4:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 80090a8:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80090ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090ae:	ea4a 0a08 	orr.w	sl, sl, r8
 80090b2:	ea5a 0a03 	orrs.w	sl, sl, r3
 80090b6:	d06c      	beq.n	8009192 <_strtod_l+0xbaa>
 80090b8:	a309      	add	r3, pc, #36	; (adr r3, 80090e0 <_strtod_l+0xaf8>)
 80090ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090be:	f7f7 fc7d 	bl	80009bc <__aeabi_dcmplt>
 80090c2:	2800      	cmp	r0, #0
 80090c4:	f47f acd8 	bne.w	8008a78 <_strtod_l+0x490>
 80090c8:	a307      	add	r3, pc, #28	; (adr r3, 80090e8 <_strtod_l+0xb00>)
 80090ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090d2:	f7f7 fc91 	bl	80009f8 <__aeabi_dcmpgt>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	d08c      	beq.n	8008ff4 <_strtod_l+0xa0c>
 80090da:	e4cd      	b.n	8008a78 <_strtod_l+0x490>
 80090dc:	f3af 8000 	nop.w
 80090e0:	94a03595 	.word	0x94a03595
 80090e4:	3fdfffff 	.word	0x3fdfffff
 80090e8:	35afe535 	.word	0x35afe535
 80090ec:	3fe00000 	.word	0x3fe00000
 80090f0:	000fffff 	.word	0x000fffff
 80090f4:	7ff00000 	.word	0x7ff00000
 80090f8:	7fefffff 	.word	0x7fefffff
 80090fc:	3ff00000 	.word	0x3ff00000
 8009100:	3fe00000 	.word	0x3fe00000
 8009104:	7fe00000 	.word	0x7fe00000
 8009108:	7c9fffff 	.word	0x7c9fffff
 800910c:	bff00000 	.word	0xbff00000
 8009110:	9b05      	ldr	r3, [sp, #20]
 8009112:	b333      	cbz	r3, 8009162 <_strtod_l+0xb7a>
 8009114:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009116:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800911a:	d822      	bhi.n	8009162 <_strtod_l+0xb7a>
 800911c:	a328      	add	r3, pc, #160	; (adr r3, 80091c0 <_strtod_l+0xbd8>)
 800911e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009122:	4628      	mov	r0, r5
 8009124:	4639      	mov	r1, r7
 8009126:	f7f7 fc53 	bl	80009d0 <__aeabi_dcmple>
 800912a:	b1a0      	cbz	r0, 8009156 <_strtod_l+0xb6e>
 800912c:	4639      	mov	r1, r7
 800912e:	4628      	mov	r0, r5
 8009130:	f7f7 fcaa 	bl	8000a88 <__aeabi_d2uiz>
 8009134:	2801      	cmp	r0, #1
 8009136:	bf38      	it	cc
 8009138:	2001      	movcc	r0, #1
 800913a:	f7f7 f953 	bl	80003e4 <__aeabi_ui2d>
 800913e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009140:	4605      	mov	r5, r0
 8009142:	460f      	mov	r7, r1
 8009144:	bb03      	cbnz	r3, 8009188 <_strtod_l+0xba0>
 8009146:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800914a:	9014      	str	r0, [sp, #80]	; 0x50
 800914c:	9315      	str	r3, [sp, #84]	; 0x54
 800914e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009152:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009156:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009158:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800915a:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800915e:	1a9b      	subs	r3, r3, r2
 8009160:	9311      	str	r3, [sp, #68]	; 0x44
 8009162:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009164:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009166:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800916a:	f7ff f8e9 	bl	8008340 <__ulp>
 800916e:	4602      	mov	r2, r0
 8009170:	460b      	mov	r3, r1
 8009172:	4640      	mov	r0, r8
 8009174:	4649      	mov	r1, r9
 8009176:	f7f7 f9af 	bl	80004d8 <__aeabi_dmul>
 800917a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800917c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800917e:	f7f6 fff5 	bl	800016c <__adddf3>
 8009182:	4680      	mov	r8, r0
 8009184:	4689      	mov	r9, r1
 8009186:	e774      	b.n	8009072 <_strtod_l+0xa8a>
 8009188:	4602      	mov	r2, r0
 800918a:	460b      	mov	r3, r1
 800918c:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8009190:	e7dd      	b.n	800914e <_strtod_l+0xb66>
 8009192:	a30d      	add	r3, pc, #52	; (adr r3, 80091c8 <_strtod_l+0xbe0>)
 8009194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009198:	f7f7 fc10 	bl	80009bc <__aeabi_dcmplt>
 800919c:	e79b      	b.n	80090d6 <_strtod_l+0xaee>
 800919e:	2300      	movs	r3, #0
 80091a0:	930e      	str	r3, [sp, #56]	; 0x38
 80091a2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80091a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80091a6:	6013      	str	r3, [r2, #0]
 80091a8:	f7ff ba5b 	b.w	8008662 <_strtod_l+0x7a>
 80091ac:	2a65      	cmp	r2, #101	; 0x65
 80091ae:	f43f ab52 	beq.w	8008856 <_strtod_l+0x26e>
 80091b2:	2a45      	cmp	r2, #69	; 0x45
 80091b4:	f43f ab4f 	beq.w	8008856 <_strtod_l+0x26e>
 80091b8:	2301      	movs	r3, #1
 80091ba:	f7ff bb87 	b.w	80088cc <_strtod_l+0x2e4>
 80091be:	bf00      	nop
 80091c0:	ffc00000 	.word	0xffc00000
 80091c4:	41dfffff 	.word	0x41dfffff
 80091c8:	94a03595 	.word	0x94a03595
 80091cc:	3fcfffff 	.word	0x3fcfffff

080091d0 <_strtod_r>:
 80091d0:	4b01      	ldr	r3, [pc, #4]	; (80091d8 <_strtod_r+0x8>)
 80091d2:	f7ff ba09 	b.w	80085e8 <_strtod_l>
 80091d6:	bf00      	nop
 80091d8:	2000006c 	.word	0x2000006c

080091dc <_strtol_l.constprop.0>:
 80091dc:	2b01      	cmp	r3, #1
 80091de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091e2:	4686      	mov	lr, r0
 80091e4:	4690      	mov	r8, r2
 80091e6:	d001      	beq.n	80091ec <_strtol_l.constprop.0+0x10>
 80091e8:	2b24      	cmp	r3, #36	; 0x24
 80091ea:	d906      	bls.n	80091fa <_strtol_l.constprop.0+0x1e>
 80091ec:	f7fd fd82 	bl	8006cf4 <__errno>
 80091f0:	2316      	movs	r3, #22
 80091f2:	6003      	str	r3, [r0, #0]
 80091f4:	2000      	movs	r0, #0
 80091f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091fa:	460d      	mov	r5, r1
 80091fc:	4835      	ldr	r0, [pc, #212]	; (80092d4 <_strtol_l.constprop.0+0xf8>)
 80091fe:	462a      	mov	r2, r5
 8009200:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009204:	5d06      	ldrb	r6, [r0, r4]
 8009206:	f016 0608 	ands.w	r6, r6, #8
 800920a:	d1f8      	bne.n	80091fe <_strtol_l.constprop.0+0x22>
 800920c:	2c2d      	cmp	r4, #45	; 0x2d
 800920e:	d12e      	bne.n	800926e <_strtol_l.constprop.0+0x92>
 8009210:	2601      	movs	r6, #1
 8009212:	782c      	ldrb	r4, [r5, #0]
 8009214:	1c95      	adds	r5, r2, #2
 8009216:	2b00      	cmp	r3, #0
 8009218:	d057      	beq.n	80092ca <_strtol_l.constprop.0+0xee>
 800921a:	2b10      	cmp	r3, #16
 800921c:	d109      	bne.n	8009232 <_strtol_l.constprop.0+0x56>
 800921e:	2c30      	cmp	r4, #48	; 0x30
 8009220:	d107      	bne.n	8009232 <_strtol_l.constprop.0+0x56>
 8009222:	782a      	ldrb	r2, [r5, #0]
 8009224:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8009228:	2a58      	cmp	r2, #88	; 0x58
 800922a:	d149      	bne.n	80092c0 <_strtol_l.constprop.0+0xe4>
 800922c:	2310      	movs	r3, #16
 800922e:	786c      	ldrb	r4, [r5, #1]
 8009230:	3502      	adds	r5, #2
 8009232:	2200      	movs	r2, #0
 8009234:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8009238:	f10c 3cff 	add.w	ip, ip, #4294967295
 800923c:	fbbc f9f3 	udiv	r9, ip, r3
 8009240:	4610      	mov	r0, r2
 8009242:	fb03 ca19 	mls	sl, r3, r9, ip
 8009246:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800924a:	2f09      	cmp	r7, #9
 800924c:	d814      	bhi.n	8009278 <_strtol_l.constprop.0+0x9c>
 800924e:	463c      	mov	r4, r7
 8009250:	42a3      	cmp	r3, r4
 8009252:	dd20      	ble.n	8009296 <_strtol_l.constprop.0+0xba>
 8009254:	1c57      	adds	r7, r2, #1
 8009256:	d007      	beq.n	8009268 <_strtol_l.constprop.0+0x8c>
 8009258:	4581      	cmp	r9, r0
 800925a:	d319      	bcc.n	8009290 <_strtol_l.constprop.0+0xb4>
 800925c:	d101      	bne.n	8009262 <_strtol_l.constprop.0+0x86>
 800925e:	45a2      	cmp	sl, r4
 8009260:	db16      	blt.n	8009290 <_strtol_l.constprop.0+0xb4>
 8009262:	2201      	movs	r2, #1
 8009264:	fb00 4003 	mla	r0, r0, r3, r4
 8009268:	f815 4b01 	ldrb.w	r4, [r5], #1
 800926c:	e7eb      	b.n	8009246 <_strtol_l.constprop.0+0x6a>
 800926e:	2c2b      	cmp	r4, #43	; 0x2b
 8009270:	bf04      	itt	eq
 8009272:	782c      	ldrbeq	r4, [r5, #0]
 8009274:	1c95      	addeq	r5, r2, #2
 8009276:	e7ce      	b.n	8009216 <_strtol_l.constprop.0+0x3a>
 8009278:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800927c:	2f19      	cmp	r7, #25
 800927e:	d801      	bhi.n	8009284 <_strtol_l.constprop.0+0xa8>
 8009280:	3c37      	subs	r4, #55	; 0x37
 8009282:	e7e5      	b.n	8009250 <_strtol_l.constprop.0+0x74>
 8009284:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8009288:	2f19      	cmp	r7, #25
 800928a:	d804      	bhi.n	8009296 <_strtol_l.constprop.0+0xba>
 800928c:	3c57      	subs	r4, #87	; 0x57
 800928e:	e7df      	b.n	8009250 <_strtol_l.constprop.0+0x74>
 8009290:	f04f 32ff 	mov.w	r2, #4294967295
 8009294:	e7e8      	b.n	8009268 <_strtol_l.constprop.0+0x8c>
 8009296:	1c53      	adds	r3, r2, #1
 8009298:	d108      	bne.n	80092ac <_strtol_l.constprop.0+0xd0>
 800929a:	2322      	movs	r3, #34	; 0x22
 800929c:	4660      	mov	r0, ip
 800929e:	f8ce 3000 	str.w	r3, [lr]
 80092a2:	f1b8 0f00 	cmp.w	r8, #0
 80092a6:	d0a6      	beq.n	80091f6 <_strtol_l.constprop.0+0x1a>
 80092a8:	1e69      	subs	r1, r5, #1
 80092aa:	e006      	b.n	80092ba <_strtol_l.constprop.0+0xde>
 80092ac:	b106      	cbz	r6, 80092b0 <_strtol_l.constprop.0+0xd4>
 80092ae:	4240      	negs	r0, r0
 80092b0:	f1b8 0f00 	cmp.w	r8, #0
 80092b4:	d09f      	beq.n	80091f6 <_strtol_l.constprop.0+0x1a>
 80092b6:	2a00      	cmp	r2, #0
 80092b8:	d1f6      	bne.n	80092a8 <_strtol_l.constprop.0+0xcc>
 80092ba:	f8c8 1000 	str.w	r1, [r8]
 80092be:	e79a      	b.n	80091f6 <_strtol_l.constprop.0+0x1a>
 80092c0:	2430      	movs	r4, #48	; 0x30
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d1b5      	bne.n	8009232 <_strtol_l.constprop.0+0x56>
 80092c6:	2308      	movs	r3, #8
 80092c8:	e7b3      	b.n	8009232 <_strtol_l.constprop.0+0x56>
 80092ca:	2c30      	cmp	r4, #48	; 0x30
 80092cc:	d0a9      	beq.n	8009222 <_strtol_l.constprop.0+0x46>
 80092ce:	230a      	movs	r3, #10
 80092d0:	e7af      	b.n	8009232 <_strtol_l.constprop.0+0x56>
 80092d2:	bf00      	nop
 80092d4:	0800a849 	.word	0x0800a849

080092d8 <_strtol_r>:
 80092d8:	f7ff bf80 	b.w	80091dc <_strtol_l.constprop.0>

080092dc <__ssputs_r>:
 80092dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092e0:	461f      	mov	r7, r3
 80092e2:	688e      	ldr	r6, [r1, #8]
 80092e4:	4682      	mov	sl, r0
 80092e6:	42be      	cmp	r6, r7
 80092e8:	460c      	mov	r4, r1
 80092ea:	4690      	mov	r8, r2
 80092ec:	680b      	ldr	r3, [r1, #0]
 80092ee:	d82c      	bhi.n	800934a <__ssputs_r+0x6e>
 80092f0:	898a      	ldrh	r2, [r1, #12]
 80092f2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092f6:	d026      	beq.n	8009346 <__ssputs_r+0x6a>
 80092f8:	6965      	ldr	r5, [r4, #20]
 80092fa:	6909      	ldr	r1, [r1, #16]
 80092fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009300:	eba3 0901 	sub.w	r9, r3, r1
 8009304:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009308:	1c7b      	adds	r3, r7, #1
 800930a:	444b      	add	r3, r9
 800930c:	106d      	asrs	r5, r5, #1
 800930e:	429d      	cmp	r5, r3
 8009310:	bf38      	it	cc
 8009312:	461d      	movcc	r5, r3
 8009314:	0553      	lsls	r3, r2, #21
 8009316:	d527      	bpl.n	8009368 <__ssputs_r+0x8c>
 8009318:	4629      	mov	r1, r5
 800931a:	f7fe fc19 	bl	8007b50 <_malloc_r>
 800931e:	4606      	mov	r6, r0
 8009320:	b360      	cbz	r0, 800937c <__ssputs_r+0xa0>
 8009322:	464a      	mov	r2, r9
 8009324:	6921      	ldr	r1, [r4, #16]
 8009326:	f7fd fd20 	bl	8006d6a <memcpy>
 800932a:	89a3      	ldrh	r3, [r4, #12]
 800932c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009330:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009334:	81a3      	strh	r3, [r4, #12]
 8009336:	6126      	str	r6, [r4, #16]
 8009338:	444e      	add	r6, r9
 800933a:	6026      	str	r6, [r4, #0]
 800933c:	463e      	mov	r6, r7
 800933e:	6165      	str	r5, [r4, #20]
 8009340:	eba5 0509 	sub.w	r5, r5, r9
 8009344:	60a5      	str	r5, [r4, #8]
 8009346:	42be      	cmp	r6, r7
 8009348:	d900      	bls.n	800934c <__ssputs_r+0x70>
 800934a:	463e      	mov	r6, r7
 800934c:	4632      	mov	r2, r6
 800934e:	4641      	mov	r1, r8
 8009350:	6820      	ldr	r0, [r4, #0]
 8009352:	f000 fb9d 	bl	8009a90 <memmove>
 8009356:	2000      	movs	r0, #0
 8009358:	68a3      	ldr	r3, [r4, #8]
 800935a:	1b9b      	subs	r3, r3, r6
 800935c:	60a3      	str	r3, [r4, #8]
 800935e:	6823      	ldr	r3, [r4, #0]
 8009360:	4433      	add	r3, r6
 8009362:	6023      	str	r3, [r4, #0]
 8009364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009368:	462a      	mov	r2, r5
 800936a:	f000 ff5e 	bl	800a22a <_realloc_r>
 800936e:	4606      	mov	r6, r0
 8009370:	2800      	cmp	r0, #0
 8009372:	d1e0      	bne.n	8009336 <__ssputs_r+0x5a>
 8009374:	4650      	mov	r0, sl
 8009376:	6921      	ldr	r1, [r4, #16]
 8009378:	f7fe fb7a 	bl	8007a70 <_free_r>
 800937c:	230c      	movs	r3, #12
 800937e:	f8ca 3000 	str.w	r3, [sl]
 8009382:	89a3      	ldrh	r3, [r4, #12]
 8009384:	f04f 30ff 	mov.w	r0, #4294967295
 8009388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800938c:	81a3      	strh	r3, [r4, #12]
 800938e:	e7e9      	b.n	8009364 <__ssputs_r+0x88>

08009390 <_svfiprintf_r>:
 8009390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009394:	4698      	mov	r8, r3
 8009396:	898b      	ldrh	r3, [r1, #12]
 8009398:	4607      	mov	r7, r0
 800939a:	061b      	lsls	r3, r3, #24
 800939c:	460d      	mov	r5, r1
 800939e:	4614      	mov	r4, r2
 80093a0:	b09d      	sub	sp, #116	; 0x74
 80093a2:	d50e      	bpl.n	80093c2 <_svfiprintf_r+0x32>
 80093a4:	690b      	ldr	r3, [r1, #16]
 80093a6:	b963      	cbnz	r3, 80093c2 <_svfiprintf_r+0x32>
 80093a8:	2140      	movs	r1, #64	; 0x40
 80093aa:	f7fe fbd1 	bl	8007b50 <_malloc_r>
 80093ae:	6028      	str	r0, [r5, #0]
 80093b0:	6128      	str	r0, [r5, #16]
 80093b2:	b920      	cbnz	r0, 80093be <_svfiprintf_r+0x2e>
 80093b4:	230c      	movs	r3, #12
 80093b6:	603b      	str	r3, [r7, #0]
 80093b8:	f04f 30ff 	mov.w	r0, #4294967295
 80093bc:	e0d0      	b.n	8009560 <_svfiprintf_r+0x1d0>
 80093be:	2340      	movs	r3, #64	; 0x40
 80093c0:	616b      	str	r3, [r5, #20]
 80093c2:	2300      	movs	r3, #0
 80093c4:	9309      	str	r3, [sp, #36]	; 0x24
 80093c6:	2320      	movs	r3, #32
 80093c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80093cc:	2330      	movs	r3, #48	; 0x30
 80093ce:	f04f 0901 	mov.w	r9, #1
 80093d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80093d6:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8009578 <_svfiprintf_r+0x1e8>
 80093da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093de:	4623      	mov	r3, r4
 80093e0:	469a      	mov	sl, r3
 80093e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093e6:	b10a      	cbz	r2, 80093ec <_svfiprintf_r+0x5c>
 80093e8:	2a25      	cmp	r2, #37	; 0x25
 80093ea:	d1f9      	bne.n	80093e0 <_svfiprintf_r+0x50>
 80093ec:	ebba 0b04 	subs.w	fp, sl, r4
 80093f0:	d00b      	beq.n	800940a <_svfiprintf_r+0x7a>
 80093f2:	465b      	mov	r3, fp
 80093f4:	4622      	mov	r2, r4
 80093f6:	4629      	mov	r1, r5
 80093f8:	4638      	mov	r0, r7
 80093fa:	f7ff ff6f 	bl	80092dc <__ssputs_r>
 80093fe:	3001      	adds	r0, #1
 8009400:	f000 80a9 	beq.w	8009556 <_svfiprintf_r+0x1c6>
 8009404:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009406:	445a      	add	r2, fp
 8009408:	9209      	str	r2, [sp, #36]	; 0x24
 800940a:	f89a 3000 	ldrb.w	r3, [sl]
 800940e:	2b00      	cmp	r3, #0
 8009410:	f000 80a1 	beq.w	8009556 <_svfiprintf_r+0x1c6>
 8009414:	2300      	movs	r3, #0
 8009416:	f04f 32ff 	mov.w	r2, #4294967295
 800941a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800941e:	f10a 0a01 	add.w	sl, sl, #1
 8009422:	9304      	str	r3, [sp, #16]
 8009424:	9307      	str	r3, [sp, #28]
 8009426:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800942a:	931a      	str	r3, [sp, #104]	; 0x68
 800942c:	4654      	mov	r4, sl
 800942e:	2205      	movs	r2, #5
 8009430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009434:	4850      	ldr	r0, [pc, #320]	; (8009578 <_svfiprintf_r+0x1e8>)
 8009436:	f7fd fc8a 	bl	8006d4e <memchr>
 800943a:	9a04      	ldr	r2, [sp, #16]
 800943c:	b9d8      	cbnz	r0, 8009476 <_svfiprintf_r+0xe6>
 800943e:	06d0      	lsls	r0, r2, #27
 8009440:	bf44      	itt	mi
 8009442:	2320      	movmi	r3, #32
 8009444:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009448:	0711      	lsls	r1, r2, #28
 800944a:	bf44      	itt	mi
 800944c:	232b      	movmi	r3, #43	; 0x2b
 800944e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009452:	f89a 3000 	ldrb.w	r3, [sl]
 8009456:	2b2a      	cmp	r3, #42	; 0x2a
 8009458:	d015      	beq.n	8009486 <_svfiprintf_r+0xf6>
 800945a:	4654      	mov	r4, sl
 800945c:	2000      	movs	r0, #0
 800945e:	f04f 0c0a 	mov.w	ip, #10
 8009462:	9a07      	ldr	r2, [sp, #28]
 8009464:	4621      	mov	r1, r4
 8009466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800946a:	3b30      	subs	r3, #48	; 0x30
 800946c:	2b09      	cmp	r3, #9
 800946e:	d94d      	bls.n	800950c <_svfiprintf_r+0x17c>
 8009470:	b1b0      	cbz	r0, 80094a0 <_svfiprintf_r+0x110>
 8009472:	9207      	str	r2, [sp, #28]
 8009474:	e014      	b.n	80094a0 <_svfiprintf_r+0x110>
 8009476:	eba0 0308 	sub.w	r3, r0, r8
 800947a:	fa09 f303 	lsl.w	r3, r9, r3
 800947e:	4313      	orrs	r3, r2
 8009480:	46a2      	mov	sl, r4
 8009482:	9304      	str	r3, [sp, #16]
 8009484:	e7d2      	b.n	800942c <_svfiprintf_r+0x9c>
 8009486:	9b03      	ldr	r3, [sp, #12]
 8009488:	1d19      	adds	r1, r3, #4
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	9103      	str	r1, [sp, #12]
 800948e:	2b00      	cmp	r3, #0
 8009490:	bfbb      	ittet	lt
 8009492:	425b      	neglt	r3, r3
 8009494:	f042 0202 	orrlt.w	r2, r2, #2
 8009498:	9307      	strge	r3, [sp, #28]
 800949a:	9307      	strlt	r3, [sp, #28]
 800949c:	bfb8      	it	lt
 800949e:	9204      	strlt	r2, [sp, #16]
 80094a0:	7823      	ldrb	r3, [r4, #0]
 80094a2:	2b2e      	cmp	r3, #46	; 0x2e
 80094a4:	d10c      	bne.n	80094c0 <_svfiprintf_r+0x130>
 80094a6:	7863      	ldrb	r3, [r4, #1]
 80094a8:	2b2a      	cmp	r3, #42	; 0x2a
 80094aa:	d134      	bne.n	8009516 <_svfiprintf_r+0x186>
 80094ac:	9b03      	ldr	r3, [sp, #12]
 80094ae:	3402      	adds	r4, #2
 80094b0:	1d1a      	adds	r2, r3, #4
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	9203      	str	r2, [sp, #12]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	bfb8      	it	lt
 80094ba:	f04f 33ff 	movlt.w	r3, #4294967295
 80094be:	9305      	str	r3, [sp, #20]
 80094c0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800957c <_svfiprintf_r+0x1ec>
 80094c4:	2203      	movs	r2, #3
 80094c6:	4650      	mov	r0, sl
 80094c8:	7821      	ldrb	r1, [r4, #0]
 80094ca:	f7fd fc40 	bl	8006d4e <memchr>
 80094ce:	b138      	cbz	r0, 80094e0 <_svfiprintf_r+0x150>
 80094d0:	2240      	movs	r2, #64	; 0x40
 80094d2:	9b04      	ldr	r3, [sp, #16]
 80094d4:	eba0 000a 	sub.w	r0, r0, sl
 80094d8:	4082      	lsls	r2, r0
 80094da:	4313      	orrs	r3, r2
 80094dc:	3401      	adds	r4, #1
 80094de:	9304      	str	r3, [sp, #16]
 80094e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094e4:	2206      	movs	r2, #6
 80094e6:	4826      	ldr	r0, [pc, #152]	; (8009580 <_svfiprintf_r+0x1f0>)
 80094e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094ec:	f7fd fc2f 	bl	8006d4e <memchr>
 80094f0:	2800      	cmp	r0, #0
 80094f2:	d038      	beq.n	8009566 <_svfiprintf_r+0x1d6>
 80094f4:	4b23      	ldr	r3, [pc, #140]	; (8009584 <_svfiprintf_r+0x1f4>)
 80094f6:	bb1b      	cbnz	r3, 8009540 <_svfiprintf_r+0x1b0>
 80094f8:	9b03      	ldr	r3, [sp, #12]
 80094fa:	3307      	adds	r3, #7
 80094fc:	f023 0307 	bic.w	r3, r3, #7
 8009500:	3308      	adds	r3, #8
 8009502:	9303      	str	r3, [sp, #12]
 8009504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009506:	4433      	add	r3, r6
 8009508:	9309      	str	r3, [sp, #36]	; 0x24
 800950a:	e768      	b.n	80093de <_svfiprintf_r+0x4e>
 800950c:	460c      	mov	r4, r1
 800950e:	2001      	movs	r0, #1
 8009510:	fb0c 3202 	mla	r2, ip, r2, r3
 8009514:	e7a6      	b.n	8009464 <_svfiprintf_r+0xd4>
 8009516:	2300      	movs	r3, #0
 8009518:	f04f 0c0a 	mov.w	ip, #10
 800951c:	4619      	mov	r1, r3
 800951e:	3401      	adds	r4, #1
 8009520:	9305      	str	r3, [sp, #20]
 8009522:	4620      	mov	r0, r4
 8009524:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009528:	3a30      	subs	r2, #48	; 0x30
 800952a:	2a09      	cmp	r2, #9
 800952c:	d903      	bls.n	8009536 <_svfiprintf_r+0x1a6>
 800952e:	2b00      	cmp	r3, #0
 8009530:	d0c6      	beq.n	80094c0 <_svfiprintf_r+0x130>
 8009532:	9105      	str	r1, [sp, #20]
 8009534:	e7c4      	b.n	80094c0 <_svfiprintf_r+0x130>
 8009536:	4604      	mov	r4, r0
 8009538:	2301      	movs	r3, #1
 800953a:	fb0c 2101 	mla	r1, ip, r1, r2
 800953e:	e7f0      	b.n	8009522 <_svfiprintf_r+0x192>
 8009540:	ab03      	add	r3, sp, #12
 8009542:	9300      	str	r3, [sp, #0]
 8009544:	462a      	mov	r2, r5
 8009546:	4638      	mov	r0, r7
 8009548:	4b0f      	ldr	r3, [pc, #60]	; (8009588 <_svfiprintf_r+0x1f8>)
 800954a:	a904      	add	r1, sp, #16
 800954c:	f7fc fbdc 	bl	8005d08 <_printf_float>
 8009550:	1c42      	adds	r2, r0, #1
 8009552:	4606      	mov	r6, r0
 8009554:	d1d6      	bne.n	8009504 <_svfiprintf_r+0x174>
 8009556:	89ab      	ldrh	r3, [r5, #12]
 8009558:	065b      	lsls	r3, r3, #25
 800955a:	f53f af2d 	bmi.w	80093b8 <_svfiprintf_r+0x28>
 800955e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009560:	b01d      	add	sp, #116	; 0x74
 8009562:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009566:	ab03      	add	r3, sp, #12
 8009568:	9300      	str	r3, [sp, #0]
 800956a:	462a      	mov	r2, r5
 800956c:	4638      	mov	r0, r7
 800956e:	4b06      	ldr	r3, [pc, #24]	; (8009588 <_svfiprintf_r+0x1f8>)
 8009570:	a904      	add	r1, sp, #16
 8009572:	f7fc fe69 	bl	8006248 <_printf_i>
 8009576:	e7eb      	b.n	8009550 <_svfiprintf_r+0x1c0>
 8009578:	0800a949 	.word	0x0800a949
 800957c:	0800a94f 	.word	0x0800a94f
 8009580:	0800a953 	.word	0x0800a953
 8009584:	08005d09 	.word	0x08005d09
 8009588:	080092dd 	.word	0x080092dd

0800958c <__sfputc_r>:
 800958c:	6893      	ldr	r3, [r2, #8]
 800958e:	b410      	push	{r4}
 8009590:	3b01      	subs	r3, #1
 8009592:	2b00      	cmp	r3, #0
 8009594:	6093      	str	r3, [r2, #8]
 8009596:	da07      	bge.n	80095a8 <__sfputc_r+0x1c>
 8009598:	6994      	ldr	r4, [r2, #24]
 800959a:	42a3      	cmp	r3, r4
 800959c:	db01      	blt.n	80095a2 <__sfputc_r+0x16>
 800959e:	290a      	cmp	r1, #10
 80095a0:	d102      	bne.n	80095a8 <__sfputc_r+0x1c>
 80095a2:	bc10      	pop	{r4}
 80095a4:	f000 b9de 	b.w	8009964 <__swbuf_r>
 80095a8:	6813      	ldr	r3, [r2, #0]
 80095aa:	1c58      	adds	r0, r3, #1
 80095ac:	6010      	str	r0, [r2, #0]
 80095ae:	7019      	strb	r1, [r3, #0]
 80095b0:	4608      	mov	r0, r1
 80095b2:	bc10      	pop	{r4}
 80095b4:	4770      	bx	lr

080095b6 <__sfputs_r>:
 80095b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095b8:	4606      	mov	r6, r0
 80095ba:	460f      	mov	r7, r1
 80095bc:	4614      	mov	r4, r2
 80095be:	18d5      	adds	r5, r2, r3
 80095c0:	42ac      	cmp	r4, r5
 80095c2:	d101      	bne.n	80095c8 <__sfputs_r+0x12>
 80095c4:	2000      	movs	r0, #0
 80095c6:	e007      	b.n	80095d8 <__sfputs_r+0x22>
 80095c8:	463a      	mov	r2, r7
 80095ca:	4630      	mov	r0, r6
 80095cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095d0:	f7ff ffdc 	bl	800958c <__sfputc_r>
 80095d4:	1c43      	adds	r3, r0, #1
 80095d6:	d1f3      	bne.n	80095c0 <__sfputs_r+0xa>
 80095d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080095dc <_vfiprintf_r>:
 80095dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e0:	460d      	mov	r5, r1
 80095e2:	4614      	mov	r4, r2
 80095e4:	4698      	mov	r8, r3
 80095e6:	4606      	mov	r6, r0
 80095e8:	b09d      	sub	sp, #116	; 0x74
 80095ea:	b118      	cbz	r0, 80095f4 <_vfiprintf_r+0x18>
 80095ec:	6a03      	ldr	r3, [r0, #32]
 80095ee:	b90b      	cbnz	r3, 80095f4 <_vfiprintf_r+0x18>
 80095f0:	f7fd f9e6 	bl	80069c0 <__sinit>
 80095f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80095f6:	07d9      	lsls	r1, r3, #31
 80095f8:	d405      	bmi.n	8009606 <_vfiprintf_r+0x2a>
 80095fa:	89ab      	ldrh	r3, [r5, #12]
 80095fc:	059a      	lsls	r2, r3, #22
 80095fe:	d402      	bmi.n	8009606 <_vfiprintf_r+0x2a>
 8009600:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009602:	f7fd fba2 	bl	8006d4a <__retarget_lock_acquire_recursive>
 8009606:	89ab      	ldrh	r3, [r5, #12]
 8009608:	071b      	lsls	r3, r3, #28
 800960a:	d501      	bpl.n	8009610 <_vfiprintf_r+0x34>
 800960c:	692b      	ldr	r3, [r5, #16]
 800960e:	b99b      	cbnz	r3, 8009638 <_vfiprintf_r+0x5c>
 8009610:	4629      	mov	r1, r5
 8009612:	4630      	mov	r0, r6
 8009614:	f000 f9e4 	bl	80099e0 <__swsetup_r>
 8009618:	b170      	cbz	r0, 8009638 <_vfiprintf_r+0x5c>
 800961a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800961c:	07dc      	lsls	r4, r3, #31
 800961e:	d504      	bpl.n	800962a <_vfiprintf_r+0x4e>
 8009620:	f04f 30ff 	mov.w	r0, #4294967295
 8009624:	b01d      	add	sp, #116	; 0x74
 8009626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800962a:	89ab      	ldrh	r3, [r5, #12]
 800962c:	0598      	lsls	r0, r3, #22
 800962e:	d4f7      	bmi.n	8009620 <_vfiprintf_r+0x44>
 8009630:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009632:	f7fd fb8b 	bl	8006d4c <__retarget_lock_release_recursive>
 8009636:	e7f3      	b.n	8009620 <_vfiprintf_r+0x44>
 8009638:	2300      	movs	r3, #0
 800963a:	9309      	str	r3, [sp, #36]	; 0x24
 800963c:	2320      	movs	r3, #32
 800963e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009642:	2330      	movs	r3, #48	; 0x30
 8009644:	f04f 0901 	mov.w	r9, #1
 8009648:	f8cd 800c 	str.w	r8, [sp, #12]
 800964c:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 80097fc <_vfiprintf_r+0x220>
 8009650:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009654:	4623      	mov	r3, r4
 8009656:	469a      	mov	sl, r3
 8009658:	f813 2b01 	ldrb.w	r2, [r3], #1
 800965c:	b10a      	cbz	r2, 8009662 <_vfiprintf_r+0x86>
 800965e:	2a25      	cmp	r2, #37	; 0x25
 8009660:	d1f9      	bne.n	8009656 <_vfiprintf_r+0x7a>
 8009662:	ebba 0b04 	subs.w	fp, sl, r4
 8009666:	d00b      	beq.n	8009680 <_vfiprintf_r+0xa4>
 8009668:	465b      	mov	r3, fp
 800966a:	4622      	mov	r2, r4
 800966c:	4629      	mov	r1, r5
 800966e:	4630      	mov	r0, r6
 8009670:	f7ff ffa1 	bl	80095b6 <__sfputs_r>
 8009674:	3001      	adds	r0, #1
 8009676:	f000 80a9 	beq.w	80097cc <_vfiprintf_r+0x1f0>
 800967a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800967c:	445a      	add	r2, fp
 800967e:	9209      	str	r2, [sp, #36]	; 0x24
 8009680:	f89a 3000 	ldrb.w	r3, [sl]
 8009684:	2b00      	cmp	r3, #0
 8009686:	f000 80a1 	beq.w	80097cc <_vfiprintf_r+0x1f0>
 800968a:	2300      	movs	r3, #0
 800968c:	f04f 32ff 	mov.w	r2, #4294967295
 8009690:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009694:	f10a 0a01 	add.w	sl, sl, #1
 8009698:	9304      	str	r3, [sp, #16]
 800969a:	9307      	str	r3, [sp, #28]
 800969c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096a0:	931a      	str	r3, [sp, #104]	; 0x68
 80096a2:	4654      	mov	r4, sl
 80096a4:	2205      	movs	r2, #5
 80096a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096aa:	4854      	ldr	r0, [pc, #336]	; (80097fc <_vfiprintf_r+0x220>)
 80096ac:	f7fd fb4f 	bl	8006d4e <memchr>
 80096b0:	9a04      	ldr	r2, [sp, #16]
 80096b2:	b9d8      	cbnz	r0, 80096ec <_vfiprintf_r+0x110>
 80096b4:	06d1      	lsls	r1, r2, #27
 80096b6:	bf44      	itt	mi
 80096b8:	2320      	movmi	r3, #32
 80096ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096be:	0713      	lsls	r3, r2, #28
 80096c0:	bf44      	itt	mi
 80096c2:	232b      	movmi	r3, #43	; 0x2b
 80096c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80096c8:	f89a 3000 	ldrb.w	r3, [sl]
 80096cc:	2b2a      	cmp	r3, #42	; 0x2a
 80096ce:	d015      	beq.n	80096fc <_vfiprintf_r+0x120>
 80096d0:	4654      	mov	r4, sl
 80096d2:	2000      	movs	r0, #0
 80096d4:	f04f 0c0a 	mov.w	ip, #10
 80096d8:	9a07      	ldr	r2, [sp, #28]
 80096da:	4621      	mov	r1, r4
 80096dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096e0:	3b30      	subs	r3, #48	; 0x30
 80096e2:	2b09      	cmp	r3, #9
 80096e4:	d94d      	bls.n	8009782 <_vfiprintf_r+0x1a6>
 80096e6:	b1b0      	cbz	r0, 8009716 <_vfiprintf_r+0x13a>
 80096e8:	9207      	str	r2, [sp, #28]
 80096ea:	e014      	b.n	8009716 <_vfiprintf_r+0x13a>
 80096ec:	eba0 0308 	sub.w	r3, r0, r8
 80096f0:	fa09 f303 	lsl.w	r3, r9, r3
 80096f4:	4313      	orrs	r3, r2
 80096f6:	46a2      	mov	sl, r4
 80096f8:	9304      	str	r3, [sp, #16]
 80096fa:	e7d2      	b.n	80096a2 <_vfiprintf_r+0xc6>
 80096fc:	9b03      	ldr	r3, [sp, #12]
 80096fe:	1d19      	adds	r1, r3, #4
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	9103      	str	r1, [sp, #12]
 8009704:	2b00      	cmp	r3, #0
 8009706:	bfbb      	ittet	lt
 8009708:	425b      	neglt	r3, r3
 800970a:	f042 0202 	orrlt.w	r2, r2, #2
 800970e:	9307      	strge	r3, [sp, #28]
 8009710:	9307      	strlt	r3, [sp, #28]
 8009712:	bfb8      	it	lt
 8009714:	9204      	strlt	r2, [sp, #16]
 8009716:	7823      	ldrb	r3, [r4, #0]
 8009718:	2b2e      	cmp	r3, #46	; 0x2e
 800971a:	d10c      	bne.n	8009736 <_vfiprintf_r+0x15a>
 800971c:	7863      	ldrb	r3, [r4, #1]
 800971e:	2b2a      	cmp	r3, #42	; 0x2a
 8009720:	d134      	bne.n	800978c <_vfiprintf_r+0x1b0>
 8009722:	9b03      	ldr	r3, [sp, #12]
 8009724:	3402      	adds	r4, #2
 8009726:	1d1a      	adds	r2, r3, #4
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	9203      	str	r2, [sp, #12]
 800972c:	2b00      	cmp	r3, #0
 800972e:	bfb8      	it	lt
 8009730:	f04f 33ff 	movlt.w	r3, #4294967295
 8009734:	9305      	str	r3, [sp, #20]
 8009736:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009800 <_vfiprintf_r+0x224>
 800973a:	2203      	movs	r2, #3
 800973c:	4650      	mov	r0, sl
 800973e:	7821      	ldrb	r1, [r4, #0]
 8009740:	f7fd fb05 	bl	8006d4e <memchr>
 8009744:	b138      	cbz	r0, 8009756 <_vfiprintf_r+0x17a>
 8009746:	2240      	movs	r2, #64	; 0x40
 8009748:	9b04      	ldr	r3, [sp, #16]
 800974a:	eba0 000a 	sub.w	r0, r0, sl
 800974e:	4082      	lsls	r2, r0
 8009750:	4313      	orrs	r3, r2
 8009752:	3401      	adds	r4, #1
 8009754:	9304      	str	r3, [sp, #16]
 8009756:	f814 1b01 	ldrb.w	r1, [r4], #1
 800975a:	2206      	movs	r2, #6
 800975c:	4829      	ldr	r0, [pc, #164]	; (8009804 <_vfiprintf_r+0x228>)
 800975e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009762:	f7fd faf4 	bl	8006d4e <memchr>
 8009766:	2800      	cmp	r0, #0
 8009768:	d03f      	beq.n	80097ea <_vfiprintf_r+0x20e>
 800976a:	4b27      	ldr	r3, [pc, #156]	; (8009808 <_vfiprintf_r+0x22c>)
 800976c:	bb1b      	cbnz	r3, 80097b6 <_vfiprintf_r+0x1da>
 800976e:	9b03      	ldr	r3, [sp, #12]
 8009770:	3307      	adds	r3, #7
 8009772:	f023 0307 	bic.w	r3, r3, #7
 8009776:	3308      	adds	r3, #8
 8009778:	9303      	str	r3, [sp, #12]
 800977a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800977c:	443b      	add	r3, r7
 800977e:	9309      	str	r3, [sp, #36]	; 0x24
 8009780:	e768      	b.n	8009654 <_vfiprintf_r+0x78>
 8009782:	460c      	mov	r4, r1
 8009784:	2001      	movs	r0, #1
 8009786:	fb0c 3202 	mla	r2, ip, r2, r3
 800978a:	e7a6      	b.n	80096da <_vfiprintf_r+0xfe>
 800978c:	2300      	movs	r3, #0
 800978e:	f04f 0c0a 	mov.w	ip, #10
 8009792:	4619      	mov	r1, r3
 8009794:	3401      	adds	r4, #1
 8009796:	9305      	str	r3, [sp, #20]
 8009798:	4620      	mov	r0, r4
 800979a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800979e:	3a30      	subs	r2, #48	; 0x30
 80097a0:	2a09      	cmp	r2, #9
 80097a2:	d903      	bls.n	80097ac <_vfiprintf_r+0x1d0>
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d0c6      	beq.n	8009736 <_vfiprintf_r+0x15a>
 80097a8:	9105      	str	r1, [sp, #20]
 80097aa:	e7c4      	b.n	8009736 <_vfiprintf_r+0x15a>
 80097ac:	4604      	mov	r4, r0
 80097ae:	2301      	movs	r3, #1
 80097b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80097b4:	e7f0      	b.n	8009798 <_vfiprintf_r+0x1bc>
 80097b6:	ab03      	add	r3, sp, #12
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	462a      	mov	r2, r5
 80097bc:	4630      	mov	r0, r6
 80097be:	4b13      	ldr	r3, [pc, #76]	; (800980c <_vfiprintf_r+0x230>)
 80097c0:	a904      	add	r1, sp, #16
 80097c2:	f7fc faa1 	bl	8005d08 <_printf_float>
 80097c6:	4607      	mov	r7, r0
 80097c8:	1c78      	adds	r0, r7, #1
 80097ca:	d1d6      	bne.n	800977a <_vfiprintf_r+0x19e>
 80097cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80097ce:	07d9      	lsls	r1, r3, #31
 80097d0:	d405      	bmi.n	80097de <_vfiprintf_r+0x202>
 80097d2:	89ab      	ldrh	r3, [r5, #12]
 80097d4:	059a      	lsls	r2, r3, #22
 80097d6:	d402      	bmi.n	80097de <_vfiprintf_r+0x202>
 80097d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80097da:	f7fd fab7 	bl	8006d4c <__retarget_lock_release_recursive>
 80097de:	89ab      	ldrh	r3, [r5, #12]
 80097e0:	065b      	lsls	r3, r3, #25
 80097e2:	f53f af1d 	bmi.w	8009620 <_vfiprintf_r+0x44>
 80097e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80097e8:	e71c      	b.n	8009624 <_vfiprintf_r+0x48>
 80097ea:	ab03      	add	r3, sp, #12
 80097ec:	9300      	str	r3, [sp, #0]
 80097ee:	462a      	mov	r2, r5
 80097f0:	4630      	mov	r0, r6
 80097f2:	4b06      	ldr	r3, [pc, #24]	; (800980c <_vfiprintf_r+0x230>)
 80097f4:	a904      	add	r1, sp, #16
 80097f6:	f7fc fd27 	bl	8006248 <_printf_i>
 80097fa:	e7e4      	b.n	80097c6 <_vfiprintf_r+0x1ea>
 80097fc:	0800a949 	.word	0x0800a949
 8009800:	0800a94f 	.word	0x0800a94f
 8009804:	0800a953 	.word	0x0800a953
 8009808:	08005d09 	.word	0x08005d09
 800980c:	080095b7 	.word	0x080095b7

08009810 <__sflush_r>:
 8009810:	898a      	ldrh	r2, [r1, #12]
 8009812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009814:	4605      	mov	r5, r0
 8009816:	0710      	lsls	r0, r2, #28
 8009818:	460c      	mov	r4, r1
 800981a:	d457      	bmi.n	80098cc <__sflush_r+0xbc>
 800981c:	684b      	ldr	r3, [r1, #4]
 800981e:	2b00      	cmp	r3, #0
 8009820:	dc04      	bgt.n	800982c <__sflush_r+0x1c>
 8009822:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009824:	2b00      	cmp	r3, #0
 8009826:	dc01      	bgt.n	800982c <__sflush_r+0x1c>
 8009828:	2000      	movs	r0, #0
 800982a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800982c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800982e:	2e00      	cmp	r6, #0
 8009830:	d0fa      	beq.n	8009828 <__sflush_r+0x18>
 8009832:	2300      	movs	r3, #0
 8009834:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009838:	682f      	ldr	r7, [r5, #0]
 800983a:	6a21      	ldr	r1, [r4, #32]
 800983c:	602b      	str	r3, [r5, #0]
 800983e:	d032      	beq.n	80098a6 <__sflush_r+0x96>
 8009840:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009842:	89a3      	ldrh	r3, [r4, #12]
 8009844:	075a      	lsls	r2, r3, #29
 8009846:	d505      	bpl.n	8009854 <__sflush_r+0x44>
 8009848:	6863      	ldr	r3, [r4, #4]
 800984a:	1ac0      	subs	r0, r0, r3
 800984c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800984e:	b10b      	cbz	r3, 8009854 <__sflush_r+0x44>
 8009850:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009852:	1ac0      	subs	r0, r0, r3
 8009854:	2300      	movs	r3, #0
 8009856:	4602      	mov	r2, r0
 8009858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800985a:	4628      	mov	r0, r5
 800985c:	6a21      	ldr	r1, [r4, #32]
 800985e:	47b0      	blx	r6
 8009860:	1c43      	adds	r3, r0, #1
 8009862:	89a3      	ldrh	r3, [r4, #12]
 8009864:	d106      	bne.n	8009874 <__sflush_r+0x64>
 8009866:	6829      	ldr	r1, [r5, #0]
 8009868:	291d      	cmp	r1, #29
 800986a:	d82b      	bhi.n	80098c4 <__sflush_r+0xb4>
 800986c:	4a28      	ldr	r2, [pc, #160]	; (8009910 <__sflush_r+0x100>)
 800986e:	410a      	asrs	r2, r1
 8009870:	07d6      	lsls	r6, r2, #31
 8009872:	d427      	bmi.n	80098c4 <__sflush_r+0xb4>
 8009874:	2200      	movs	r2, #0
 8009876:	6062      	str	r2, [r4, #4]
 8009878:	6922      	ldr	r2, [r4, #16]
 800987a:	04d9      	lsls	r1, r3, #19
 800987c:	6022      	str	r2, [r4, #0]
 800987e:	d504      	bpl.n	800988a <__sflush_r+0x7a>
 8009880:	1c42      	adds	r2, r0, #1
 8009882:	d101      	bne.n	8009888 <__sflush_r+0x78>
 8009884:	682b      	ldr	r3, [r5, #0]
 8009886:	b903      	cbnz	r3, 800988a <__sflush_r+0x7a>
 8009888:	6560      	str	r0, [r4, #84]	; 0x54
 800988a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800988c:	602f      	str	r7, [r5, #0]
 800988e:	2900      	cmp	r1, #0
 8009890:	d0ca      	beq.n	8009828 <__sflush_r+0x18>
 8009892:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009896:	4299      	cmp	r1, r3
 8009898:	d002      	beq.n	80098a0 <__sflush_r+0x90>
 800989a:	4628      	mov	r0, r5
 800989c:	f7fe f8e8 	bl	8007a70 <_free_r>
 80098a0:	2000      	movs	r0, #0
 80098a2:	6360      	str	r0, [r4, #52]	; 0x34
 80098a4:	e7c1      	b.n	800982a <__sflush_r+0x1a>
 80098a6:	2301      	movs	r3, #1
 80098a8:	4628      	mov	r0, r5
 80098aa:	47b0      	blx	r6
 80098ac:	1c41      	adds	r1, r0, #1
 80098ae:	d1c8      	bne.n	8009842 <__sflush_r+0x32>
 80098b0:	682b      	ldr	r3, [r5, #0]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d0c5      	beq.n	8009842 <__sflush_r+0x32>
 80098b6:	2b1d      	cmp	r3, #29
 80098b8:	d001      	beq.n	80098be <__sflush_r+0xae>
 80098ba:	2b16      	cmp	r3, #22
 80098bc:	d101      	bne.n	80098c2 <__sflush_r+0xb2>
 80098be:	602f      	str	r7, [r5, #0]
 80098c0:	e7b2      	b.n	8009828 <__sflush_r+0x18>
 80098c2:	89a3      	ldrh	r3, [r4, #12]
 80098c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098c8:	81a3      	strh	r3, [r4, #12]
 80098ca:	e7ae      	b.n	800982a <__sflush_r+0x1a>
 80098cc:	690f      	ldr	r7, [r1, #16]
 80098ce:	2f00      	cmp	r7, #0
 80098d0:	d0aa      	beq.n	8009828 <__sflush_r+0x18>
 80098d2:	0793      	lsls	r3, r2, #30
 80098d4:	bf18      	it	ne
 80098d6:	2300      	movne	r3, #0
 80098d8:	680e      	ldr	r6, [r1, #0]
 80098da:	bf08      	it	eq
 80098dc:	694b      	ldreq	r3, [r1, #20]
 80098de:	1bf6      	subs	r6, r6, r7
 80098e0:	600f      	str	r7, [r1, #0]
 80098e2:	608b      	str	r3, [r1, #8]
 80098e4:	2e00      	cmp	r6, #0
 80098e6:	dd9f      	ble.n	8009828 <__sflush_r+0x18>
 80098e8:	4633      	mov	r3, r6
 80098ea:	463a      	mov	r2, r7
 80098ec:	4628      	mov	r0, r5
 80098ee:	6a21      	ldr	r1, [r4, #32]
 80098f0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80098f4:	47e0      	blx	ip
 80098f6:	2800      	cmp	r0, #0
 80098f8:	dc06      	bgt.n	8009908 <__sflush_r+0xf8>
 80098fa:	89a3      	ldrh	r3, [r4, #12]
 80098fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009900:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009904:	81a3      	strh	r3, [r4, #12]
 8009906:	e790      	b.n	800982a <__sflush_r+0x1a>
 8009908:	4407      	add	r7, r0
 800990a:	1a36      	subs	r6, r6, r0
 800990c:	e7ea      	b.n	80098e4 <__sflush_r+0xd4>
 800990e:	bf00      	nop
 8009910:	dfbffffe 	.word	0xdfbffffe

08009914 <_fflush_r>:
 8009914:	b538      	push	{r3, r4, r5, lr}
 8009916:	690b      	ldr	r3, [r1, #16]
 8009918:	4605      	mov	r5, r0
 800991a:	460c      	mov	r4, r1
 800991c:	b913      	cbnz	r3, 8009924 <_fflush_r+0x10>
 800991e:	2500      	movs	r5, #0
 8009920:	4628      	mov	r0, r5
 8009922:	bd38      	pop	{r3, r4, r5, pc}
 8009924:	b118      	cbz	r0, 800992e <_fflush_r+0x1a>
 8009926:	6a03      	ldr	r3, [r0, #32]
 8009928:	b90b      	cbnz	r3, 800992e <_fflush_r+0x1a>
 800992a:	f7fd f849 	bl	80069c0 <__sinit>
 800992e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d0f3      	beq.n	800991e <_fflush_r+0xa>
 8009936:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009938:	07d0      	lsls	r0, r2, #31
 800993a:	d404      	bmi.n	8009946 <_fflush_r+0x32>
 800993c:	0599      	lsls	r1, r3, #22
 800993e:	d402      	bmi.n	8009946 <_fflush_r+0x32>
 8009940:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009942:	f7fd fa02 	bl	8006d4a <__retarget_lock_acquire_recursive>
 8009946:	4628      	mov	r0, r5
 8009948:	4621      	mov	r1, r4
 800994a:	f7ff ff61 	bl	8009810 <__sflush_r>
 800994e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009950:	4605      	mov	r5, r0
 8009952:	07da      	lsls	r2, r3, #31
 8009954:	d4e4      	bmi.n	8009920 <_fflush_r+0xc>
 8009956:	89a3      	ldrh	r3, [r4, #12]
 8009958:	059b      	lsls	r3, r3, #22
 800995a:	d4e1      	bmi.n	8009920 <_fflush_r+0xc>
 800995c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800995e:	f7fd f9f5 	bl	8006d4c <__retarget_lock_release_recursive>
 8009962:	e7dd      	b.n	8009920 <_fflush_r+0xc>

08009964 <__swbuf_r>:
 8009964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009966:	460e      	mov	r6, r1
 8009968:	4614      	mov	r4, r2
 800996a:	4605      	mov	r5, r0
 800996c:	b118      	cbz	r0, 8009976 <__swbuf_r+0x12>
 800996e:	6a03      	ldr	r3, [r0, #32]
 8009970:	b90b      	cbnz	r3, 8009976 <__swbuf_r+0x12>
 8009972:	f7fd f825 	bl	80069c0 <__sinit>
 8009976:	69a3      	ldr	r3, [r4, #24]
 8009978:	60a3      	str	r3, [r4, #8]
 800997a:	89a3      	ldrh	r3, [r4, #12]
 800997c:	071a      	lsls	r2, r3, #28
 800997e:	d525      	bpl.n	80099cc <__swbuf_r+0x68>
 8009980:	6923      	ldr	r3, [r4, #16]
 8009982:	b31b      	cbz	r3, 80099cc <__swbuf_r+0x68>
 8009984:	6823      	ldr	r3, [r4, #0]
 8009986:	6922      	ldr	r2, [r4, #16]
 8009988:	b2f6      	uxtb	r6, r6
 800998a:	1a98      	subs	r0, r3, r2
 800998c:	6963      	ldr	r3, [r4, #20]
 800998e:	4637      	mov	r7, r6
 8009990:	4283      	cmp	r3, r0
 8009992:	dc04      	bgt.n	800999e <__swbuf_r+0x3a>
 8009994:	4621      	mov	r1, r4
 8009996:	4628      	mov	r0, r5
 8009998:	f7ff ffbc 	bl	8009914 <_fflush_r>
 800999c:	b9e0      	cbnz	r0, 80099d8 <__swbuf_r+0x74>
 800999e:	68a3      	ldr	r3, [r4, #8]
 80099a0:	3b01      	subs	r3, #1
 80099a2:	60a3      	str	r3, [r4, #8]
 80099a4:	6823      	ldr	r3, [r4, #0]
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	6022      	str	r2, [r4, #0]
 80099aa:	701e      	strb	r6, [r3, #0]
 80099ac:	6962      	ldr	r2, [r4, #20]
 80099ae:	1c43      	adds	r3, r0, #1
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d004      	beq.n	80099be <__swbuf_r+0x5a>
 80099b4:	89a3      	ldrh	r3, [r4, #12]
 80099b6:	07db      	lsls	r3, r3, #31
 80099b8:	d506      	bpl.n	80099c8 <__swbuf_r+0x64>
 80099ba:	2e0a      	cmp	r6, #10
 80099bc:	d104      	bne.n	80099c8 <__swbuf_r+0x64>
 80099be:	4621      	mov	r1, r4
 80099c0:	4628      	mov	r0, r5
 80099c2:	f7ff ffa7 	bl	8009914 <_fflush_r>
 80099c6:	b938      	cbnz	r0, 80099d8 <__swbuf_r+0x74>
 80099c8:	4638      	mov	r0, r7
 80099ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099cc:	4621      	mov	r1, r4
 80099ce:	4628      	mov	r0, r5
 80099d0:	f000 f806 	bl	80099e0 <__swsetup_r>
 80099d4:	2800      	cmp	r0, #0
 80099d6:	d0d5      	beq.n	8009984 <__swbuf_r+0x20>
 80099d8:	f04f 37ff 	mov.w	r7, #4294967295
 80099dc:	e7f4      	b.n	80099c8 <__swbuf_r+0x64>
	...

080099e0 <__swsetup_r>:
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4b2a      	ldr	r3, [pc, #168]	; (8009a8c <__swsetup_r+0xac>)
 80099e4:	4605      	mov	r5, r0
 80099e6:	6818      	ldr	r0, [r3, #0]
 80099e8:	460c      	mov	r4, r1
 80099ea:	b118      	cbz	r0, 80099f4 <__swsetup_r+0x14>
 80099ec:	6a03      	ldr	r3, [r0, #32]
 80099ee:	b90b      	cbnz	r3, 80099f4 <__swsetup_r+0x14>
 80099f0:	f7fc ffe6 	bl	80069c0 <__sinit>
 80099f4:	89a3      	ldrh	r3, [r4, #12]
 80099f6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80099fa:	0718      	lsls	r0, r3, #28
 80099fc:	d422      	bmi.n	8009a44 <__swsetup_r+0x64>
 80099fe:	06d9      	lsls	r1, r3, #27
 8009a00:	d407      	bmi.n	8009a12 <__swsetup_r+0x32>
 8009a02:	2309      	movs	r3, #9
 8009a04:	602b      	str	r3, [r5, #0]
 8009a06:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0e:	81a3      	strh	r3, [r4, #12]
 8009a10:	e034      	b.n	8009a7c <__swsetup_r+0x9c>
 8009a12:	0758      	lsls	r0, r3, #29
 8009a14:	d512      	bpl.n	8009a3c <__swsetup_r+0x5c>
 8009a16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a18:	b141      	cbz	r1, 8009a2c <__swsetup_r+0x4c>
 8009a1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a1e:	4299      	cmp	r1, r3
 8009a20:	d002      	beq.n	8009a28 <__swsetup_r+0x48>
 8009a22:	4628      	mov	r0, r5
 8009a24:	f7fe f824 	bl	8007a70 <_free_r>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	6363      	str	r3, [r4, #52]	; 0x34
 8009a2c:	89a3      	ldrh	r3, [r4, #12]
 8009a2e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a32:	81a3      	strh	r3, [r4, #12]
 8009a34:	2300      	movs	r3, #0
 8009a36:	6063      	str	r3, [r4, #4]
 8009a38:	6923      	ldr	r3, [r4, #16]
 8009a3a:	6023      	str	r3, [r4, #0]
 8009a3c:	89a3      	ldrh	r3, [r4, #12]
 8009a3e:	f043 0308 	orr.w	r3, r3, #8
 8009a42:	81a3      	strh	r3, [r4, #12]
 8009a44:	6923      	ldr	r3, [r4, #16]
 8009a46:	b94b      	cbnz	r3, 8009a5c <__swsetup_r+0x7c>
 8009a48:	89a3      	ldrh	r3, [r4, #12]
 8009a4a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a52:	d003      	beq.n	8009a5c <__swsetup_r+0x7c>
 8009a54:	4621      	mov	r1, r4
 8009a56:	4628      	mov	r0, r5
 8009a58:	f000 fc5b 	bl	800a312 <__smakebuf_r>
 8009a5c:	89a0      	ldrh	r0, [r4, #12]
 8009a5e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a62:	f010 0301 	ands.w	r3, r0, #1
 8009a66:	d00a      	beq.n	8009a7e <__swsetup_r+0x9e>
 8009a68:	2300      	movs	r3, #0
 8009a6a:	60a3      	str	r3, [r4, #8]
 8009a6c:	6963      	ldr	r3, [r4, #20]
 8009a6e:	425b      	negs	r3, r3
 8009a70:	61a3      	str	r3, [r4, #24]
 8009a72:	6923      	ldr	r3, [r4, #16]
 8009a74:	b943      	cbnz	r3, 8009a88 <__swsetup_r+0xa8>
 8009a76:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a7a:	d1c4      	bne.n	8009a06 <__swsetup_r+0x26>
 8009a7c:	bd38      	pop	{r3, r4, r5, pc}
 8009a7e:	0781      	lsls	r1, r0, #30
 8009a80:	bf58      	it	pl
 8009a82:	6963      	ldrpl	r3, [r4, #20]
 8009a84:	60a3      	str	r3, [r4, #8]
 8009a86:	e7f4      	b.n	8009a72 <__swsetup_r+0x92>
 8009a88:	2000      	movs	r0, #0
 8009a8a:	e7f7      	b.n	8009a7c <__swsetup_r+0x9c>
 8009a8c:	20000068 	.word	0x20000068

08009a90 <memmove>:
 8009a90:	4288      	cmp	r0, r1
 8009a92:	b510      	push	{r4, lr}
 8009a94:	eb01 0402 	add.w	r4, r1, r2
 8009a98:	d902      	bls.n	8009aa0 <memmove+0x10>
 8009a9a:	4284      	cmp	r4, r0
 8009a9c:	4623      	mov	r3, r4
 8009a9e:	d807      	bhi.n	8009ab0 <memmove+0x20>
 8009aa0:	1e43      	subs	r3, r0, #1
 8009aa2:	42a1      	cmp	r1, r4
 8009aa4:	d008      	beq.n	8009ab8 <memmove+0x28>
 8009aa6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009aaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aae:	e7f8      	b.n	8009aa2 <memmove+0x12>
 8009ab0:	4601      	mov	r1, r0
 8009ab2:	4402      	add	r2, r0
 8009ab4:	428a      	cmp	r2, r1
 8009ab6:	d100      	bne.n	8009aba <memmove+0x2a>
 8009ab8:	bd10      	pop	{r4, pc}
 8009aba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009abe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ac2:	e7f7      	b.n	8009ab4 <memmove+0x24>

08009ac4 <_sbrk_r>:
 8009ac4:	b538      	push	{r3, r4, r5, lr}
 8009ac6:	2300      	movs	r3, #0
 8009ac8:	4d05      	ldr	r5, [pc, #20]	; (8009ae0 <_sbrk_r+0x1c>)
 8009aca:	4604      	mov	r4, r0
 8009acc:	4608      	mov	r0, r1
 8009ace:	602b      	str	r3, [r5, #0]
 8009ad0:	f7f8 f87e 	bl	8001bd0 <_sbrk>
 8009ad4:	1c43      	adds	r3, r0, #1
 8009ad6:	d102      	bne.n	8009ade <_sbrk_r+0x1a>
 8009ad8:	682b      	ldr	r3, [r5, #0]
 8009ada:	b103      	cbz	r3, 8009ade <_sbrk_r+0x1a>
 8009adc:	6023      	str	r3, [r4, #0]
 8009ade:	bd38      	pop	{r3, r4, r5, pc}
 8009ae0:	200030a4 	.word	0x200030a4

08009ae4 <nan>:
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	4901      	ldr	r1, [pc, #4]	; (8009aec <nan+0x8>)
 8009ae8:	4770      	bx	lr
 8009aea:	bf00      	nop
 8009aec:	7ff80000 	.word	0x7ff80000

08009af0 <__assert_func>:
 8009af0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009af2:	4614      	mov	r4, r2
 8009af4:	461a      	mov	r2, r3
 8009af6:	4b09      	ldr	r3, [pc, #36]	; (8009b1c <__assert_func+0x2c>)
 8009af8:	4605      	mov	r5, r0
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	68d8      	ldr	r0, [r3, #12]
 8009afe:	b14c      	cbz	r4, 8009b14 <__assert_func+0x24>
 8009b00:	4b07      	ldr	r3, [pc, #28]	; (8009b20 <__assert_func+0x30>)
 8009b02:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b06:	9100      	str	r1, [sp, #0]
 8009b08:	462b      	mov	r3, r5
 8009b0a:	4906      	ldr	r1, [pc, #24]	; (8009b24 <__assert_func+0x34>)
 8009b0c:	f000 fbca 	bl	800a2a4 <fiprintf>
 8009b10:	f000 fc5e 	bl	800a3d0 <abort>
 8009b14:	4b04      	ldr	r3, [pc, #16]	; (8009b28 <__assert_func+0x38>)
 8009b16:	461c      	mov	r4, r3
 8009b18:	e7f3      	b.n	8009b02 <__assert_func+0x12>
 8009b1a:	bf00      	nop
 8009b1c:	20000068 	.word	0x20000068
 8009b20:	0800a962 	.word	0x0800a962
 8009b24:	0800a96f 	.word	0x0800a96f
 8009b28:	0800a99d 	.word	0x0800a99d

08009b2c <_calloc_r>:
 8009b2c:	b570      	push	{r4, r5, r6, lr}
 8009b2e:	fba1 5402 	umull	r5, r4, r1, r2
 8009b32:	b934      	cbnz	r4, 8009b42 <_calloc_r+0x16>
 8009b34:	4629      	mov	r1, r5
 8009b36:	f7fe f80b 	bl	8007b50 <_malloc_r>
 8009b3a:	4606      	mov	r6, r0
 8009b3c:	b928      	cbnz	r0, 8009b4a <_calloc_r+0x1e>
 8009b3e:	4630      	mov	r0, r6
 8009b40:	bd70      	pop	{r4, r5, r6, pc}
 8009b42:	220c      	movs	r2, #12
 8009b44:	2600      	movs	r6, #0
 8009b46:	6002      	str	r2, [r0, #0]
 8009b48:	e7f9      	b.n	8009b3e <_calloc_r+0x12>
 8009b4a:	462a      	mov	r2, r5
 8009b4c:	4621      	mov	r1, r4
 8009b4e:	f7fd f816 	bl	8006b7e <memset>
 8009b52:	e7f4      	b.n	8009b3e <_calloc_r+0x12>

08009b54 <rshift>:
 8009b54:	6903      	ldr	r3, [r0, #16]
 8009b56:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b5a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009b5e:	f100 0414 	add.w	r4, r0, #20
 8009b62:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009b66:	dd46      	ble.n	8009bf6 <rshift+0xa2>
 8009b68:	f011 011f 	ands.w	r1, r1, #31
 8009b6c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009b70:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009b74:	d10c      	bne.n	8009b90 <rshift+0x3c>
 8009b76:	4629      	mov	r1, r5
 8009b78:	f100 0710 	add.w	r7, r0, #16
 8009b7c:	42b1      	cmp	r1, r6
 8009b7e:	d335      	bcc.n	8009bec <rshift+0x98>
 8009b80:	1a9b      	subs	r3, r3, r2
 8009b82:	009b      	lsls	r3, r3, #2
 8009b84:	1eea      	subs	r2, r5, #3
 8009b86:	4296      	cmp	r6, r2
 8009b88:	bf38      	it	cc
 8009b8a:	2300      	movcc	r3, #0
 8009b8c:	4423      	add	r3, r4
 8009b8e:	e015      	b.n	8009bbc <rshift+0x68>
 8009b90:	46a1      	mov	r9, r4
 8009b92:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009b96:	f1c1 0820 	rsb	r8, r1, #32
 8009b9a:	40cf      	lsrs	r7, r1
 8009b9c:	f105 0e04 	add.w	lr, r5, #4
 8009ba0:	4576      	cmp	r6, lr
 8009ba2:	46f4      	mov	ip, lr
 8009ba4:	d816      	bhi.n	8009bd4 <rshift+0x80>
 8009ba6:	1a9a      	subs	r2, r3, r2
 8009ba8:	0092      	lsls	r2, r2, #2
 8009baa:	3a04      	subs	r2, #4
 8009bac:	3501      	adds	r5, #1
 8009bae:	42ae      	cmp	r6, r5
 8009bb0:	bf38      	it	cc
 8009bb2:	2200      	movcc	r2, #0
 8009bb4:	18a3      	adds	r3, r4, r2
 8009bb6:	50a7      	str	r7, [r4, r2]
 8009bb8:	b107      	cbz	r7, 8009bbc <rshift+0x68>
 8009bba:	3304      	adds	r3, #4
 8009bbc:	42a3      	cmp	r3, r4
 8009bbe:	eba3 0204 	sub.w	r2, r3, r4
 8009bc2:	bf08      	it	eq
 8009bc4:	2300      	moveq	r3, #0
 8009bc6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009bca:	6102      	str	r2, [r0, #16]
 8009bcc:	bf08      	it	eq
 8009bce:	6143      	streq	r3, [r0, #20]
 8009bd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bd4:	f8dc c000 	ldr.w	ip, [ip]
 8009bd8:	fa0c fc08 	lsl.w	ip, ip, r8
 8009bdc:	ea4c 0707 	orr.w	r7, ip, r7
 8009be0:	f849 7b04 	str.w	r7, [r9], #4
 8009be4:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009be8:	40cf      	lsrs	r7, r1
 8009bea:	e7d9      	b.n	8009ba0 <rshift+0x4c>
 8009bec:	f851 cb04 	ldr.w	ip, [r1], #4
 8009bf0:	f847 cf04 	str.w	ip, [r7, #4]!
 8009bf4:	e7c2      	b.n	8009b7c <rshift+0x28>
 8009bf6:	4623      	mov	r3, r4
 8009bf8:	e7e0      	b.n	8009bbc <rshift+0x68>

08009bfa <__hexdig_fun>:
 8009bfa:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009bfe:	2b09      	cmp	r3, #9
 8009c00:	d802      	bhi.n	8009c08 <__hexdig_fun+0xe>
 8009c02:	3820      	subs	r0, #32
 8009c04:	b2c0      	uxtb	r0, r0
 8009c06:	4770      	bx	lr
 8009c08:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009c0c:	2b05      	cmp	r3, #5
 8009c0e:	d801      	bhi.n	8009c14 <__hexdig_fun+0x1a>
 8009c10:	3847      	subs	r0, #71	; 0x47
 8009c12:	e7f7      	b.n	8009c04 <__hexdig_fun+0xa>
 8009c14:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009c18:	2b05      	cmp	r3, #5
 8009c1a:	d801      	bhi.n	8009c20 <__hexdig_fun+0x26>
 8009c1c:	3827      	subs	r0, #39	; 0x27
 8009c1e:	e7f1      	b.n	8009c04 <__hexdig_fun+0xa>
 8009c20:	2000      	movs	r0, #0
 8009c22:	4770      	bx	lr

08009c24 <__gethex>:
 8009c24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c28:	4681      	mov	r9, r0
 8009c2a:	468a      	mov	sl, r1
 8009c2c:	4617      	mov	r7, r2
 8009c2e:	680a      	ldr	r2, [r1, #0]
 8009c30:	b085      	sub	sp, #20
 8009c32:	f102 0b02 	add.w	fp, r2, #2
 8009c36:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009c3a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009c3e:	9302      	str	r3, [sp, #8]
 8009c40:	32fe      	adds	r2, #254	; 0xfe
 8009c42:	eb02 030b 	add.w	r3, r2, fp
 8009c46:	46d8      	mov	r8, fp
 8009c48:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009c4c:	9301      	str	r3, [sp, #4]
 8009c4e:	2830      	cmp	r0, #48	; 0x30
 8009c50:	d0f7      	beq.n	8009c42 <__gethex+0x1e>
 8009c52:	f7ff ffd2 	bl	8009bfa <__hexdig_fun>
 8009c56:	4604      	mov	r4, r0
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	d138      	bne.n	8009cce <__gethex+0xaa>
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	4640      	mov	r0, r8
 8009c60:	49a7      	ldr	r1, [pc, #668]	; (8009f00 <__gethex+0x2dc>)
 8009c62:	f7fc ff94 	bl	8006b8e <strncmp>
 8009c66:	4606      	mov	r6, r0
 8009c68:	2800      	cmp	r0, #0
 8009c6a:	d169      	bne.n	8009d40 <__gethex+0x11c>
 8009c6c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009c70:	465d      	mov	r5, fp
 8009c72:	f7ff ffc2 	bl	8009bfa <__hexdig_fun>
 8009c76:	2800      	cmp	r0, #0
 8009c78:	d064      	beq.n	8009d44 <__gethex+0x120>
 8009c7a:	465a      	mov	r2, fp
 8009c7c:	7810      	ldrb	r0, [r2, #0]
 8009c7e:	4690      	mov	r8, r2
 8009c80:	2830      	cmp	r0, #48	; 0x30
 8009c82:	f102 0201 	add.w	r2, r2, #1
 8009c86:	d0f9      	beq.n	8009c7c <__gethex+0x58>
 8009c88:	f7ff ffb7 	bl	8009bfa <__hexdig_fun>
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	fab0 f480 	clz	r4, r0
 8009c92:	465e      	mov	r6, fp
 8009c94:	0964      	lsrs	r4, r4, #5
 8009c96:	9301      	str	r3, [sp, #4]
 8009c98:	4642      	mov	r2, r8
 8009c9a:	4615      	mov	r5, r2
 8009c9c:	7828      	ldrb	r0, [r5, #0]
 8009c9e:	3201      	adds	r2, #1
 8009ca0:	f7ff ffab 	bl	8009bfa <__hexdig_fun>
 8009ca4:	2800      	cmp	r0, #0
 8009ca6:	d1f8      	bne.n	8009c9a <__gethex+0x76>
 8009ca8:	2201      	movs	r2, #1
 8009caa:	4628      	mov	r0, r5
 8009cac:	4994      	ldr	r1, [pc, #592]	; (8009f00 <__gethex+0x2dc>)
 8009cae:	f7fc ff6e 	bl	8006b8e <strncmp>
 8009cb2:	b978      	cbnz	r0, 8009cd4 <__gethex+0xb0>
 8009cb4:	b946      	cbnz	r6, 8009cc8 <__gethex+0xa4>
 8009cb6:	1c6e      	adds	r6, r5, #1
 8009cb8:	4632      	mov	r2, r6
 8009cba:	4615      	mov	r5, r2
 8009cbc:	7828      	ldrb	r0, [r5, #0]
 8009cbe:	3201      	adds	r2, #1
 8009cc0:	f7ff ff9b 	bl	8009bfa <__hexdig_fun>
 8009cc4:	2800      	cmp	r0, #0
 8009cc6:	d1f8      	bne.n	8009cba <__gethex+0x96>
 8009cc8:	1b73      	subs	r3, r6, r5
 8009cca:	009e      	lsls	r6, r3, #2
 8009ccc:	e004      	b.n	8009cd8 <__gethex+0xb4>
 8009cce:	2400      	movs	r4, #0
 8009cd0:	4626      	mov	r6, r4
 8009cd2:	e7e1      	b.n	8009c98 <__gethex+0x74>
 8009cd4:	2e00      	cmp	r6, #0
 8009cd6:	d1f7      	bne.n	8009cc8 <__gethex+0xa4>
 8009cd8:	782b      	ldrb	r3, [r5, #0]
 8009cda:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009cde:	2b50      	cmp	r3, #80	; 0x50
 8009ce0:	d13d      	bne.n	8009d5e <__gethex+0x13a>
 8009ce2:	786b      	ldrb	r3, [r5, #1]
 8009ce4:	2b2b      	cmp	r3, #43	; 0x2b
 8009ce6:	d02f      	beq.n	8009d48 <__gethex+0x124>
 8009ce8:	2b2d      	cmp	r3, #45	; 0x2d
 8009cea:	d031      	beq.n	8009d50 <__gethex+0x12c>
 8009cec:	f04f 0b00 	mov.w	fp, #0
 8009cf0:	1c69      	adds	r1, r5, #1
 8009cf2:	7808      	ldrb	r0, [r1, #0]
 8009cf4:	f7ff ff81 	bl	8009bfa <__hexdig_fun>
 8009cf8:	1e42      	subs	r2, r0, #1
 8009cfa:	b2d2      	uxtb	r2, r2
 8009cfc:	2a18      	cmp	r2, #24
 8009cfe:	d82e      	bhi.n	8009d5e <__gethex+0x13a>
 8009d00:	f1a0 0210 	sub.w	r2, r0, #16
 8009d04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009d08:	f7ff ff77 	bl	8009bfa <__hexdig_fun>
 8009d0c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009d10:	fa5f fc8c 	uxtb.w	ip, ip
 8009d14:	f1bc 0f18 	cmp.w	ip, #24
 8009d18:	d91d      	bls.n	8009d56 <__gethex+0x132>
 8009d1a:	f1bb 0f00 	cmp.w	fp, #0
 8009d1e:	d000      	beq.n	8009d22 <__gethex+0xfe>
 8009d20:	4252      	negs	r2, r2
 8009d22:	4416      	add	r6, r2
 8009d24:	f8ca 1000 	str.w	r1, [sl]
 8009d28:	b1dc      	cbz	r4, 8009d62 <__gethex+0x13e>
 8009d2a:	9b01      	ldr	r3, [sp, #4]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	bf14      	ite	ne
 8009d30:	f04f 0800 	movne.w	r8, #0
 8009d34:	f04f 0806 	moveq.w	r8, #6
 8009d38:	4640      	mov	r0, r8
 8009d3a:	b005      	add	sp, #20
 8009d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d40:	4645      	mov	r5, r8
 8009d42:	4626      	mov	r6, r4
 8009d44:	2401      	movs	r4, #1
 8009d46:	e7c7      	b.n	8009cd8 <__gethex+0xb4>
 8009d48:	f04f 0b00 	mov.w	fp, #0
 8009d4c:	1ca9      	adds	r1, r5, #2
 8009d4e:	e7d0      	b.n	8009cf2 <__gethex+0xce>
 8009d50:	f04f 0b01 	mov.w	fp, #1
 8009d54:	e7fa      	b.n	8009d4c <__gethex+0x128>
 8009d56:	230a      	movs	r3, #10
 8009d58:	fb03 0002 	mla	r0, r3, r2, r0
 8009d5c:	e7d0      	b.n	8009d00 <__gethex+0xdc>
 8009d5e:	4629      	mov	r1, r5
 8009d60:	e7e0      	b.n	8009d24 <__gethex+0x100>
 8009d62:	4621      	mov	r1, r4
 8009d64:	eba5 0308 	sub.w	r3, r5, r8
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	2b07      	cmp	r3, #7
 8009d6c:	dc0a      	bgt.n	8009d84 <__gethex+0x160>
 8009d6e:	4648      	mov	r0, r9
 8009d70:	f7fd ff7a 	bl	8007c68 <_Balloc>
 8009d74:	4604      	mov	r4, r0
 8009d76:	b940      	cbnz	r0, 8009d8a <__gethex+0x166>
 8009d78:	4602      	mov	r2, r0
 8009d7a:	21e4      	movs	r1, #228	; 0xe4
 8009d7c:	4b61      	ldr	r3, [pc, #388]	; (8009f04 <__gethex+0x2e0>)
 8009d7e:	4862      	ldr	r0, [pc, #392]	; (8009f08 <__gethex+0x2e4>)
 8009d80:	f7ff feb6 	bl	8009af0 <__assert_func>
 8009d84:	3101      	adds	r1, #1
 8009d86:	105b      	asrs	r3, r3, #1
 8009d88:	e7ef      	b.n	8009d6a <__gethex+0x146>
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	469b      	mov	fp, r3
 8009d8e:	f100 0a14 	add.w	sl, r0, #20
 8009d92:	f8cd a004 	str.w	sl, [sp, #4]
 8009d96:	45a8      	cmp	r8, r5
 8009d98:	d344      	bcc.n	8009e24 <__gethex+0x200>
 8009d9a:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009d9e:	4658      	mov	r0, fp
 8009da0:	f848 bb04 	str.w	fp, [r8], #4
 8009da4:	eba8 080a 	sub.w	r8, r8, sl
 8009da8:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8009dac:	6122      	str	r2, [r4, #16]
 8009dae:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8009db2:	f7fe f84b 	bl	8007e4c <__hi0bits>
 8009db6:	683d      	ldr	r5, [r7, #0]
 8009db8:	eba8 0800 	sub.w	r8, r8, r0
 8009dbc:	45a8      	cmp	r8, r5
 8009dbe:	dd59      	ble.n	8009e74 <__gethex+0x250>
 8009dc0:	eba8 0805 	sub.w	r8, r8, r5
 8009dc4:	4641      	mov	r1, r8
 8009dc6:	4620      	mov	r0, r4
 8009dc8:	f7fe fbc9 	bl	800855e <__any_on>
 8009dcc:	4683      	mov	fp, r0
 8009dce:	b1b8      	cbz	r0, 8009e00 <__gethex+0x1dc>
 8009dd0:	f04f 0b01 	mov.w	fp, #1
 8009dd4:	f108 33ff 	add.w	r3, r8, #4294967295
 8009dd8:	1159      	asrs	r1, r3, #5
 8009dda:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009dde:	f003 021f 	and.w	r2, r3, #31
 8009de2:	fa0b f202 	lsl.w	r2, fp, r2
 8009de6:	420a      	tst	r2, r1
 8009de8:	d00a      	beq.n	8009e00 <__gethex+0x1dc>
 8009dea:	455b      	cmp	r3, fp
 8009dec:	dd06      	ble.n	8009dfc <__gethex+0x1d8>
 8009dee:	4620      	mov	r0, r4
 8009df0:	f1a8 0102 	sub.w	r1, r8, #2
 8009df4:	f7fe fbb3 	bl	800855e <__any_on>
 8009df8:	2800      	cmp	r0, #0
 8009dfa:	d138      	bne.n	8009e6e <__gethex+0x24a>
 8009dfc:	f04f 0b02 	mov.w	fp, #2
 8009e00:	4641      	mov	r1, r8
 8009e02:	4620      	mov	r0, r4
 8009e04:	f7ff fea6 	bl	8009b54 <rshift>
 8009e08:	4446      	add	r6, r8
 8009e0a:	68bb      	ldr	r3, [r7, #8]
 8009e0c:	42b3      	cmp	r3, r6
 8009e0e:	da41      	bge.n	8009e94 <__gethex+0x270>
 8009e10:	4621      	mov	r1, r4
 8009e12:	4648      	mov	r0, r9
 8009e14:	f7fd ff68 	bl	8007ce8 <_Bfree>
 8009e18:	2300      	movs	r3, #0
 8009e1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e1c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009e20:	6013      	str	r3, [r2, #0]
 8009e22:	e789      	b.n	8009d38 <__gethex+0x114>
 8009e24:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009e28:	2a2e      	cmp	r2, #46	; 0x2e
 8009e2a:	d014      	beq.n	8009e56 <__gethex+0x232>
 8009e2c:	2b20      	cmp	r3, #32
 8009e2e:	d106      	bne.n	8009e3e <__gethex+0x21a>
 8009e30:	9b01      	ldr	r3, [sp, #4]
 8009e32:	f843 bb04 	str.w	fp, [r3], #4
 8009e36:	f04f 0b00 	mov.w	fp, #0
 8009e3a:	9301      	str	r3, [sp, #4]
 8009e3c:	465b      	mov	r3, fp
 8009e3e:	7828      	ldrb	r0, [r5, #0]
 8009e40:	9303      	str	r3, [sp, #12]
 8009e42:	f7ff feda 	bl	8009bfa <__hexdig_fun>
 8009e46:	9b03      	ldr	r3, [sp, #12]
 8009e48:	f000 000f 	and.w	r0, r0, #15
 8009e4c:	4098      	lsls	r0, r3
 8009e4e:	ea4b 0b00 	orr.w	fp, fp, r0
 8009e52:	3304      	adds	r3, #4
 8009e54:	e79f      	b.n	8009d96 <__gethex+0x172>
 8009e56:	45a8      	cmp	r8, r5
 8009e58:	d8e8      	bhi.n	8009e2c <__gethex+0x208>
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	4928      	ldr	r1, [pc, #160]	; (8009f00 <__gethex+0x2dc>)
 8009e60:	9303      	str	r3, [sp, #12]
 8009e62:	f7fc fe94 	bl	8006b8e <strncmp>
 8009e66:	9b03      	ldr	r3, [sp, #12]
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d1df      	bne.n	8009e2c <__gethex+0x208>
 8009e6c:	e793      	b.n	8009d96 <__gethex+0x172>
 8009e6e:	f04f 0b03 	mov.w	fp, #3
 8009e72:	e7c5      	b.n	8009e00 <__gethex+0x1dc>
 8009e74:	da0b      	bge.n	8009e8e <__gethex+0x26a>
 8009e76:	eba5 0808 	sub.w	r8, r5, r8
 8009e7a:	4621      	mov	r1, r4
 8009e7c:	4642      	mov	r2, r8
 8009e7e:	4648      	mov	r0, r9
 8009e80:	f7fe f94a 	bl	8008118 <__lshift>
 8009e84:	4604      	mov	r4, r0
 8009e86:	eba6 0608 	sub.w	r6, r6, r8
 8009e8a:	f100 0a14 	add.w	sl, r0, #20
 8009e8e:	f04f 0b00 	mov.w	fp, #0
 8009e92:	e7ba      	b.n	8009e0a <__gethex+0x1e6>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	42b3      	cmp	r3, r6
 8009e98:	dd74      	ble.n	8009f84 <__gethex+0x360>
 8009e9a:	1b9e      	subs	r6, r3, r6
 8009e9c:	42b5      	cmp	r5, r6
 8009e9e:	dc35      	bgt.n	8009f0c <__gethex+0x2e8>
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2b02      	cmp	r3, #2
 8009ea4:	d023      	beq.n	8009eee <__gethex+0x2ca>
 8009ea6:	2b03      	cmp	r3, #3
 8009ea8:	d025      	beq.n	8009ef6 <__gethex+0x2d2>
 8009eaa:	2b01      	cmp	r3, #1
 8009eac:	d115      	bne.n	8009eda <__gethex+0x2b6>
 8009eae:	42b5      	cmp	r5, r6
 8009eb0:	d113      	bne.n	8009eda <__gethex+0x2b6>
 8009eb2:	2d01      	cmp	r5, #1
 8009eb4:	d10b      	bne.n	8009ece <__gethex+0x2aa>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	9a02      	ldr	r2, [sp, #8]
 8009eba:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009ebe:	6013      	str	r3, [r2, #0]
 8009ec0:	2301      	movs	r3, #1
 8009ec2:	6123      	str	r3, [r4, #16]
 8009ec4:	f8ca 3000 	str.w	r3, [sl]
 8009ec8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009eca:	601c      	str	r4, [r3, #0]
 8009ecc:	e734      	b.n	8009d38 <__gethex+0x114>
 8009ece:	4620      	mov	r0, r4
 8009ed0:	1e69      	subs	r1, r5, #1
 8009ed2:	f7fe fb44 	bl	800855e <__any_on>
 8009ed6:	2800      	cmp	r0, #0
 8009ed8:	d1ed      	bne.n	8009eb6 <__gethex+0x292>
 8009eda:	4621      	mov	r1, r4
 8009edc:	4648      	mov	r0, r9
 8009ede:	f7fd ff03 	bl	8007ce8 <_Bfree>
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ee6:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009eea:	6013      	str	r3, [r2, #0]
 8009eec:	e724      	b.n	8009d38 <__gethex+0x114>
 8009eee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d1f2      	bne.n	8009eda <__gethex+0x2b6>
 8009ef4:	e7df      	b.n	8009eb6 <__gethex+0x292>
 8009ef6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1dc      	bne.n	8009eb6 <__gethex+0x292>
 8009efc:	e7ed      	b.n	8009eda <__gethex+0x2b6>
 8009efe:	bf00      	nop
 8009f00:	0800a7f4 	.word	0x0800a7f4
 8009f04:	0800a687 	.word	0x0800a687
 8009f08:	0800a99e 	.word	0x0800a99e
 8009f0c:	f106 38ff 	add.w	r8, r6, #4294967295
 8009f10:	f1bb 0f00 	cmp.w	fp, #0
 8009f14:	d133      	bne.n	8009f7e <__gethex+0x35a>
 8009f16:	f1b8 0f00 	cmp.w	r8, #0
 8009f1a:	d004      	beq.n	8009f26 <__gethex+0x302>
 8009f1c:	4641      	mov	r1, r8
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f7fe fb1d 	bl	800855e <__any_on>
 8009f24:	4683      	mov	fp, r0
 8009f26:	2301      	movs	r3, #1
 8009f28:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009f2c:	f008 081f 	and.w	r8, r8, #31
 8009f30:	fa03 f308 	lsl.w	r3, r3, r8
 8009f34:	f04f 0802 	mov.w	r8, #2
 8009f38:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009f3c:	4631      	mov	r1, r6
 8009f3e:	4213      	tst	r3, r2
 8009f40:	4620      	mov	r0, r4
 8009f42:	bf18      	it	ne
 8009f44:	f04b 0b02 	orrne.w	fp, fp, #2
 8009f48:	1bad      	subs	r5, r5, r6
 8009f4a:	f7ff fe03 	bl	8009b54 <rshift>
 8009f4e:	687e      	ldr	r6, [r7, #4]
 8009f50:	f1bb 0f00 	cmp.w	fp, #0
 8009f54:	d04a      	beq.n	8009fec <__gethex+0x3c8>
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	2b02      	cmp	r3, #2
 8009f5a:	d016      	beq.n	8009f8a <__gethex+0x366>
 8009f5c:	2b03      	cmp	r3, #3
 8009f5e:	d018      	beq.n	8009f92 <__gethex+0x36e>
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	d109      	bne.n	8009f78 <__gethex+0x354>
 8009f64:	f01b 0f02 	tst.w	fp, #2
 8009f68:	d006      	beq.n	8009f78 <__gethex+0x354>
 8009f6a:	f8da 3000 	ldr.w	r3, [sl]
 8009f6e:	ea4b 0b03 	orr.w	fp, fp, r3
 8009f72:	f01b 0f01 	tst.w	fp, #1
 8009f76:	d10f      	bne.n	8009f98 <__gethex+0x374>
 8009f78:	f048 0810 	orr.w	r8, r8, #16
 8009f7c:	e036      	b.n	8009fec <__gethex+0x3c8>
 8009f7e:	f04f 0b01 	mov.w	fp, #1
 8009f82:	e7d0      	b.n	8009f26 <__gethex+0x302>
 8009f84:	f04f 0801 	mov.w	r8, #1
 8009f88:	e7e2      	b.n	8009f50 <__gethex+0x32c>
 8009f8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f8c:	f1c3 0301 	rsb	r3, r3, #1
 8009f90:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d0ef      	beq.n	8009f78 <__gethex+0x354>
 8009f98:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009f9c:	f104 0214 	add.w	r2, r4, #20
 8009fa0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009fa4:	9301      	str	r3, [sp, #4]
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009fac:	4694      	mov	ip, r2
 8009fae:	f852 1b04 	ldr.w	r1, [r2], #4
 8009fb2:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009fb6:	d01e      	beq.n	8009ff6 <__gethex+0x3d2>
 8009fb8:	3101      	adds	r1, #1
 8009fba:	f8cc 1000 	str.w	r1, [ip]
 8009fbe:	f1b8 0f02 	cmp.w	r8, #2
 8009fc2:	f104 0214 	add.w	r2, r4, #20
 8009fc6:	d13d      	bne.n	800a044 <__gethex+0x420>
 8009fc8:	683b      	ldr	r3, [r7, #0]
 8009fca:	3b01      	subs	r3, #1
 8009fcc:	42ab      	cmp	r3, r5
 8009fce:	d10b      	bne.n	8009fe8 <__gethex+0x3c4>
 8009fd0:	2301      	movs	r3, #1
 8009fd2:	1169      	asrs	r1, r5, #5
 8009fd4:	f005 051f 	and.w	r5, r5, #31
 8009fd8:	fa03 f505 	lsl.w	r5, r3, r5
 8009fdc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009fe0:	421d      	tst	r5, r3
 8009fe2:	bf18      	it	ne
 8009fe4:	f04f 0801 	movne.w	r8, #1
 8009fe8:	f048 0820 	orr.w	r8, r8, #32
 8009fec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fee:	601c      	str	r4, [r3, #0]
 8009ff0:	9b02      	ldr	r3, [sp, #8]
 8009ff2:	601e      	str	r6, [r3, #0]
 8009ff4:	e6a0      	b.n	8009d38 <__gethex+0x114>
 8009ff6:	4290      	cmp	r0, r2
 8009ff8:	f842 3c04 	str.w	r3, [r2, #-4]
 8009ffc:	d8d6      	bhi.n	8009fac <__gethex+0x388>
 8009ffe:	68a2      	ldr	r2, [r4, #8]
 800a000:	4593      	cmp	fp, r2
 800a002:	db17      	blt.n	800a034 <__gethex+0x410>
 800a004:	6861      	ldr	r1, [r4, #4]
 800a006:	4648      	mov	r0, r9
 800a008:	3101      	adds	r1, #1
 800a00a:	f7fd fe2d 	bl	8007c68 <_Balloc>
 800a00e:	4682      	mov	sl, r0
 800a010:	b918      	cbnz	r0, 800a01a <__gethex+0x3f6>
 800a012:	4602      	mov	r2, r0
 800a014:	2184      	movs	r1, #132	; 0x84
 800a016:	4b1a      	ldr	r3, [pc, #104]	; (800a080 <__gethex+0x45c>)
 800a018:	e6b1      	b.n	8009d7e <__gethex+0x15a>
 800a01a:	6922      	ldr	r2, [r4, #16]
 800a01c:	f104 010c 	add.w	r1, r4, #12
 800a020:	3202      	adds	r2, #2
 800a022:	0092      	lsls	r2, r2, #2
 800a024:	300c      	adds	r0, #12
 800a026:	f7fc fea0 	bl	8006d6a <memcpy>
 800a02a:	4621      	mov	r1, r4
 800a02c:	4648      	mov	r0, r9
 800a02e:	f7fd fe5b 	bl	8007ce8 <_Bfree>
 800a032:	4654      	mov	r4, sl
 800a034:	6922      	ldr	r2, [r4, #16]
 800a036:	1c51      	adds	r1, r2, #1
 800a038:	6121      	str	r1, [r4, #16]
 800a03a:	2101      	movs	r1, #1
 800a03c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800a040:	6151      	str	r1, [r2, #20]
 800a042:	e7bc      	b.n	8009fbe <__gethex+0x39a>
 800a044:	6921      	ldr	r1, [r4, #16]
 800a046:	4559      	cmp	r1, fp
 800a048:	dd0b      	ble.n	800a062 <__gethex+0x43e>
 800a04a:	2101      	movs	r1, #1
 800a04c:	4620      	mov	r0, r4
 800a04e:	f7ff fd81 	bl	8009b54 <rshift>
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	3601      	adds	r6, #1
 800a056:	42b3      	cmp	r3, r6
 800a058:	f6ff aeda 	blt.w	8009e10 <__gethex+0x1ec>
 800a05c:	f04f 0801 	mov.w	r8, #1
 800a060:	e7c2      	b.n	8009fe8 <__gethex+0x3c4>
 800a062:	f015 051f 	ands.w	r5, r5, #31
 800a066:	d0f9      	beq.n	800a05c <__gethex+0x438>
 800a068:	9b01      	ldr	r3, [sp, #4]
 800a06a:	f1c5 0520 	rsb	r5, r5, #32
 800a06e:	441a      	add	r2, r3
 800a070:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800a074:	f7fd feea 	bl	8007e4c <__hi0bits>
 800a078:	42a8      	cmp	r0, r5
 800a07a:	dbe6      	blt.n	800a04a <__gethex+0x426>
 800a07c:	e7ee      	b.n	800a05c <__gethex+0x438>
 800a07e:	bf00      	nop
 800a080:	0800a687 	.word	0x0800a687

0800a084 <L_shift>:
 800a084:	f1c2 0208 	rsb	r2, r2, #8
 800a088:	0092      	lsls	r2, r2, #2
 800a08a:	b570      	push	{r4, r5, r6, lr}
 800a08c:	f1c2 0620 	rsb	r6, r2, #32
 800a090:	6843      	ldr	r3, [r0, #4]
 800a092:	6804      	ldr	r4, [r0, #0]
 800a094:	fa03 f506 	lsl.w	r5, r3, r6
 800a098:	432c      	orrs	r4, r5
 800a09a:	40d3      	lsrs	r3, r2
 800a09c:	6004      	str	r4, [r0, #0]
 800a09e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a0a2:	4288      	cmp	r0, r1
 800a0a4:	d3f4      	bcc.n	800a090 <L_shift+0xc>
 800a0a6:	bd70      	pop	{r4, r5, r6, pc}

0800a0a8 <__match>:
 800a0a8:	b530      	push	{r4, r5, lr}
 800a0aa:	6803      	ldr	r3, [r0, #0]
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a0b2:	b914      	cbnz	r4, 800a0ba <__match+0x12>
 800a0b4:	6003      	str	r3, [r0, #0]
 800a0b6:	2001      	movs	r0, #1
 800a0b8:	bd30      	pop	{r4, r5, pc}
 800a0ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0be:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a0c2:	2d19      	cmp	r5, #25
 800a0c4:	bf98      	it	ls
 800a0c6:	3220      	addls	r2, #32
 800a0c8:	42a2      	cmp	r2, r4
 800a0ca:	d0f0      	beq.n	800a0ae <__match+0x6>
 800a0cc:	2000      	movs	r0, #0
 800a0ce:	e7f3      	b.n	800a0b8 <__match+0x10>

0800a0d0 <__hexnan>:
 800a0d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d4:	2500      	movs	r5, #0
 800a0d6:	680b      	ldr	r3, [r1, #0]
 800a0d8:	4682      	mov	sl, r0
 800a0da:	115e      	asrs	r6, r3, #5
 800a0dc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a0e0:	f013 031f 	ands.w	r3, r3, #31
 800a0e4:	bf18      	it	ne
 800a0e6:	3604      	addne	r6, #4
 800a0e8:	1f37      	subs	r7, r6, #4
 800a0ea:	4690      	mov	r8, r2
 800a0ec:	46b9      	mov	r9, r7
 800a0ee:	463c      	mov	r4, r7
 800a0f0:	46ab      	mov	fp, r5
 800a0f2:	b087      	sub	sp, #28
 800a0f4:	6801      	ldr	r1, [r0, #0]
 800a0f6:	9301      	str	r3, [sp, #4]
 800a0f8:	f846 5c04 	str.w	r5, [r6, #-4]
 800a0fc:	9502      	str	r5, [sp, #8]
 800a0fe:	784a      	ldrb	r2, [r1, #1]
 800a100:	1c4b      	adds	r3, r1, #1
 800a102:	9303      	str	r3, [sp, #12]
 800a104:	b342      	cbz	r2, 800a158 <__hexnan+0x88>
 800a106:	4610      	mov	r0, r2
 800a108:	9105      	str	r1, [sp, #20]
 800a10a:	9204      	str	r2, [sp, #16]
 800a10c:	f7ff fd75 	bl	8009bfa <__hexdig_fun>
 800a110:	2800      	cmp	r0, #0
 800a112:	d14f      	bne.n	800a1b4 <__hexnan+0xe4>
 800a114:	9a04      	ldr	r2, [sp, #16]
 800a116:	9905      	ldr	r1, [sp, #20]
 800a118:	2a20      	cmp	r2, #32
 800a11a:	d818      	bhi.n	800a14e <__hexnan+0x7e>
 800a11c:	9b02      	ldr	r3, [sp, #8]
 800a11e:	459b      	cmp	fp, r3
 800a120:	dd13      	ble.n	800a14a <__hexnan+0x7a>
 800a122:	454c      	cmp	r4, r9
 800a124:	d206      	bcs.n	800a134 <__hexnan+0x64>
 800a126:	2d07      	cmp	r5, #7
 800a128:	dc04      	bgt.n	800a134 <__hexnan+0x64>
 800a12a:	462a      	mov	r2, r5
 800a12c:	4649      	mov	r1, r9
 800a12e:	4620      	mov	r0, r4
 800a130:	f7ff ffa8 	bl	800a084 <L_shift>
 800a134:	4544      	cmp	r4, r8
 800a136:	d950      	bls.n	800a1da <__hexnan+0x10a>
 800a138:	2300      	movs	r3, #0
 800a13a:	f1a4 0904 	sub.w	r9, r4, #4
 800a13e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a142:	461d      	mov	r5, r3
 800a144:	464c      	mov	r4, r9
 800a146:	f8cd b008 	str.w	fp, [sp, #8]
 800a14a:	9903      	ldr	r1, [sp, #12]
 800a14c:	e7d7      	b.n	800a0fe <__hexnan+0x2e>
 800a14e:	2a29      	cmp	r2, #41	; 0x29
 800a150:	d155      	bne.n	800a1fe <__hexnan+0x12e>
 800a152:	3102      	adds	r1, #2
 800a154:	f8ca 1000 	str.w	r1, [sl]
 800a158:	f1bb 0f00 	cmp.w	fp, #0
 800a15c:	d04f      	beq.n	800a1fe <__hexnan+0x12e>
 800a15e:	454c      	cmp	r4, r9
 800a160:	d206      	bcs.n	800a170 <__hexnan+0xa0>
 800a162:	2d07      	cmp	r5, #7
 800a164:	dc04      	bgt.n	800a170 <__hexnan+0xa0>
 800a166:	462a      	mov	r2, r5
 800a168:	4649      	mov	r1, r9
 800a16a:	4620      	mov	r0, r4
 800a16c:	f7ff ff8a 	bl	800a084 <L_shift>
 800a170:	4544      	cmp	r4, r8
 800a172:	d934      	bls.n	800a1de <__hexnan+0x10e>
 800a174:	4623      	mov	r3, r4
 800a176:	f1a8 0204 	sub.w	r2, r8, #4
 800a17a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a17e:	429f      	cmp	r7, r3
 800a180:	f842 1f04 	str.w	r1, [r2, #4]!
 800a184:	d2f9      	bcs.n	800a17a <__hexnan+0xaa>
 800a186:	1b3b      	subs	r3, r7, r4
 800a188:	f023 0303 	bic.w	r3, r3, #3
 800a18c:	3304      	adds	r3, #4
 800a18e:	3e03      	subs	r6, #3
 800a190:	3401      	adds	r4, #1
 800a192:	42a6      	cmp	r6, r4
 800a194:	bf38      	it	cc
 800a196:	2304      	movcc	r3, #4
 800a198:	2200      	movs	r2, #0
 800a19a:	4443      	add	r3, r8
 800a19c:	f843 2b04 	str.w	r2, [r3], #4
 800a1a0:	429f      	cmp	r7, r3
 800a1a2:	d2fb      	bcs.n	800a19c <__hexnan+0xcc>
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	b91b      	cbnz	r3, 800a1b0 <__hexnan+0xe0>
 800a1a8:	4547      	cmp	r7, r8
 800a1aa:	d126      	bne.n	800a1fa <__hexnan+0x12a>
 800a1ac:	2301      	movs	r3, #1
 800a1ae:	603b      	str	r3, [r7, #0]
 800a1b0:	2005      	movs	r0, #5
 800a1b2:	e025      	b.n	800a200 <__hexnan+0x130>
 800a1b4:	3501      	adds	r5, #1
 800a1b6:	2d08      	cmp	r5, #8
 800a1b8:	f10b 0b01 	add.w	fp, fp, #1
 800a1bc:	dd06      	ble.n	800a1cc <__hexnan+0xfc>
 800a1be:	4544      	cmp	r4, r8
 800a1c0:	d9c3      	bls.n	800a14a <__hexnan+0x7a>
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	2501      	movs	r5, #1
 800a1c6:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1ca:	3c04      	subs	r4, #4
 800a1cc:	6822      	ldr	r2, [r4, #0]
 800a1ce:	f000 000f 	and.w	r0, r0, #15
 800a1d2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a1d6:	6020      	str	r0, [r4, #0]
 800a1d8:	e7b7      	b.n	800a14a <__hexnan+0x7a>
 800a1da:	2508      	movs	r5, #8
 800a1dc:	e7b5      	b.n	800a14a <__hexnan+0x7a>
 800a1de:	9b01      	ldr	r3, [sp, #4]
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d0df      	beq.n	800a1a4 <__hexnan+0xd4>
 800a1e4:	f04f 32ff 	mov.w	r2, #4294967295
 800a1e8:	f1c3 0320 	rsb	r3, r3, #32
 800a1ec:	40da      	lsrs	r2, r3
 800a1ee:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a1f2:	4013      	ands	r3, r2
 800a1f4:	f846 3c04 	str.w	r3, [r6, #-4]
 800a1f8:	e7d4      	b.n	800a1a4 <__hexnan+0xd4>
 800a1fa:	3f04      	subs	r7, #4
 800a1fc:	e7d2      	b.n	800a1a4 <__hexnan+0xd4>
 800a1fe:	2004      	movs	r0, #4
 800a200:	b007      	add	sp, #28
 800a202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a206 <__ascii_mbtowc>:
 800a206:	b082      	sub	sp, #8
 800a208:	b901      	cbnz	r1, 800a20c <__ascii_mbtowc+0x6>
 800a20a:	a901      	add	r1, sp, #4
 800a20c:	b142      	cbz	r2, 800a220 <__ascii_mbtowc+0x1a>
 800a20e:	b14b      	cbz	r3, 800a224 <__ascii_mbtowc+0x1e>
 800a210:	7813      	ldrb	r3, [r2, #0]
 800a212:	600b      	str	r3, [r1, #0]
 800a214:	7812      	ldrb	r2, [r2, #0]
 800a216:	1e10      	subs	r0, r2, #0
 800a218:	bf18      	it	ne
 800a21a:	2001      	movne	r0, #1
 800a21c:	b002      	add	sp, #8
 800a21e:	4770      	bx	lr
 800a220:	4610      	mov	r0, r2
 800a222:	e7fb      	b.n	800a21c <__ascii_mbtowc+0x16>
 800a224:	f06f 0001 	mvn.w	r0, #1
 800a228:	e7f8      	b.n	800a21c <__ascii_mbtowc+0x16>

0800a22a <_realloc_r>:
 800a22a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a22e:	4680      	mov	r8, r0
 800a230:	4614      	mov	r4, r2
 800a232:	460e      	mov	r6, r1
 800a234:	b921      	cbnz	r1, 800a240 <_realloc_r+0x16>
 800a236:	4611      	mov	r1, r2
 800a238:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a23c:	f7fd bc88 	b.w	8007b50 <_malloc_r>
 800a240:	b92a      	cbnz	r2, 800a24e <_realloc_r+0x24>
 800a242:	f7fd fc15 	bl	8007a70 <_free_r>
 800a246:	4625      	mov	r5, r4
 800a248:	4628      	mov	r0, r5
 800a24a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a24e:	f000 f8c6 	bl	800a3de <_malloc_usable_size_r>
 800a252:	4284      	cmp	r4, r0
 800a254:	4607      	mov	r7, r0
 800a256:	d802      	bhi.n	800a25e <_realloc_r+0x34>
 800a258:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a25c:	d812      	bhi.n	800a284 <_realloc_r+0x5a>
 800a25e:	4621      	mov	r1, r4
 800a260:	4640      	mov	r0, r8
 800a262:	f7fd fc75 	bl	8007b50 <_malloc_r>
 800a266:	4605      	mov	r5, r0
 800a268:	2800      	cmp	r0, #0
 800a26a:	d0ed      	beq.n	800a248 <_realloc_r+0x1e>
 800a26c:	42bc      	cmp	r4, r7
 800a26e:	4622      	mov	r2, r4
 800a270:	4631      	mov	r1, r6
 800a272:	bf28      	it	cs
 800a274:	463a      	movcs	r2, r7
 800a276:	f7fc fd78 	bl	8006d6a <memcpy>
 800a27a:	4631      	mov	r1, r6
 800a27c:	4640      	mov	r0, r8
 800a27e:	f7fd fbf7 	bl	8007a70 <_free_r>
 800a282:	e7e1      	b.n	800a248 <_realloc_r+0x1e>
 800a284:	4635      	mov	r5, r6
 800a286:	e7df      	b.n	800a248 <_realloc_r+0x1e>

0800a288 <__ascii_wctomb>:
 800a288:	4603      	mov	r3, r0
 800a28a:	4608      	mov	r0, r1
 800a28c:	b141      	cbz	r1, 800a2a0 <__ascii_wctomb+0x18>
 800a28e:	2aff      	cmp	r2, #255	; 0xff
 800a290:	d904      	bls.n	800a29c <__ascii_wctomb+0x14>
 800a292:	228a      	movs	r2, #138	; 0x8a
 800a294:	f04f 30ff 	mov.w	r0, #4294967295
 800a298:	601a      	str	r2, [r3, #0]
 800a29a:	4770      	bx	lr
 800a29c:	2001      	movs	r0, #1
 800a29e:	700a      	strb	r2, [r1, #0]
 800a2a0:	4770      	bx	lr
	...

0800a2a4 <fiprintf>:
 800a2a4:	b40e      	push	{r1, r2, r3}
 800a2a6:	b503      	push	{r0, r1, lr}
 800a2a8:	4601      	mov	r1, r0
 800a2aa:	ab03      	add	r3, sp, #12
 800a2ac:	4805      	ldr	r0, [pc, #20]	; (800a2c4 <fiprintf+0x20>)
 800a2ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2b2:	6800      	ldr	r0, [r0, #0]
 800a2b4:	9301      	str	r3, [sp, #4]
 800a2b6:	f7ff f991 	bl	80095dc <_vfiprintf_r>
 800a2ba:	b002      	add	sp, #8
 800a2bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2c0:	b003      	add	sp, #12
 800a2c2:	4770      	bx	lr
 800a2c4:	20000068 	.word	0x20000068

0800a2c8 <__swhatbuf_r>:
 800a2c8:	b570      	push	{r4, r5, r6, lr}
 800a2ca:	460c      	mov	r4, r1
 800a2cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d0:	4615      	mov	r5, r2
 800a2d2:	2900      	cmp	r1, #0
 800a2d4:	461e      	mov	r6, r3
 800a2d6:	b096      	sub	sp, #88	; 0x58
 800a2d8:	da0c      	bge.n	800a2f4 <__swhatbuf_r+0x2c>
 800a2da:	89a3      	ldrh	r3, [r4, #12]
 800a2dc:	2100      	movs	r1, #0
 800a2de:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a2e2:	bf0c      	ite	eq
 800a2e4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800a2e8:	2340      	movne	r3, #64	; 0x40
 800a2ea:	2000      	movs	r0, #0
 800a2ec:	6031      	str	r1, [r6, #0]
 800a2ee:	602b      	str	r3, [r5, #0]
 800a2f0:	b016      	add	sp, #88	; 0x58
 800a2f2:	bd70      	pop	{r4, r5, r6, pc}
 800a2f4:	466a      	mov	r2, sp
 800a2f6:	f000 f849 	bl	800a38c <_fstat_r>
 800a2fa:	2800      	cmp	r0, #0
 800a2fc:	dbed      	blt.n	800a2da <__swhatbuf_r+0x12>
 800a2fe:	9901      	ldr	r1, [sp, #4]
 800a300:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800a304:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800a308:	4259      	negs	r1, r3
 800a30a:	4159      	adcs	r1, r3
 800a30c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a310:	e7eb      	b.n	800a2ea <__swhatbuf_r+0x22>

0800a312 <__smakebuf_r>:
 800a312:	898b      	ldrh	r3, [r1, #12]
 800a314:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a316:	079d      	lsls	r5, r3, #30
 800a318:	4606      	mov	r6, r0
 800a31a:	460c      	mov	r4, r1
 800a31c:	d507      	bpl.n	800a32e <__smakebuf_r+0x1c>
 800a31e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a322:	6023      	str	r3, [r4, #0]
 800a324:	6123      	str	r3, [r4, #16]
 800a326:	2301      	movs	r3, #1
 800a328:	6163      	str	r3, [r4, #20]
 800a32a:	b002      	add	sp, #8
 800a32c:	bd70      	pop	{r4, r5, r6, pc}
 800a32e:	466a      	mov	r2, sp
 800a330:	ab01      	add	r3, sp, #4
 800a332:	f7ff ffc9 	bl	800a2c8 <__swhatbuf_r>
 800a336:	9900      	ldr	r1, [sp, #0]
 800a338:	4605      	mov	r5, r0
 800a33a:	4630      	mov	r0, r6
 800a33c:	f7fd fc08 	bl	8007b50 <_malloc_r>
 800a340:	b948      	cbnz	r0, 800a356 <__smakebuf_r+0x44>
 800a342:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a346:	059a      	lsls	r2, r3, #22
 800a348:	d4ef      	bmi.n	800a32a <__smakebuf_r+0x18>
 800a34a:	f023 0303 	bic.w	r3, r3, #3
 800a34e:	f043 0302 	orr.w	r3, r3, #2
 800a352:	81a3      	strh	r3, [r4, #12]
 800a354:	e7e3      	b.n	800a31e <__smakebuf_r+0xc>
 800a356:	89a3      	ldrh	r3, [r4, #12]
 800a358:	6020      	str	r0, [r4, #0]
 800a35a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a35e:	81a3      	strh	r3, [r4, #12]
 800a360:	9b00      	ldr	r3, [sp, #0]
 800a362:	6120      	str	r0, [r4, #16]
 800a364:	6163      	str	r3, [r4, #20]
 800a366:	9b01      	ldr	r3, [sp, #4]
 800a368:	b15b      	cbz	r3, 800a382 <__smakebuf_r+0x70>
 800a36a:	4630      	mov	r0, r6
 800a36c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a370:	f000 f81e 	bl	800a3b0 <_isatty_r>
 800a374:	b128      	cbz	r0, 800a382 <__smakebuf_r+0x70>
 800a376:	89a3      	ldrh	r3, [r4, #12]
 800a378:	f023 0303 	bic.w	r3, r3, #3
 800a37c:	f043 0301 	orr.w	r3, r3, #1
 800a380:	81a3      	strh	r3, [r4, #12]
 800a382:	89a3      	ldrh	r3, [r4, #12]
 800a384:	431d      	orrs	r5, r3
 800a386:	81a5      	strh	r5, [r4, #12]
 800a388:	e7cf      	b.n	800a32a <__smakebuf_r+0x18>
	...

0800a38c <_fstat_r>:
 800a38c:	b538      	push	{r3, r4, r5, lr}
 800a38e:	2300      	movs	r3, #0
 800a390:	4d06      	ldr	r5, [pc, #24]	; (800a3ac <_fstat_r+0x20>)
 800a392:	4604      	mov	r4, r0
 800a394:	4608      	mov	r0, r1
 800a396:	4611      	mov	r1, r2
 800a398:	602b      	str	r3, [r5, #0]
 800a39a:	f7f7 fbf4 	bl	8001b86 <_fstat>
 800a39e:	1c43      	adds	r3, r0, #1
 800a3a0:	d102      	bne.n	800a3a8 <_fstat_r+0x1c>
 800a3a2:	682b      	ldr	r3, [r5, #0]
 800a3a4:	b103      	cbz	r3, 800a3a8 <_fstat_r+0x1c>
 800a3a6:	6023      	str	r3, [r4, #0]
 800a3a8:	bd38      	pop	{r3, r4, r5, pc}
 800a3aa:	bf00      	nop
 800a3ac:	200030a4 	.word	0x200030a4

0800a3b0 <_isatty_r>:
 800a3b0:	b538      	push	{r3, r4, r5, lr}
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	4d05      	ldr	r5, [pc, #20]	; (800a3cc <_isatty_r+0x1c>)
 800a3b6:	4604      	mov	r4, r0
 800a3b8:	4608      	mov	r0, r1
 800a3ba:	602b      	str	r3, [r5, #0]
 800a3bc:	f7f7 fbf2 	bl	8001ba4 <_isatty>
 800a3c0:	1c43      	adds	r3, r0, #1
 800a3c2:	d102      	bne.n	800a3ca <_isatty_r+0x1a>
 800a3c4:	682b      	ldr	r3, [r5, #0]
 800a3c6:	b103      	cbz	r3, 800a3ca <_isatty_r+0x1a>
 800a3c8:	6023      	str	r3, [r4, #0]
 800a3ca:	bd38      	pop	{r3, r4, r5, pc}
 800a3cc:	200030a4 	.word	0x200030a4

0800a3d0 <abort>:
 800a3d0:	2006      	movs	r0, #6
 800a3d2:	b508      	push	{r3, lr}
 800a3d4:	f000 f834 	bl	800a440 <raise>
 800a3d8:	2001      	movs	r0, #1
 800a3da:	f7f7 fb86 	bl	8001aea <_exit>

0800a3de <_malloc_usable_size_r>:
 800a3de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a3e2:	1f18      	subs	r0, r3, #4
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	bfbc      	itt	lt
 800a3e8:	580b      	ldrlt	r3, [r1, r0]
 800a3ea:	18c0      	addlt	r0, r0, r3
 800a3ec:	4770      	bx	lr

0800a3ee <_raise_r>:
 800a3ee:	291f      	cmp	r1, #31
 800a3f0:	b538      	push	{r3, r4, r5, lr}
 800a3f2:	4604      	mov	r4, r0
 800a3f4:	460d      	mov	r5, r1
 800a3f6:	d904      	bls.n	800a402 <_raise_r+0x14>
 800a3f8:	2316      	movs	r3, #22
 800a3fa:	6003      	str	r3, [r0, #0]
 800a3fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a400:	bd38      	pop	{r3, r4, r5, pc}
 800a402:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800a404:	b112      	cbz	r2, 800a40c <_raise_r+0x1e>
 800a406:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a40a:	b94b      	cbnz	r3, 800a420 <_raise_r+0x32>
 800a40c:	4620      	mov	r0, r4
 800a40e:	f000 f831 	bl	800a474 <_getpid_r>
 800a412:	462a      	mov	r2, r5
 800a414:	4601      	mov	r1, r0
 800a416:	4620      	mov	r0, r4
 800a418:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a41c:	f000 b818 	b.w	800a450 <_kill_r>
 800a420:	2b01      	cmp	r3, #1
 800a422:	d00a      	beq.n	800a43a <_raise_r+0x4c>
 800a424:	1c59      	adds	r1, r3, #1
 800a426:	d103      	bne.n	800a430 <_raise_r+0x42>
 800a428:	2316      	movs	r3, #22
 800a42a:	6003      	str	r3, [r0, #0]
 800a42c:	2001      	movs	r0, #1
 800a42e:	e7e7      	b.n	800a400 <_raise_r+0x12>
 800a430:	2400      	movs	r4, #0
 800a432:	4628      	mov	r0, r5
 800a434:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a438:	4798      	blx	r3
 800a43a:	2000      	movs	r0, #0
 800a43c:	e7e0      	b.n	800a400 <_raise_r+0x12>
	...

0800a440 <raise>:
 800a440:	4b02      	ldr	r3, [pc, #8]	; (800a44c <raise+0xc>)
 800a442:	4601      	mov	r1, r0
 800a444:	6818      	ldr	r0, [r3, #0]
 800a446:	f7ff bfd2 	b.w	800a3ee <_raise_r>
 800a44a:	bf00      	nop
 800a44c:	20000068 	.word	0x20000068

0800a450 <_kill_r>:
 800a450:	b538      	push	{r3, r4, r5, lr}
 800a452:	2300      	movs	r3, #0
 800a454:	4d06      	ldr	r5, [pc, #24]	; (800a470 <_kill_r+0x20>)
 800a456:	4604      	mov	r4, r0
 800a458:	4608      	mov	r0, r1
 800a45a:	4611      	mov	r1, r2
 800a45c:	602b      	str	r3, [r5, #0]
 800a45e:	f7f7 fb34 	bl	8001aca <_kill>
 800a462:	1c43      	adds	r3, r0, #1
 800a464:	d102      	bne.n	800a46c <_kill_r+0x1c>
 800a466:	682b      	ldr	r3, [r5, #0]
 800a468:	b103      	cbz	r3, 800a46c <_kill_r+0x1c>
 800a46a:	6023      	str	r3, [r4, #0]
 800a46c:	bd38      	pop	{r3, r4, r5, pc}
 800a46e:	bf00      	nop
 800a470:	200030a4 	.word	0x200030a4

0800a474 <_getpid_r>:
 800a474:	f7f7 bb22 	b.w	8001abc <_getpid>

0800a478 <_init>:
 800a478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a47a:	bf00      	nop
 800a47c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a47e:	bc08      	pop	{r3}
 800a480:	469e      	mov	lr, r3
 800a482:	4770      	bx	lr

0800a484 <_fini>:
 800a484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a486:	bf00      	nop
 800a488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a48a:	bc08      	pop	{r3}
 800a48c:	469e      	mov	lr, r3
 800a48e:	4770      	bx	lr
