INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol isAddSub, assumed default net type wire [D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/alu.sv:15]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/aludec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/branchunit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchunit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/dmem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/flopenr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/flopr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/floprc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/forward_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/hazard_detection_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/hexcoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexcoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/load_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/maindec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/output_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/store_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol rd2_MEM, assumed default net type wire [D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sources_1/imports/pipelined_withoutBranch 10.30PM/top.sv:139]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.srcs/sim_1/new/TopTB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopTB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/sem5/DSD/groupProject/pipelined/RV32I-Based-5Stage-Pipelined-Processor/BranchPredictorVersion3/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
