--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
128 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Ring[8].Ring/c<1>                 SLICE_X0Y67.C     SLICE_X0Y68.A3   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y66.B     SLICE_X0Y68.B4   !
 ! Ring[10].Ring/c<1>                SLICE_X2Y67.B     SLICE_X0Y68.C2   !
 ! Ring[11].Ring/c<1>                SLICE_X0Y69.A     SLICE_X0Y68.D4   !
 ! Ring[12].Ring/c<1>                SLICE_X0Y67.A     SLICE_X1Y68.A4   !
 ! Ring[13].Ring/c<1>                SLICE_X1Y67.D     SLICE_X1Y68.B1   !
 ! Ring[14].Ring/c<1>                SLICE_X0Y66.D     SLICE_X1Y68.C5   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y67.D     SLICE_X1Y68.D1   !
 ! Ring[0].Ring/c<1>                 SLICE_X2Y77.A     SLICE_X4Y78.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X3Y77.C     SLICE_X4Y78.B3   !
 ! Ring[2].Ring/c<1>                 SLICE_X2Y78.B     SLICE_X4Y78.C5   !
 ! Ring[3].Ring/c<1>                 SLICE_X3Y78.B     SLICE_X4Y78.D2   !
 ! Ring[4].Ring/c<1>                 SLICE_X2Y79.C     SLICE_X4Y79.A3   !
 ! Ring[5].Ring/c<1>                 SLICE_X3Y79.B     SLICE_X4Y79.B4   !
 ! Ring[6].Ring/c<1>                 SLICE_X3Y77.B     SLICE_X4Y79.C2   !
 ! Ring[7].Ring/c<1>                 SLICE_X3Y78.D     SLICE_X4Y79.D6   !
 ! Ring[8].Ring/c<1>                 SLICE_X14Y80.A    SLICE_X16Y81.A3  !
 ! Ring[9].Ring/c<1>                 SLICE_X14Y81.D    SLICE_X16Y81.B1  !
 ! Ring[10].Ring/c<1>                SLICE_X16Y80.A    SLICE_X16Y81.C6  !
 ! Ring[11].Ring/c<1>                SLICE_X14Y81.A    SLICE_X16Y81.D6  !
 ! Ring[12].Ring/c<1>                SLICE_X18Y82.C    SLICE_X16Y82.A4  !
 ! Ring[13].Ring/c<1>                SLICE_X16Y79.A    SLICE_X16Y82.B4  !
 ! Ring[14].Ring/c<1>                SLICE_X18Y81.A    SLICE_X16Y82.C1  !
 ! Ring[15].Ring/c<1>                SLICE_X18Y81.C    SLICE_X16Y82.D2  !
 ! Ring[0].Ring/c<1>                 SLICE_X16Y88.D    SLICE_X16Y89.A6  !
 ! Ring[1].Ring/c<1>                 SLICE_X16Y88.B    SLICE_X16Y89.B3  !
 ! Ring[2].Ring/c<1>                 SLICE_X14Y89.C    SLICE_X16Y89.C5  !
 ! Ring[3].Ring/c<1>                 SLICE_X16Y91.D    SLICE_X16Y89.D4  !
 ! Ring[4].Ring/c<1>                 SLICE_X14Y89.D    SLICE_X16Y90.A1  !
 ! Ring[5].Ring/c<1>                 SLICE_X18Y90.B    SLICE_X16Y90.B4  !
 ! Ring[6].Ring/c<1>                 SLICE_X14Y90.A    SLICE_X16Y90.C2  !
 ! Ring[7].Ring/c<1>                 SLICE_X14Y90.C    SLICE_X16Y90.D5  !
 ! Ring[8].Ring/c<1>                 SLICE_X3Y87.B     SLICE_X0Y87.A4   !
 ! Ring[9].Ring/c<1>                 SLICE_X1Y87.A     SLICE_X0Y87.B3   !
 ! Ring[10].Ring/c<1>                SLICE_X2Y87.C     SLICE_X0Y87.C1   !
 ! Ring[11].Ring/c<1>                SLICE_X1Y87.B     SLICE_X0Y87.D3   !
 ! Ring[4].Ring/c<1>                 SLICE_X0Y92.B     SLICE_X0Y93.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y94.D     SLICE_X0Y93.B1   !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y94.A     SLICE_X0Y93.C2   !
 ! Ring[7].Ring/c<1>                 SLICE_X1Y91.D     SLICE_X0Y93.D5   !
 ! Ring[12].Ring/c<1>                SLICE_X1Y87.D     SLICE_X1Y86.A1   !
 ! Ring[13].Ring/c<1>                SLICE_X2Y87.B     SLICE_X1Y86.B5   !
 ! Ring[14].Ring/c<1>                SLICE_X0Y88.D     SLICE_X1Y86.C4   !
 ! Ring[15].Ring/c<1>                SLICE_X1Y89.A     SLICE_X1Y86.D4   !
 ! Ring[0].Ring/c<1>                 SLICE_X2Y92.A     SLICE_X1Y92.A6   !
 ! Ring[1].Ring/c<1>                 SLICE_X0Y92.C     SLICE_X1Y92.B6   !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y91.A     SLICE_X1Y92.C2   !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y94.C     SLICE_X1Y92.D3   !
 ! Ring[4].Ring/c<1>                 SLICE_X46Y118.A   SLICE_X46Y119.A4 !
 ! Ring[5].Ring/c<1>                 SLICE_X46Y120.A   SLICE_X46Y119.B2 !
 ! Ring[6].Ring/c<1>                 SLICE_X47Y120.A   SLICE_X46Y119.C2 !
 ! Ring[7].Ring/c<1>                 SLICE_X47Y119.B   SLICE_X46Y119.D3 !
 ! Ring[0].Ring/c<1>                 SLICE_X48Y120.A   SLICE_X48Y119.A2 !
 ! Ring[1].Ring/c<1>                 SLICE_X49Y120.A   SLICE_X48Y119.B4 !
 ! Ring[2].Ring/c<1>                 SLICE_X49Y119.B   SLICE_X48Y119.C6 !
 ! Ring[3].Ring/c<1>                 SLICE_X48Y120.D   SLICE_X48Y119.D4 !
 ! Ring[8].Ring/c<1>                 SLICE_X58Y120.B   SLICE_X57Y120.A4 !
 ! Ring[9].Ring/c<1>                 SLICE_X58Y120.C   SLICE_X57Y120.B6 !
 ! Ring[10].Ring/c<1>                SLICE_X59Y121.D   SLICE_X57Y120.C4 !
 ! Ring[11].Ring/c<1>                SLICE_X57Y122.C   SLICE_X57Y120.D3 !
 ! Ring[12].Ring/c<1>                SLICE_X59Y121.C   SLICE_X57Y121.A3 !
 ! Ring[13].Ring/c<1>                SLICE_X57Y122.A   SLICE_X57Y121.B4 !
 ! Ring[14].Ring/c<1>                SLICE_X58Y121.B   SLICE_X57Y121.C2 !
 ! Ring[15].Ring/c<1>                SLICE_X58Y122.A   SLICE_X57Y121.D1 !
 ! Ring[8].Ring/c<1>                 SLICE_X6Y129.A    SLICE_X6Y130.A4  !
 ! Ring[9].Ring/c<1>                 SLICE_X6Y132.C    SLICE_X6Y130.B5  !
 ! Ring[10].Ring/c<1>                SLICE_X4Y131.A    SLICE_X6Y130.C6  !
 ! Ring[11].Ring/c<1>                SLICE_X6Y129.C    SLICE_X6Y130.D5  !
 ! Ring[12].Ring/c<1>                SLICE_X4Y129.A    SLICE_X6Y131.A4  !
 ! Ring[13].Ring/c<1>                SLICE_X4Y130.B    SLICE_X6Y131.B3  !
 ! Ring[14].Ring/c<1>                SLICE_X4Y131.C    SLICE_X6Y131.C5  !
 ! Ring[15].Ring/c<1>                SLICE_X6Y133.A    SLICE_X6Y131.D4  !
 ! Ring[4].Ring/c<1>                 SLICE_X20Y129.B   SLICE_X16Y129.A6 !
 ! Ring[5].Ring/c<1>                 SLICE_X18Y130.D   SLICE_X16Y129.B5 !
 ! Ring[6].Ring/c<1>                 SLICE_X16Y130.D   SLICE_X16Y129.C4 !
 ! Ring[7].Ring/c<1>                 SLICE_X16Y130.C   SLICE_X16Y129.D5 !
 ! Ring[0].Ring/c<1>                 SLICE_X18Y128.B   SLICE_X18Y129.A3 !
 ! Ring[1].Ring/c<1>                 SLICE_X18Y130.C   SLICE_X18Y129.B3 !
 ! Ring[2].Ring/c<1>                 SLICE_X16Y130.B   SLICE_X18Y129.C5 !
 ! Ring[3].Ring/c<1>                 SLICE_X20Y131.D   SLICE_X18Y129.D3 !
 ! Ring[8].Ring/c<1>                 SLICE_X0Y111.D    SLICE_X0Y112.A6  !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y111.B    SLICE_X0Y112.B3  !
 ! Ring[10].Ring/c<1>                SLICE_X1Y111.A    SLICE_X0Y112.C2  !
 ! Ring[11].Ring/c<1>                SLICE_X1Y113.C    SLICE_X0Y112.D6  !
 ! Ring[12].Ring/c<1>                SLICE_X0Y111.C    SLICE_X0Y113.A4  !
 ! Ring[13].Ring/c<1>                SLICE_X0Y114.A    SLICE_X0Y113.B2  !
 ! Ring[14].Ring/c<1>                SLICE_X1Y114.D    SLICE_X0Y113.C6  !
 ! Ring[15].Ring/c<1>                SLICE_X0Y114.D    SLICE_X0Y113.D4  !
 ! Ring[0].Ring/c<1>                 SLICE_X3Y117.A    SLICE_X0Y117.A6  !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y115.C    SLICE_X0Y117.B3  !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y115.A    SLICE_X0Y117.C2  !
 ! Ring[3].Ring/c<1>                 SLICE_X2Y117.C    SLICE_X0Y117.D2  !
 ! Ring[4].Ring/c<1>                 SLICE_X1Y115.A    SLICE_X1Y116.A4  !
 ! Ring[5].Ring/c<1>                 SLICE_X0Y118.A    SLICE_X1Y116.B2  !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y118.C    SLICE_X1Y116.C3  !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y116.D    SLICE_X1Y116.D6  !
 ! Ring[12].Ring/c<1>                SLICE_X3Y100.A    SLICE_X1Y100.A6  !
 ! Ring[13].Ring/c<1>                SLICE_X1Y99.C     SLICE_X1Y100.B3  !
 ! Ring[14].Ring/c<1>                SLICE_X0Y99.C     SLICE_X1Y100.C2  !
 ! Ring[15].Ring/c<1>                SLICE_X2Y100.C    SLICE_X1Y100.D2  !
 ! Ring[8].Ring/c<1>                 SLICE_X0Y98.A     SLICE_X1Y101.A4  !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y100.A    SLICE_X1Y101.B4  !
 ! Ring[10].Ring/c<1>                SLICE_X0Y101.D    SLICE_X1Y101.C3  !
 ! Ring[11].Ring/c<1>                SLICE_X1Y99.A     SLICE_X1Y101.D5  !
 ! Ring[0].Ring/c<1>                 SLICE_X0Y103.D    SLICE_X1Y104.A6  !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y103.A    SLICE_X1Y104.B4  !
 ! Ring[2].Ring/c<1>                 SLICE_X0Y104.B    SLICE_X1Y104.C6  !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y103.B    SLICE_X1Y104.D2  !
 ! Ring[4].Ring/c<1>                 SLICE_X0Y105.D    SLICE_X1Y105.A5  !
 ! Ring[5].Ring/c<1>                 SLICE_X2Y104.A    SLICE_X1Y105.B6  !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y106.A    SLICE_X1Y105.C2  !
 ! Ring[7].Ring/c<1>                 SLICE_X0Y106.D    SLICE_X1Y105.D4  !
 ! Ring[4].Ring/c<1>                 SLICE_X0Y80.B     SLICE_X0Y82.A4   !
 ! Ring[5].Ring/c<1>                 SLICE_X1Y82.C     SLICE_X0Y82.B6   !
 ! Ring[6].Ring/c<1>                 SLICE_X1Y82.A     SLICE_X0Y82.C1   !
 ! Ring[7].Ring/c<1>                 SLICE_X1Y82.B     SLICE_X0Y82.D3   !
 ! Ring[12].Ring/c<1>                SLICE_X0Y74.B     SLICE_X1Y74.A1   !
 ! Ring[13].Ring/c<1>                SLICE_X0Y73.C     SLICE_X1Y74.B3   !
 ! Ring[14].Ring/c<1>                SLICE_X1Y73.B     SLICE_X1Y74.C2   !
 ! Ring[15].Ring/c<1>                SLICE_X0Y74.A     SLICE_X1Y74.D5   !
 ! Ring[8].Ring/c<1>                 SLICE_X0Y73.B     SLICE_X1Y75.A4   !
 ! Ring[9].Ring/c<1>                 SLICE_X0Y72.C     SLICE_X1Y75.B4   !
 ! Ring[10].Ring/c<1>                SLICE_X1Y73.A     SLICE_X1Y75.C5   !
 ! Ring[11].Ring/c<1>                SLICE_X3Y74.A     SLICE_X1Y75.D3   !
 ! Ring[0].Ring/c<1>                 SLICE_X1Y80.C     SLICE_X1Y81.A3   !
 ! Ring[1].Ring/c<1>                 SLICE_X1Y80.B     SLICE_X1Y81.B4   !
 ! Ring[2].Ring/c<1>                 SLICE_X2Y81.A     SLICE_X1Y81.C1   !
 ! Ring[3].Ring/c<1>                 SLICE_X1Y79.A     SLICE_X1Y81.D5   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128699 paths analyzed, 5192 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.858ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_8 (SLICE_X39Y77.B3), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_3 (FF)
  Destination:          E2M/EC/tx_read_len_8 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.717ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (1.203 - 1.262)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_3 to E2M/EC/tx_read_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y86.DQ      Tcko                  0.450   E2M/EC/rx_mem_length<3>
                                                       E2M/EC/rx_mem_length_3
    SLICE_X58Y92.C1      net (fanout=14)       2.378   E2M/EC/rx_mem_length<3>
    SLICE_X58Y92.COUT    Topcyc                0.423   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<2>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X58Y93.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X58Y93.CMUX    Tcinc                 0.352   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X42Y78.B3      net (fanout=10)       2.152   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X42Y78.B       Tilo                  0.094   N1141
                                                       E2M/EC/tx_read_len_mux0000<5>21
    SLICE_X40Y79.C1      net (fanout=6)        1.026   E2M/EC/N100
    SLICE_X40Y79.C       Tilo                  0.094   E2M/EC/N256
                                                       E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X39Y77.B3      net (fanout=1)        0.721   E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X39Y77.CLK     Tas                   0.027   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<7>52
                                                       E2M/EC/tx_read_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (1.440ns logic, 6.277ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_mem_length_4 (FF)
  Destination:          E2M/EC/tx_read_len_8 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.093ns (1.203 - 1.296)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_mem_length_4 to E2M/EC/tx_read_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y86.CQ      Tcko                  0.450   E2M/EC/rx_mem_length<5>
                                                       E2M/EC/rx_mem_length_4
    SLICE_X58Y92.C2      net (fanout=14)       2.282   E2M/EC/rx_mem_length<4>
    SLICE_X58Y92.COUT    Topcyc                0.423   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<2>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X58Y93.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X58Y93.CMUX    Tcinc                 0.352   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X42Y78.B3      net (fanout=10)       2.152   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X42Y78.B       Tilo                  0.094   N1141
                                                       E2M/EC/tx_read_len_mux0000<5>21
    SLICE_X40Y79.C1      net (fanout=6)        1.026   E2M/EC/N100
    SLICE_X40Y79.C       Tilo                  0.094   E2M/EC/N256
                                                       E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X39Y77.B3      net (fanout=1)        0.721   E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X39Y77.CLK     Tas                   0.027   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<7>52
                                                       E2M/EC/tx_read_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (1.440ns logic, 6.181ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6 (FF)
  Destination:          E2M/EC/tx_read_len_8 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.379ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (1.203 - 1.344)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6 to E2M/EC/tx_read_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y95.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_6
    SLICE_X58Y92.B1      net (fanout=37)       1.962   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<6>
    SLICE_X58Y92.COUT    Topcyb                0.501   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_lut<1>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X58Y93.CIN     net (fanout=1)        0.000   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<3>
    SLICE_X58Y93.CMUX    Tcinc                 0.352   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X42Y78.B3      net (fanout=10)       2.152   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0003_cy<6>
    SLICE_X42Y78.B       Tilo                  0.094   N1141
                                                       E2M/EC/tx_read_len_mux0000<5>21
    SLICE_X40Y79.C1      net (fanout=6)        1.026   E2M/EC/N100
    SLICE_X40Y79.C       Tilo                  0.094   E2M/EC/N256
                                                       E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X39Y77.B3      net (fanout=1)        0.721   E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X39Y77.CLK     Tas                   0.027   E2M/EC/tx_read_len<10>
                                                       E2M/EC/tx_read_len_mux0000<7>52
                                                       E2M/EC/tx_read_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.379ns (1.518ns logic, 5.861ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_0 (SLICE_X68Y74.B2), 130 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.585ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.164 - 1.344)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 to E2M/EC/tx_header_buffer_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y95.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4
    SLICE_X58Y85.B2      net (fanout=56)       2.954   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<4>
    SLICE_X58Y85.B       Tilo                  0.094   E2M/EC/N229
                                                       E2M/EC/tx_state_cmp_eq003311
    SLICE_X61Y80.C5      net (fanout=8)        0.619   E2M/EC/rx_state_cmp_eq0027
    SLICE_X61Y80.C       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_packet_payload_65_mux0000332
    SLICE_X61Y80.D1      net (fanout=4)        1.012   E2M/EC/N273
    SLICE_X61Y80.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X61Y72.C4      net (fanout=3)        0.838   E2M/EC/N148
    SLICE_X61Y72.C       Tilo                  0.094   E2M/EC/N1621
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X68Y74.B2      net (fanout=48)       1.333   E2M/EC/N1621
    SLICE_X68Y74.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>35
                                                       E2M/EC/tx_header_buffer_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (0.829ns logic, 6.756ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.204ns (Levels of Logic = 5)
  Clock Path Skew:      -0.173ns (1.164 - 1.337)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2 to E2M/EC/tx_header_buffer_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y94.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2
    SLICE_X58Y85.B3      net (fanout=48)       2.552   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<2>
    SLICE_X58Y85.B       Tilo                  0.094   E2M/EC/N229
                                                       E2M/EC/tx_state_cmp_eq003311
    SLICE_X61Y80.C5      net (fanout=8)        0.619   E2M/EC/rx_state_cmp_eq0027
    SLICE_X61Y80.C       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_packet_payload_65_mux0000332
    SLICE_X61Y80.D1      net (fanout=4)        1.012   E2M/EC/N273
    SLICE_X61Y80.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X61Y72.C4      net (fanout=3)        0.838   E2M/EC/N148
    SLICE_X61Y72.C       Tilo                  0.094   E2M/EC/N1621
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X68Y74.B2      net (fanout=48)       1.333   E2M/EC/N1621
    SLICE_X68Y74.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>35
                                                       E2M/EC/tx_header_buffer_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.204ns (0.850ns logic, 6.354ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_0 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.114ns (Levels of Logic = 5)
  Clock Path Skew:      -0.180ns (1.164 - 1.344)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4 to E2M/EC/tx_header_buffer_dest_add_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y95.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_4
    SLICE_X62Y86.D1      net (fanout=56)       2.621   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<4>
    SLICE_X62Y86.D       Tilo                  0.094   E2M/EC/rx_state_cmp_gt0003
                                                       E2M/EC/rx_state_cmp_gt00031
    SLICE_X61Y85.D6      net (fanout=17)       0.550   E2M/EC/rx_state_cmp_gt0003
    SLICE_X61Y85.D       Tilo                  0.094   E2M/EC/N186
                                                       E2M/EC/tx_packet_payload_65_mux0000311
    SLICE_X61Y80.D5      net (fanout=8)        0.943   E2M/EC/N186
    SLICE_X61Y80.D       Tilo                  0.094   E2M/EC/N148
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>212
    SLICE_X61Y72.C4      net (fanout=3)        0.838   E2M/EC/N148
    SLICE_X61Y72.C       Tilo                  0.094   E2M/EC/N1621
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>82
    SLICE_X68Y74.B2      net (fanout=48)       1.333   E2M/EC/N1621
    SLICE_X68Y74.CLK     Tas                   0.003   E2M/EC/tx_header_buffer_dest_add<1>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>35
                                                       E2M/EC/tx_header_buffer_dest_add_0
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (0.829ns logic, 6.285ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_31 (SLICE_X68Y68.D2), 179 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_31 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.553ns (Levels of Logic = 6)
  Clock Path Skew:      -0.186ns (1.151 - 1.337)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2 to E2M/EC/tx_header_buffer_dest_add_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y94.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_2
    SLICE_X56Y86.A4      net (fanout=48)       2.309   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<2>
    SLICE_X56Y86.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux0000116
                                                       E2M/EC/tx_state_cmp_eq00333
    SLICE_X61Y82.D1      net (fanout=2)        1.052   E2M/EC/tx_state_cmp_eq0033
    SLICE_X61Y82.D       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X61Y82.C6      net (fanout=5)        0.146   E2M/EC/N291
    SLICE_X61Y82.C       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X62Y74.A5      net (fanout=3)        0.748   E2M/EC/N296
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X68Y71.B1      net (fanout=97)       1.406   E2M/EC/N45
    SLICE_X68Y71.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<35>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>30_SW1
    SLICE_X68Y68.D2      net (fanout=1)        0.941   N773
    SLICE_X68Y68.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<31>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>35
                                                       E2M/EC/tx_header_buffer_dest_add_31
    -------------------------------------------------  ---------------------------
    Total                                      7.553ns (0.951ns logic, 6.602ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_31 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.486ns (Levels of Logic = 6)
  Clock Path Skew:      -0.186ns (1.151 - 1.337)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_3 to E2M/EC/tx_header_buffer_dest_add_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y94.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_3
    SLICE_X56Y86.A1      net (fanout=51)       2.242   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<3>
    SLICE_X56Y86.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux0000116
                                                       E2M/EC/tx_state_cmp_eq00333
    SLICE_X61Y82.D1      net (fanout=2)        1.052   E2M/EC/tx_state_cmp_eq0033
    SLICE_X61Y82.D       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X61Y82.C6      net (fanout=5)        0.146   E2M/EC/N291
    SLICE_X61Y82.C       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X62Y74.A5      net (fanout=3)        0.748   E2M/EC/N296
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X68Y71.B1      net (fanout=97)       1.406   E2M/EC/N45
    SLICE_X68Y71.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<35>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>30_SW1
    SLICE_X68Y68.D2      net (fanout=1)        0.941   N773
    SLICE_X68Y68.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<31>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>35
                                                       E2M/EC/tx_header_buffer_dest_add_31
    -------------------------------------------------  ---------------------------
    Total                                      7.486ns (0.951ns logic, 6.535ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_31 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.365ns (Levels of Logic = 7)
  Clock Path Skew:      -0.193ns (1.151 - 1.344)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5 to E2M/EC/tx_header_buffer_dest_add_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y95.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out_5
    SLICE_X56Y86.B3      net (fanout=38)       1.759   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_data_out<5>
    SLICE_X56Y86.B       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux0000116
                                                       E2M/EC/tx_state_cmp_eq003321
    SLICE_X56Y86.A5      net (fanout=6)        0.289   E2M/EC/rx_state_and0001
    SLICE_X56Y86.A       Tilo                  0.094   E2M/EC/rx_ll_dst_rdy_out_mux0000116
                                                       E2M/EC/tx_state_cmp_eq00333
    SLICE_X61Y82.D1      net (fanout=2)        1.052   E2M/EC/tx_state_cmp_eq0033
    SLICE_X61Y82.D       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_counter_mux0000<0>312
    SLICE_X61Y82.C6      net (fanout=5)        0.146   E2M/EC/N291
    SLICE_X61Y82.C       Tilo                  0.094   E2M/EC/N291
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>115139
    SLICE_X62Y74.A5      net (fanout=3)        0.748   E2M/EC/N296
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X68Y71.B1      net (fanout=97)       1.406   E2M/EC/N45
    SLICE_X68Y71.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<35>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>30_SW1
    SLICE_X68Y68.D2      net (fanout=1)        0.941   N773
    SLICE_X68Y68.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<31>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>35
                                                       E2M/EC/tx_header_buffer_dest_add_31
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (1.024ns logic, 6.341ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y21.DIADIU3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_7 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 0)
  Clock Path Skew:      0.211ns (0.760 - 0.549)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_7 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y108.DQ        Tcko                  0.414   E2M/EC/rx_reg_value<7>
                                                          E2M/EC/rx_reg_value_7
    RAMB36_X1Y21.DIADIU3    net (fanout=3)        0.394   E2M/EC/rx_reg_value<7>
    RAMB36_X1Y21.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.522ns (0.128ns logic, 0.394ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y21.DIADIU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_13 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.760 - 0.543)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_13 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y109.CQ        Tcko                  0.433   E2M/EC/rx_reg_value<14>
                                                          E2M/EC/rx_reg_value_13
    RAMB36_X1Y21.DIADIU6    net (fanout=3)        0.394   E2M/EC/rx_reg_value<13>
    RAMB36_X1Y21.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.541ns (0.147ns logic, 0.394ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y21.DIADIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_1 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.209ns (0.760 - 0.551)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_1 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y106.BQ        Tcko                  0.414   E2M/EC/rx_reg_value<3>
                                                          E2M/EC/rx_reg_value_1
    RAMB36_X1Y21.DIADIU0    net (fanout=3)        0.406   E2M/EC/rx_reg_value<1>
    RAMB36_X1Y21.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.534ns (0.128ns logic, 0.406ns route)
                                                          (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X3Y19.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X3Y19.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y14.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y68.BX      net (fanout=1)        0.333   E2M/delayCtrl0Reset<0>
    SLICE_X54Y68.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.439ns logic, 0.333ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y68.BX      net (fanout=1)        0.306   E2M/delayCtrl0Reset<0>
    SLICE_X54Y68.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.183ns logic, 0.306ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7232 paths analyzed, 2115 endpoints analyzed, 76 failing endpoints
 76 timing errors detected. (76 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 439.659ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_0 (SLICE_X10Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_0 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.529ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.785ns (1.907 - 146.692)
  Source Clock:         sh/testPUF/puf_map/picn/puf1/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf1/FDC1 to sh/outputMemoryWriteData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y20.DQ       Tcko                  0.450   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    SLICE_X5Y19.D6       net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf1/puf_out
    SLICE_X5Y19.D        Tilo                  0.094   sh/responseReg<0>
                                                       sh/testPUF/puf_map/picn/puf1/LUT1_inst_2
    SLICE_X10Y19.A6      net (fanout=2)        0.691   sh/responseReg<0>
    SLICE_X10Y19.CLK     Tas                   0.026   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<0>1
                                                       sh/outputMemoryWriteData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.529ns (0.570ns logic, 0.959ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_3 (SLICE_X10Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_3 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.295ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.913ns (1.907 - 146.820)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X10Y19.D6      net (fanout=2)        0.458   sh/responseReg<3>
    SLICE_X10Y19.CLK     Tas                   0.028   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<3>1
                                                       sh/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.572ns logic, 0.723ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_4 (SLICE_X22Y18.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -144.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/outputMemoryWriteData_4 (FF)
  Requirement:          1.963ns
  Data Path Delay:      1.287ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -144.831ns (1.878 - 146.709)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 62.805ns
  Destination Clock:    clk_user_interface rising at 64.768ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/outputMemoryWriteData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X22Y18.A6      net (fanout=2)        0.449   sh/responseReg<4>
    SLICE_X22Y18.CLK     Tas                   0.026   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<4>1
                                                       sh/outputMemoryWriteData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.570ns logic, 0.717ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y9.ADDRAL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/outputMemoryWriteAdd_4 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (0.772 - 0.546)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/outputMemoryWriteAdd_4 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y50.AQ        Tcko                  0.414   sh/outputMemoryWriteAdd<7>
                                                         sh/outputMemoryWriteAdd_4
    RAMB36_X1Y9.ADDRAL6    net (fanout=10)       0.553   sh/outputMemoryWriteAdd<4>
    RAMB36_X1Y9.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.673ns (0.120ns logic, 0.553ns route)
                                                         (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y9.ADDRAL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/outputMemoryWriteAdd_6 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.682ns (Levels of Logic = 0)
  Clock Path Skew:      0.226ns (0.772 - 0.546)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/outputMemoryWriteAdd_6 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y50.CQ        Tcko                  0.414   sh/outputMemoryWriteAdd<7>
                                                         sh/outputMemoryWriteAdd_6
    RAMB36_X1Y9.ADDRAL8    net (fanout=10)       0.562   sh/outputMemoryWriteAdd<6>
    RAMB36_X1Y9.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.682ns (0.120ns logic, 0.562ns route)
                                                         (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y9.ADDRAU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/outputMemoryWriteAdd_4 (FF)
  Destination:          E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.762 - 0.546)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/outputMemoryWriteAdd_4 to E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X29Y50.AQ        Tcko                  0.414   sh/outputMemoryWriteAdd<7>
                                                         sh/outputMemoryWriteAdd_4
    RAMB36_X1Y9.ADDRAU6    net (fanout=10)       0.553   sh/outputMemoryWriteAdd<4>
    RAMB36_X1Y9.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                         E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ---------------------------------------------------  ---------------------------
    Total                                        0.673ns (0.120ns logic, 0.553ns route)
                                                         (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X3Y19.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.752ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.699 - 0.657)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y83.CQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y18.DIBDIL6    net (fanout=3)        0.939   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.752ns (0.813ns logic, 0.939ns route)
                                                          (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_5 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.748ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.699 - 0.657)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_5 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y83.BQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_5
    RAMB36_X3Y18.DIBDIL5    net (fanout=3)        0.935   E2M/EC/sysACE_MPADD<5>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.748ns (0.813ns logic, 0.935ns route)
                                                          (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.718ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.699 - 0.657)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y83.AQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y18.DIBDIL4    net (fanout=3)        0.905   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.718ns (0.813ns logic, 0.905ns route)
                                                          (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.751 - 0.560)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y90.BQ         Tcko                  0.414   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.ENBWRENL   net (fanout=2)        0.559   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y18.CLKBWRCLKL Trckc_WREN  (-Th)     0.395   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.578ns (0.019ns logic, 0.559ns route)
                                                          (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y16.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.775 - 0.587)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y83.DQ         Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL   net (fanout=2)        0.712   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.731ns (0.019ns logic, 0.712ns route)
                                                          (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (0.759 - 0.587)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X91Y83.DQ             Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.ENARDENL       net (fanout=2)        0.712   E2M/EC/fifoToSysACERead
    RAMB36_X3Y16.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.731ns (0.019ns logic, 0.712ns route)
                                                              (2.6% logic, 97.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_1 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.717ns (Levels of Logic = 0)
  Clock Path Skew:      0.148ns (0.751 - 0.603)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_1 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y86.BQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_1
    RAMB36_X3Y18.DIBDIL1    net (fanout=3)        0.570   E2M/EC/sysACE_MPADD<1>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.717ns (0.147ns logic, 0.570ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y18.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y16.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<1>/CLK
  Logical resource: E2M/EC/sysACECounter_1/CK
  Location pin: SLICE_X86Y76.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.840ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.600ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.840ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.456   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (2.384ns logic, 1.456ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.530ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.530ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.339   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.530ns (2.191ns logic, 1.339ns route)
                                                       (62.1% logic, 37.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.077ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.363ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.077ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y89.AQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.674   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (2.403ns logic, 1.674ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.747ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.747ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y89.AQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.540   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.747ns (2.207ns logic, 1.540ns route)
                                                       (58.9% logic, 41.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.506ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.654ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.506ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y18.DIADIL10   net (fanout=1)        1.252   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.506ns (1.254ns logic, 1.252ns route)
                                                          (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL12), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.693ns (requirement - data path)
  Source:               sysACE_MPDATA<12> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.467ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<12> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J5.I                    Tiopi                 0.922   sysACE_MPDATA<12>
                                                          sysACE_MPDATA<12>
                                                          E2M/EC/sysACEIO/IOBUF_B12/IBUF
    RAMB36_X3Y18.DIADIL12   net (fanout=1)        1.203   E2M/EC/sysACE_MPDATA_Out<12>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.467ns (1.264ns logic, 1.203ns route)
                                                          (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.737ns (requirement - data path)
  Source:               sysACE_MPDATA<2> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.423ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<2> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J7.I                    Tiopi                 0.915   sysACE_MPDATA<2>
                                                          sysACE_MPDATA<2>
                                                          E2M/EC/sysACEIO/IOBUF_B2/IBUF
    RAMB36_X3Y18.DIADIL2    net (fanout=1)        1.166   E2M/EC/sysACE_MPDATA_Out<2>
    RAMB36_X3Y18.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.423ns (1.257ns logic, 1.166ns route)
                                                          (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL15), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.490ns (data path)
  Source:               sysACE_MPDATA<15> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<15> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    J6.I                    Tiopi                 0.876   sysACE_MPDATA<15>
                                                          sysACE_MPDATA<15>
                                                          E2M/EC/sysACEIO/IOBUF_B15/IBUF
    RAMB36_X3Y18.DIADIL15   net (fanout=1)        0.900   E2M/EC/sysACE_MPDATA_Out<15>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.490ns (0.590ns logic, 0.900ns route)
                                                          (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X91Y90.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.491ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y18.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X91Y90.B3      net (fanout=2)        0.739   E2M/EC/fromSysACEFifoFull
    SLICE_X91Y90.CLK     Tah         (-Th)     0.196   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.491ns (0.752ns logic, 0.739ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y18.DIADIL3), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               sysACE_MPDATA<3> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<3> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    H7.I                    Tiopi                 0.889   sysACE_MPDATA<3>
                                                          sysACE_MPDATA<3>
                                                          E2M/EC/sysACEIO/IOBUF_B3/IBUF
    RAMB36_X3Y18.DIADIL3    net (fanout=1)        0.908   E2M/EC/sysACE_MPDATA_Out<3>
    RAMB36_X3Y18.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.511ns (0.603ns logic, 0.908ns route)
                                                          (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.360ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (1.598 - 1.516)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y198.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        6.640   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.407ns (0.767ns logic, 6.640ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.598 - 1.515)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y196.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        6.617   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.384ns (0.767ns logic, 6.617ns route)
                                                           (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y194.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_4
    TEMAC_X0Y0.PHYEMAC0RXD4  net (fanout=1)        6.037   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<4>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.804ns (0.767ns logic, 6.037ns route)
                                                           (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X4Y27.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.858 - 0.674)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y137.DQ       Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_3
    RAMB36_X4Y27.ADDRAL7    net (fanout=5)        0.315   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
    RAMB36_X4Y27.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.435ns (0.120ns logic, 0.315ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X4Y27.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.858 - 0.676)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y138.DQ       Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_7
    RAMB36_X4Y27.ADDRAL11   net (fanout=5)        0.318   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
    RAMB36_X4Y27.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.438ns (0.120ns logic, 0.318ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAMB36_X4Y27.ADDRAL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.858 - 0.676)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X107Y138.BQ       Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_5
    RAMB36_X4Y27.ADDRAL9    net (fanout=5)        0.321   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<5>
    RAMB36_X4Y27.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.441ns (0.120ns logic, 0.321ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X4Y27.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X4Y27.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X4Y28.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.291ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X74Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y54.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X74Y54.DX      net (fanout=2)        0.839   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X74Y54.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.452ns logic, 0.839ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X76Y55.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y55.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X76Y55.DX      net (fanout=1)        0.811   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X76Y55.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.445ns logic, 0.811ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X82Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.105ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y61.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X82Y59.DX      net (fanout=2)        0.653   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X82Y59.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.105ns (0.452ns logic, 0.653ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X77Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y48.AQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X77Y48.AX      net (fanout=2)        0.296   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X77Y48.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.204ns logic, 0.296ns route)
                                                       (40.8% logic, 59.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X75Y54.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y54.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X75Y54.A4      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X75Y54.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.217ns logic, 0.333ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X90Y61.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y61.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X90Y61.A4      net (fanout=2)        0.352   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X90Y61.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.217ns logic, 0.352ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.196ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X48Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y56.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X50Y61.A3      net (fanout=3)        1.232   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X50Y61.AMUX    Tilo                  0.374   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X48Y66.SR      net (fanout=1)        0.593   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X48Y66.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.196ns (1.371ns logic, 1.825ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X51Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.003ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y56.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X51Y61.B3      net (fanout=3)        1.209   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X51Y61.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X51Y61.A5      net (fanout=1)        0.224   N18
    SLICE_X51Y61.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.570ns logic, 1.433ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X79Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y56.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X79Y56.AX      net (fanout=3)        0.785   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X79Y56.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.442ns logic, 0.785ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X79Y56.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.907ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y56.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X79Y56.AX      net (fanout=3)        0.722   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X79Y56.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.907ns (0.185ns logic, 0.722ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X51Y61.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.623ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.623ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y56.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X51Y61.B3      net (fanout=3)        1.113   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X51Y61.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X51Y61.A5      net (fanout=1)        0.206   N18
    SLICE_X51Y61.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.623ns (0.304ns logic, 1.319ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X48Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.644ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.644ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y56.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X50Y61.A3      net (fanout=3)        1.134   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X50Y61.AMUX    Tilo                  0.344   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X48Y66.SR      net (fanout=1)        0.546   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X48Y66.CLK     Tcksr       (-Th)    -0.206   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (0.964ns logic, 1.680ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.904ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (SLICE_X89Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y55.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X91Y55.B3      net (fanout=2)        0.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X91Y55.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X88Y44.A1      net (fanout=2)        1.445   N4
    SLICE_X88Y44.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X89Y46.C5      net (fanout=13)       0.589   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X89Y46.C       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X89Y44.CE      net (fanout=4)        0.313   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X89Y44.CLK     Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (0.961ns logic, 2.943ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X89Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y55.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X91Y55.B3      net (fanout=2)        0.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X91Y55.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X88Y44.A1      net (fanout=2)        1.445   N4
    SLICE_X88Y44.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X89Y46.C5      net (fanout=13)       0.589   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X89Y46.C       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X89Y44.CE      net (fanout=4)        0.313   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X89Y44.CLK     Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (0.961ns logic, 2.943ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X89Y44.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y55.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X91Y55.B3      net (fanout=2)        0.596   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X91Y55.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X88Y44.A1      net (fanout=2)        1.445   N4
    SLICE_X88Y44.A       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X89Y46.C5      net (fanout=13)       0.589   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X89Y46.C       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X89Y44.CE      net (fanout=4)        0.313   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X89Y44.CLK     Tceck                 0.229   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (0.961ns logic, 2.943ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (SLICE_X90Y55.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y55.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X90Y55.C5      net (fanout=2)        0.366   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X90Y55.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7-In1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.219ns logic, 0.366ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (SLICE_X74Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y45.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    SLICE_X74Y45.A6      net (fanout=2)        0.277   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<4>
    SLICE_X74Y45.CLK     Tah         (-Th)     0.071   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<4>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.343ns logic, 0.277ns route)
                                                       (55.3% logic, 44.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X76Y47.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.627ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y48.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X76Y47.DX      net (fanout=1)        0.443   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X76Y47.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.627ns (0.184ns logic, 0.443ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.400ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (SLICE_X77Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.266ns (Levels of Logic = 0)
  Clock Path Skew:      -0.052ns (0.536 - 0.588)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y45.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_6
    SLICE_X77Y45.CX      net (fanout=1)        0.812   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X77Y45.CLK     Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.454ns logic, 0.812ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (SLICE_X77Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 0)
  Clock Path Skew:      -0.052ns (0.536 - 0.588)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y45.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_4
    SLICE_X77Y45.AX      net (fanout=1)        0.618   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X77Y45.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.442ns logic, 0.618ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X76Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.046ns (Levels of Logic = 0)
  Clock Path Skew:      -0.053ns (0.532 - 0.585)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y46.BQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X76Y46.BX      net (fanout=1)        0.593   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X76Y46.CLK     Tdick                -0.018   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      1.046ns (0.453ns logic, 0.593ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X76Y45.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.576 - 0.548)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y45.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X76Y45.DX      net (fanout=1)        0.288   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X76Y45.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.203ns logic, 0.288ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X76Y46.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.572 - 0.544)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y46.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X76Y46.DX      net (fanout=1)        0.288   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X76Y46.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.203ns logic, 0.288ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X77Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.567ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.595ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.028ns (0.576 - 0.548)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y45.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X77Y45.BX      net (fanout=1)        0.412   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X77Y45.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.183ns logic, 0.412ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.488ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X90Y117.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y128.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X90Y117.AX     net (fanout=2)        1.025   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X90Y117.CLK    Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.488ns (0.463ns logic, 1.025ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X90Y117.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.147ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y128.AQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X90Y117.AX     net (fanout=2)        0.943   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X90Y117.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.204ns logic, 0.943ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.070ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (SLICE_X86Y115.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.939ns (Levels of Logic = 0)
  Clock Path Skew:      -0.049ns (0.601 - 0.650)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y117.AQ     Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X86Y115.DX     net (fanout=1)        0.487   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    SLICE_X86Y115.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.939ns (0.452ns logic, 0.487ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X94Y137.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.640 - 0.675)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y137.BQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X94Y137.BX     net (fanout=1)        0.507   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X94Y137.CLK    Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.460ns logic, 0.507ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X94Y137.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.640 - 0.675)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y137.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X94Y137.DX     net (fanout=1)        0.331   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X94Y137.CLK    Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.473ns logic, 0.331ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X94Y137.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.061ns (0.688 - 0.627)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y137.CQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X94Y137.CX     net (fanout=1)        0.288   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X94Y137.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.215ns logic, 0.288ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X94Y137.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.515ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.061ns (0.688 - 0.627)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y137.AQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X94Y137.AX     net (fanout=1)        0.311   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X94Y137.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.515ns (0.204ns logic, 0.311ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X94Y137.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.518ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.061ns (0.688 - 0.627)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y137.DQ     Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X94Y137.DX     net (fanout=1)        0.304   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X94Y137.CLK    Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.214ns logic, 0.304ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48358 paths analyzed, 609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.948ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_25 (SLICE_X37Y88.A2), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_packet_payload_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.948ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_packet_payload_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X44Y78.B3      net (fanout=6)        1.475   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X37Y88.A2      net (fanout=8)        1.256   E2M/EC/N58
    SLICE_X37Y88.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<26>
                                                       E2M/EC/tx_packet_payload_25_mux0000
                                                       E2M/EC/tx_packet_payload_25
    -------------------------------------------------  ---------------------------
    Total                                      7.948ns (0.852ns logic, 7.096ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_packet_payload_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.759ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_packet_payload_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X44Y78.B1      net (fanout=6)        1.286   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X37Y88.A2      net (fanout=8)        1.256   E2M/EC/N58
    SLICE_X37Y88.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<26>
                                                       E2M/EC/tx_packet_payload_25_mux0000
                                                       E2M/EC/tx_packet_payload_25
    -------------------------------------------------  ---------------------------
    Total                                      7.759ns (0.852ns logic, 6.907ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_packet_payload_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_packet_payload_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X44Y78.B2      net (fanout=6)        1.165   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X37Y88.A2      net (fanout=8)        1.256   E2M/EC/N58
    SLICE_X37Y88.CLK     Tas                   0.026   E2M/EC/tx_packet_payload<26>
                                                       E2M/EC/tx_packet_payload_25_mux0000
                                                       E2M/EC/tx_packet_payload_25
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (0.852ns logic, 6.786ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_28 (SLICE_X36Y89.C1), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_packet_payload_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_packet_payload_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X44Y78.B3      net (fanout=6)        1.475   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X36Y89.C1      net (fanout=8)        1.208   E2M/EC/N58
    SLICE_X36Y89.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<28>
                                                       E2M/EC/tx_packet_payload_28_mux0000
                                                       E2M/EC/tx_packet_payload_28
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (0.835ns logic, 7.048ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_packet_payload_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_packet_payload_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X44Y78.B1      net (fanout=6)        1.286   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X36Y89.C1      net (fanout=8)        1.208   E2M/EC/N58
    SLICE_X36Y89.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<28>
                                                       E2M/EC/tx_packet_payload_28_mux0000
                                                       E2M/EC/tx_packet_payload_28
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (0.835ns logic, 6.859ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_packet_payload_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.573ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_packet_payload_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X44Y78.B2      net (fanout=6)        1.165   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X36Y89.C1      net (fanout=8)        1.208   E2M/EC/N58
    SLICE_X36Y89.CLK     Tas                   0.009   E2M/EC/tx_packet_payload<28>
                                                       E2M/EC/tx_packet_payload_28_mux0000
                                                       E2M/EC/tx_packet_payload_28
    -------------------------------------------------  ---------------------------
    Total                                      7.573ns (0.835ns logic, 6.738ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_30 (SLICE_X37Y89.C1), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_13 (FF)
  Destination:          E2M/EC/tx_packet_payload_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_13 to E2M/EC/tx_packet_payload_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y82.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<15>
                                                       E2M/EC/tx_curr_bytes_left_13
    SLICE_X44Y78.B3      net (fanout=6)        1.475   E2M/EC/tx_curr_bytes_left<13>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X37Y89.C1      net (fanout=8)        1.175   E2M/EC/N58
    SLICE_X37Y89.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<30>
                                                       E2M/EC/tx_packet_payload_30_mux0000
                                                       E2M/EC/tx_packet_payload_30
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (0.855ns logic, 7.015ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_4 (FF)
  Destination:          E2M/EC/tx_packet_payload_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.681ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_4 to E2M/EC/tx_packet_payload_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_4
    SLICE_X44Y78.B1      net (fanout=6)        1.286   E2M/EC/tx_curr_bytes_left<4>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X37Y89.C1      net (fanout=8)        1.175   E2M/EC/N58
    SLICE_X37Y89.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<30>
                                                       E2M/EC/tx_packet_payload_30_mux0000
                                                       E2M/EC/tx_packet_payload_30
    -------------------------------------------------  ---------------------------
    Total                                      7.681ns (0.855ns logic, 6.826ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_5 (FF)
  Destination:          E2M/EC/tx_packet_payload_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.560ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_5 to E2M/EC/tx_packet_payload_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y79.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<5>
                                                       E2M/EC/tx_curr_bytes_left_5
    SLICE_X44Y78.B2      net (fanout=6)        1.165   E2M/EC/tx_curr_bytes_left<5>
    SLICE_X44Y78.B       Tilo                  0.094   N593
                                                       E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C1      net (fanout=1)        1.383   E2M/EC/tx_state_cmp_eq002770
    SLICE_X49Y79.C       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_state_cmp_eq0027260
    SLICE_X40Y81.A3      net (fanout=22)       2.025   E2M/EC/tx_state_cmp_eq0027
    SLICE_X40Y81.A       Tilo                  0.094   E2M/EC/N214
                                                       E2M/EC/tx_packet_payload_0_mux000011
    SLICE_X43Y87.B4      net (fanout=10)       0.957   E2M/EC/N214
    SLICE_X43Y87.B       Tilo                  0.094   E2M/EC/tx_packet_payload<33>
                                                       E2M/EC/tx_packet_payload_24_mux00005130
    SLICE_X37Y89.C1      net (fanout=8)        1.175   E2M/EC/N58
    SLICE_X37Y89.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<30>
                                                       E2M/EC/tx_packet_payload_30_mux0000
                                                       E2M/EC/tx_packet_payload_30
    -------------------------------------------------  ---------------------------
    Total                                      7.560ns (0.855ns logic, 6.705ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_12 (SLICE_X35Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_packet_payload_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_packet_payload_12 to E2M/EC/tx_packet_payload_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y84.AQ      Tcko                  0.414   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12
    SLICE_X35Y84.A6      net (fanout=2)        0.263   E2M/EC/tx_packet_payload<12>
    SLICE_X35Y84.CLK     Tah         (-Th)     0.197   E2M/EC/tx_packet_payload<15>
                                                       E2M/EC/tx_packet_payload_12_mux0000
                                                       E2M/EC/tx_packet_payload_12
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.217ns logic, 0.263ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_13 (SLICE_X47Y78.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_13 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_13 to E2M/EC/tx_header_buffer_len_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y78.BQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_13
    SLICE_X47Y78.B6      net (fanout=2)        0.266   E2M/EC/tx_header_buffer_len<13>
    SLICE_X47Y78.CLK     Tah         (-Th)     0.196   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<13>1
                                                       E2M/EC/tx_header_buffer_len_13
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.218ns logic, 0.266ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_15 (SLICE_X47Y78.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.485ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_7 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_7 to E2M/EC/tx_header_buffer_len_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y77.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<8>
                                                       E2M/EC/tx_header_buffer_len_7
    SLICE_X47Y78.D6      net (fanout=2)        0.266   E2M/EC/tx_header_buffer_len<7>
    SLICE_X47Y78.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<15>
                                                       E2M/EC/tx_header_buffer_len_mux0000<15>1
                                                       E2M/EC/tx_header_buffer_len_15
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.219ns logic, 0.266ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.864ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X26Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.864ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X26Y68.A3      net (fanout=3)        0.610   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X26Y68.A       Tilo                  0.094   E2M/EC/register32ReadDataValid
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X26Y70.CE      net (fanout=1)        0.481   E2M/EC/userLogicReset_not0001
    SLICE_X26Y70.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.864ns (0.773ns logic, 1.091ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X26Y69.A4      net (fanout=3)        0.392   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X26Y69.A       Tilo                  0.094   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y69.CE      net (fanout=1)        0.676   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y69.CLK     Tceck                 0.226   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.838ns (0.770ns logic, 1.068ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X28Y69.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.528ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X26Y69.A4      net (fanout=3)        0.361   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X26Y69.A       Tilo                  0.087   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X28Y69.CE      net (fanout=1)        0.622   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X28Y69.CLK     Tckce       (-Th)    -0.044   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.545ns logic, 0.983ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X26Y70.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y69.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X26Y68.A3      net (fanout=3)        0.561   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X26Y68.A       Tilo                  0.087   E2M/EC/register32ReadDataValid
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X26Y70.CE      net (fanout=1)        0.442   E2M/EC/userLogicReset_not0001
    SLICE_X26Y70.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.547ns logic, 1.003ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12318 paths analyzed, 3237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.975ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_31 (SLICE_X68Y68.D2), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.975ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_dest_add_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y61.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y80.C3      net (fanout=45)       2.135   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X62Y74.A2      net (fanout=6)        1.214   E2M/EC/N97
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X68Y71.B1      net (fanout=97)       1.406   E2M/EC/N45
    SLICE_X68Y71.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<35>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>30_SW1
    SLICE_X68Y68.D2      net (fanout=1)        0.941   N773
    SLICE_X68Y68.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<31>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>35
                                                       E2M/EC/tx_header_buffer_dest_add_31
    -------------------------------------------------  ---------------------------
    Total                                      7.975ns (0.836ns logic, 7.139ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_dest_add_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X57Y80.C2      net (fanout=23)       1.901   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X62Y74.A2      net (fanout=6)        1.214   E2M/EC/N97
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X68Y71.B1      net (fanout=97)       1.406   E2M/EC/N45
    SLICE_X68Y71.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<35>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>30_SW1
    SLICE_X68Y68.D2      net (fanout=1)        0.941   N773
    SLICE_X68Y68.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<31>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>35
                                                       E2M/EC/tx_header_buffer_dest_add_31
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (0.836ns logic, 6.905ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.338ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X57Y80.C5      net (fanout=21)       1.477   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X62Y74.A2      net (fanout=6)        1.214   E2M/EC/N97
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X68Y71.B1      net (fanout=97)       1.406   E2M/EC/N45
    SLICE_X68Y71.B       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<35>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>30_SW1
    SLICE_X68Y68.D2      net (fanout=1)        0.941   N773
    SLICE_X68Y68.CLK     Tas                   0.010   E2M/EC/tx_header_buffer_dest_add<31>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<31>35
                                                       E2M/EC/tx_header_buffer_dest_add_31
    -------------------------------------------------  ---------------------------
    Total                                      7.338ns (0.857ns logic, 6.481ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_dest_add_13 (SLICE_X70Y70.D2), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.897ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y61.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y80.C3      net (fanout=45)       2.135   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X62Y74.A2      net (fanout=6)        1.214   E2M/EC/N97
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X70Y69.A2      net (fanout=97)       1.444   E2M/EC/N45
    SLICE_X70Y69.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<30>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW1
    SLICE_X70Y70.D2      net (fanout=1)        0.807   N833
    SLICE_X70Y70.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (0.854ns logic, 7.043ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.663ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X57Y80.C2      net (fanout=23)       1.901   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X62Y74.A2      net (fanout=6)        1.214   E2M/EC/N97
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X70Y69.A2      net (fanout=97)       1.444   E2M/EC/N45
    SLICE_X70Y69.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<30>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW1
    SLICE_X70Y70.D2      net (fanout=1)        0.807   N833
    SLICE_X70Y70.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.663ns (0.854ns logic, 6.809ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_header_buffer_dest_add_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.260ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_header_buffer_dest_add_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X57Y80.C5      net (fanout=21)       1.477   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X62Y74.A2      net (fanout=6)        1.214   E2M/EC/N97
    SLICE_X62Y74.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<33>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<0>140
    SLICE_X70Y69.A2      net (fanout=97)       1.444   E2M/EC/N45
    SLICE_X70Y69.A       Tilo                  0.094   E2M/EC/tx_header_buffer_dest_add_mux0000<30>4
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>30_SW1
    SLICE_X70Y70.D2      net (fanout=1)        0.807   N833
    SLICE_X70Y70.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_dest_add<13>
                                                       E2M/EC/tx_header_buffer_dest_add_mux0000<13>35
                                                       E2M/EC/tx_header_buffer_dest_add_13
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (0.875ns logic, 6.385ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_49 (SLICE_X56Y90.A1), 12 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y61.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y80.C3      net (fanout=45)       2.135   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X56Y87.A5      net (fanout=6)        0.970   E2M/EC/N97
    SLICE_X56Y87.A       Tilo                  0.094   N939
                                                       E2M/EC/tx_packet_payload_56_mux00002165_SW0
    SLICE_X50Y88.A2      net (fanout=2)        1.077   N939
    SLICE_X50Y88.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X56Y90.A1      net (fanout=16)       1.438   E2M/EC/N43
    SLICE_X56Y90.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000065
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.896ns (0.833ns logic, 7.063ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.662ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y60.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X57Y80.C2      net (fanout=23)       1.901   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X56Y87.A5      net (fanout=6)        0.970   E2M/EC/N97
    SLICE_X56Y87.A       Tilo                  0.094   N939
                                                       E2M/EC/tx_packet_payload_56_mux00002165_SW0
    SLICE_X50Y88.A2      net (fanout=2)        1.077   N939
    SLICE_X50Y88.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X56Y90.A1      net (fanout=16)       1.438   E2M/EC/N43
    SLICE_X56Y90.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000065
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.662ns (0.833ns logic, 6.829ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_packet_payload_49 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.259ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_packet_payload_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y66.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X57Y80.C5      net (fanout=21)       1.477   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X57Y80.C       Tilo                  0.094   E2M/EC/tx_packet_payload_65_mux000038
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X49Y79.D1      net (fanout=194)      1.443   E2M/tx_ll_dst_rdy_in
    SLICE_X49Y79.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X56Y87.A5      net (fanout=6)        0.970   E2M/EC/N97
    SLICE_X56Y87.A       Tilo                  0.094   N939
                                                       E2M/EC/tx_packet_payload_56_mux00002165_SW0
    SLICE_X50Y88.A2      net (fanout=2)        1.077   N939
    SLICE_X50Y88.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X56Y90.A1      net (fanout=16)       1.438   E2M/EC/N43
    SLICE_X56Y90.CLK     Tas                   0.007   E2M/EC/tx_packet_payload<52>
                                                       E2M/EC/tx_packet_payload_49_mux000065
                                                       E2M/EC/tx_packet_payload_49
    -------------------------------------------------  ---------------------------
    Total                                      7.259ns (0.854ns logic, 6.405ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay (SLICE_X87Y115.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y115.DQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    SLICE_X87Y115.CX     net (fanout=2)        0.158   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_sync
    SLICE_X87Y115.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_delay
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.196ns logic, 0.158ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (SLICE_X96Y135.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y136.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_6
    SLICE_X96Y135.CX     net (fanout=1)        0.274   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<6>
    SLICE_X96Y135.CLK    Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.184ns logic, 0.274ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X96Y137.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y137.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8
    SLICE_X96Y137.AX     net (fanout=1)        0.281   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<8>
    SLICE_X96Y137.CLK    Tckdi       (-Th)     0.236   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.178ns logic, 0.281ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14494 paths analyzed, 935 endpoints analyzed, 7 failing endpoints
 13 timing errors detected. (7 setup errors, 6 hold errors, 0 component switching limit errors)
 Minimum period is 373.724ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test_data (SLICE_X10Y20.C5), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     -80.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Destination:          sh/testPUF/test_data (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.217ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.289ns (1.848 - 143.137)
  Source Clock:         sh/testPUF/puf_map/picn/puf5/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf5/FDC1 to sh/testPUF/test_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    SLICE_X21Y19.D6      net (fanout=1)        0.268   sh/testPUF/puf_map/picn/puf5/puf_out
    SLICE_X21Y19.D       Tilo                  0.094   sh/responseReg<4>
                                                       sh/testPUF/puf_map/picn/puf5/LUT1_inst_2
    SLICE_X11Y19.A4      net (fanout=2)        0.897   sh/responseReg<4>
    SLICE_X11Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X10Y20.C5      net (fanout=1)        0.385   sh/testPUF/xor_response
    SLICE_X10Y20.CLK     Tas                   0.029   sh/testPUF/test_data
                                                       sh/testPUF/test_data_mux00001
                                                       sh/testPUF/test_data
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (0.667ns logic, 1.550ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf6/FDC1 (FF)
  Destination:          sh/testPUF/test_data (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.431ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.059ns (1.848 - 142.907)
  Source Clock:         sh/testPUF/puf_map/picn/puf6/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf6/FDC1 to sh/testPUF/test_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf6/puf_out
                                                       sh/testPUF/puf_map/picn/puf6/FDC1
    SLICE_X25Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf6/puf_out
    SLICE_X25Y19.D       Tilo                  0.094   sh/responseReg<5>
                                                       sh/testPUF/puf_map/picn/puf6/LUT1_inst_2
    SLICE_X11Y19.A2      net (fanout=2)        1.114   sh/responseReg<5>
    SLICE_X11Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X10Y20.C5      net (fanout=1)        0.385   sh/testPUF/xor_response
    SLICE_X10Y20.CLK     Tas                   0.029   sh/testPUF/test_data
                                                       sh/testPUF/test_data_mux00001
                                                       sh/testPUF/test_data
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (0.667ns logic, 1.764ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -80.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Destination:          sh/testPUF/test_data (FF)
  Requirement:          62.805ns
  Data Path Delay:      2.028ns (Levels of Logic = 3)(Component delays alone exceeds constraint)
  Clock Path Skew:      -141.400ns (1.848 - 143.248)
  Source Clock:         sh/testPUF/puf_map/picn/puf4/i2<0> rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/puf_map/picn/puf4/FDC1 to sh/testPUF/test_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.450   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    SLICE_X17Y19.D6      net (fanout=1)        0.265   sh/testPUF/puf_map/picn/puf4/puf_out
    SLICE_X17Y19.D       Tilo                  0.094   sh/responseReg<3>
                                                       sh/testPUF/puf_map/picn/puf4/LUT1_inst_2
    SLICE_X11Y19.A5      net (fanout=2)        0.711   sh/responseReg<3>
    SLICE_X11Y19.A       Tilo                  0.094   sh/testPUF/xor_response
                                                       sh/testPUF/puf_map/pon/Mxor_xor_response_xo<0>1
    SLICE_X10Y20.C5      net (fanout=1)        0.385   sh/testPUF/xor_response
    SLICE_X10Y20.CLK     Tas                   0.029   sh/testPUF/test_data
                                                       sh/testPUF/test_data_mux00001
                                                       sh/testPUF/test_data
    -------------------------------------------------  ---------------------------
    Total                                      2.028ns (0.667ns logic, 1.361ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf4/FDC1 (SLICE_X17Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      146.095ns (Levels of Logic = 130)
  Clock Path Skew:      134.684ns (136.498 - 1.814)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.CQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X22Y114.D6     net (fanout=53)       4.637   sh/calibrate
    SLICE_X22Y114.D      Tilo                  0.094   sh/testPUF/puf_challenge<4>
                                                       sh/testPUF/puf_challenge<4>1
    SLICE_X18Y145.A5     net (fanout=2)        1.841   sh/testPUF/puf_challenge<4>
    SLICE_X18Y145.A      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<2>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<3>_lut<0>1
    SLICE_X17Y148.D2     net (fanout=120)      1.176   sh/testPUF/puf_map/actual_challenge<2>
    SLICE_X17Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X17Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
    SLICE_X17Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<63>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X17Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<63>
    SLICE_X17Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X17Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
    SLICE_X17Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<62>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X17Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<62>
    SLICE_X17Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X17Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
    SLICE_X17Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<61>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X17Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<61>
    SLICE_X17Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X17Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
    SLICE_X17Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<60>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X17Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<60>
    SLICE_X17Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X17Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
    SLICE_X17Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<59>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X17Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<59>
    SLICE_X17Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X17Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
    SLICE_X17Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<58>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X17Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<58>
    SLICE_X17Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X17Y135.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
    SLICE_X17Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<57>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X17Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<57>
    SLICE_X17Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X17Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
    SLICE_X17Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<56>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X17Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<56>
    SLICE_X17Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X17Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
    SLICE_X17Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<55>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X17Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<55>
    SLICE_X17Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X17Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
    SLICE_X17Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<54>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X17Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<54>
    SLICE_X17Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X17Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
    SLICE_X17Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<53>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X17Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<53>
    SLICE_X17Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X17Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
    SLICE_X17Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<52>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X17Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<52>
    SLICE_X17Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X17Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
    SLICE_X17Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<51>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X17Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<51>
    SLICE_X17Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X17Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
    SLICE_X17Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<50>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X17Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<50>
    SLICE_X17Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X17Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
    SLICE_X17Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<49>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X17Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<49>
    SLICE_X17Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X17Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
    SLICE_X17Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<48>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X17Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<48>
    SLICE_X17Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X17Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
    SLICE_X17Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<47>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X17Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<47>
    SLICE_X17Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X17Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
    SLICE_X17Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<46>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X17Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<46>
    SLICE_X17Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X17Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
    SLICE_X17Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<45>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X17Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<45>
    SLICE_X17Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X17Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
    SLICE_X17Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<44>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X17Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<44>
    SLICE_X17Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X17Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
    SLICE_X17Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<43>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X17Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<43>
    SLICE_X17Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X17Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
    SLICE_X17Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<42>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X17Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<42>
    SLICE_X17Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X17Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
    SLICE_X17Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<41>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X17Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<41>
    SLICE_X17Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X17Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
    SLICE_X17Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<40>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X17Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<40>
    SLICE_X17Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X17Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
    SLICE_X17Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<39>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X17Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<39>
    SLICE_X17Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X17Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
    SLICE_X17Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<38>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X17Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<38>
    SLICE_X17Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X17Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
    SLICE_X17Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<37>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X17Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<37>
    SLICE_X17Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X17Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
    SLICE_X17Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<36>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X17Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<36>
    SLICE_X17Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X17Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
    SLICE_X17Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<35>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X17Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<35>
    SLICE_X17Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X17Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
    SLICE_X17Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<34>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X17Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<34>
    SLICE_X17Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X17Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
    SLICE_X17Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<33>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X17Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<33>
    SLICE_X17Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X17Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
    SLICE_X17Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<32>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X17Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<32>
    SLICE_X17Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X17Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
    SLICE_X17Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<31>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X17Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<31>
    SLICE_X17Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X17Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
    SLICE_X17Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<30>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X17Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<30>
    SLICE_X17Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X17Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
    SLICE_X17Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<29>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X17Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<29>
    SLICE_X17Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X17Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
    SLICE_X17Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<28>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X17Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<28>
    SLICE_X17Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X17Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
    SLICE_X17Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<27>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X17Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<27>
    SLICE_X17Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X17Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
    SLICE_X17Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<26>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X17Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<26>
    SLICE_X17Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X17Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
    SLICE_X17Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<25>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X17Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<25>
    SLICE_X17Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X17Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
    SLICE_X17Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<24>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X17Y68.C1      net (fanout=1)        0.984   sh/testPUF/puf_map/picn/puf4/i1<24>
    SLICE_X17Y68.C       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X17Y67.D1      net (fanout=1)        0.980   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
    SLICE_X17Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<23>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X17Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<23>
    SLICE_X17Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X17Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
    SLICE_X17Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<22>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X17Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<22>
    SLICE_X17Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X17Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
    SLICE_X17Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<21>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X17Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<21>
    SLICE_X17Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X17Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
    SLICE_X17Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<20>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X17Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<20>
    SLICE_X17Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X17Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
    SLICE_X17Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<19>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X17Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<19>
    SLICE_X17Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X17Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
    SLICE_X17Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<18>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X17Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<18>
    SLICE_X17Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X17Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
    SLICE_X17Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<17>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X17Y54.D1      net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf4/i1<17>
    SLICE_X17Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X17Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
    SLICE_X17Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<16>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X17Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<16>
    SLICE_X17Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X17Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
    SLICE_X17Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<15>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X17Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<15>
    SLICE_X17Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X17Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
    SLICE_X17Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<14>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X17Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<14>
    SLICE_X17Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X17Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
    SLICE_X17Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<13>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X17Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<13>
    SLICE_X17Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X17Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
    SLICE_X17Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<12>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X17Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<12>
    SLICE_X17Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X17Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
    SLICE_X17Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<11>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X17Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<11>
    SLICE_X17Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X17Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
    SLICE_X17Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<10>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X17Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<10>
    SLICE_X17Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X17Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
    SLICE_X17Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<9>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X17Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<9>
    SLICE_X17Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X17Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
    SLICE_X17Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<8>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X17Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<8>
    SLICE_X17Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X17Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
    SLICE_X17Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<7>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X17Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<7>
    SLICE_X17Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X17Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
    SLICE_X17Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<6>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X17Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<6>
    SLICE_X17Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X17Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
    SLICE_X17Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<5>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X17Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<5>
    SLICE_X17Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X17Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
    SLICE_X17Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<4>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X17Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<4>
    SLICE_X17Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X17Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
    SLICE_X17Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<3>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X17Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<3>
    SLICE_X17Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X17Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
    SLICE_X17Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<2>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X17Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<2>
    SLICE_X17Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X17Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
    SLICE_X17Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<1>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X17Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<1>
    SLICE_X17Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X17Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
    SLICE_X17Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    146.095ns (12.672ns logic, 133.423ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.859ns (Levels of Logic = 130)
  Clock Path Skew:      134.684ns (136.498 - 1.814)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.CQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X22Y114.D6     net (fanout=53)       4.637   sh/calibrate
    SLICE_X22Y114.D      Tilo                  0.094   sh/testPUF/puf_challenge<4>
                                                       sh/testPUF/puf_challenge<4>1
    SLICE_X18Y145.A5     net (fanout=2)        1.841   sh/testPUF/puf_challenge<4>
    SLICE_X18Y145.A      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<2>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<3>_lut<0>1
    SLICE_X17Y148.D4     net (fanout=120)      0.940   sh/testPUF/puf_map/actual_challenge<2>
    SLICE_X17Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X17Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
    SLICE_X17Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<63>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X17Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<63>
    SLICE_X17Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X17Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
    SLICE_X17Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<62>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X17Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<62>
    SLICE_X17Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X17Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
    SLICE_X17Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<61>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X17Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<61>
    SLICE_X17Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X17Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
    SLICE_X17Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<60>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X17Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<60>
    SLICE_X17Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X17Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
    SLICE_X17Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<59>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X17Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<59>
    SLICE_X17Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X17Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
    SLICE_X17Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<58>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X17Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<58>
    SLICE_X17Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X17Y135.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
    SLICE_X17Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<57>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X17Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<57>
    SLICE_X17Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X17Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
    SLICE_X17Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<56>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X17Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<56>
    SLICE_X17Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X17Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
    SLICE_X17Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<55>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X17Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<55>
    SLICE_X17Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X17Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
    SLICE_X17Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<54>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X17Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<54>
    SLICE_X17Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X17Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
    SLICE_X17Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<53>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X17Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<53>
    SLICE_X17Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X17Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
    SLICE_X17Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<52>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X17Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<52>
    SLICE_X17Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X17Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
    SLICE_X17Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<51>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X17Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<51>
    SLICE_X17Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X17Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
    SLICE_X17Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<50>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X17Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<50>
    SLICE_X17Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X17Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
    SLICE_X17Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<49>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X17Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<49>
    SLICE_X17Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X17Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
    SLICE_X17Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<48>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X17Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<48>
    SLICE_X17Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X17Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
    SLICE_X17Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<47>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X17Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<47>
    SLICE_X17Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X17Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
    SLICE_X17Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<46>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X17Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<46>
    SLICE_X17Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X17Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
    SLICE_X17Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<45>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X17Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<45>
    SLICE_X17Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X17Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
    SLICE_X17Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<44>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X17Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<44>
    SLICE_X17Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X17Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
    SLICE_X17Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<43>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X17Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<43>
    SLICE_X17Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X17Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
    SLICE_X17Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<42>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X17Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<42>
    SLICE_X17Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X17Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
    SLICE_X17Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<41>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X17Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<41>
    SLICE_X17Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X17Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
    SLICE_X17Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<40>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X17Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<40>
    SLICE_X17Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X17Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
    SLICE_X17Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<39>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X17Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<39>
    SLICE_X17Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X17Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
    SLICE_X17Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<38>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X17Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<38>
    SLICE_X17Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X17Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
    SLICE_X17Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<37>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X17Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<37>
    SLICE_X17Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X17Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
    SLICE_X17Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<36>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X17Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<36>
    SLICE_X17Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X17Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
    SLICE_X17Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<35>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X17Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<35>
    SLICE_X17Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X17Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
    SLICE_X17Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<34>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X17Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<34>
    SLICE_X17Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X17Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
    SLICE_X17Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<33>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X17Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<33>
    SLICE_X17Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X17Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
    SLICE_X17Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<32>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X17Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<32>
    SLICE_X17Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X17Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
    SLICE_X17Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<31>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X17Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<31>
    SLICE_X17Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X17Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
    SLICE_X17Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<30>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X17Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<30>
    SLICE_X17Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X17Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
    SLICE_X17Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<29>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X17Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<29>
    SLICE_X17Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X17Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
    SLICE_X17Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<28>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X17Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<28>
    SLICE_X17Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X17Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
    SLICE_X17Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<27>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X17Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<27>
    SLICE_X17Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X17Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
    SLICE_X17Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<26>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X17Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<26>
    SLICE_X17Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X17Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
    SLICE_X17Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<25>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X17Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<25>
    SLICE_X17Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X17Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
    SLICE_X17Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<24>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X17Y68.C1      net (fanout=1)        0.984   sh/testPUF/puf_map/picn/puf4/i1<24>
    SLICE_X17Y68.C       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X17Y67.D1      net (fanout=1)        0.980   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
    SLICE_X17Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<23>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X17Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<23>
    SLICE_X17Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X17Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
    SLICE_X17Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<22>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X17Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<22>
    SLICE_X17Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X17Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
    SLICE_X17Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<21>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X17Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<21>
    SLICE_X17Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X17Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
    SLICE_X17Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<20>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X17Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<20>
    SLICE_X17Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X17Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
    SLICE_X17Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<19>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X17Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<19>
    SLICE_X17Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X17Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
    SLICE_X17Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<18>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X17Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<18>
    SLICE_X17Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X17Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
    SLICE_X17Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<17>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X17Y54.D1      net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf4/i1<17>
    SLICE_X17Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X17Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
    SLICE_X17Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<16>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X17Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<16>
    SLICE_X17Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X17Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
    SLICE_X17Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<15>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X17Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<15>
    SLICE_X17Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X17Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
    SLICE_X17Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<14>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X17Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<14>
    SLICE_X17Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X17Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
    SLICE_X17Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<13>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X17Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<13>
    SLICE_X17Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X17Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
    SLICE_X17Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<12>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X17Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<12>
    SLICE_X17Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X17Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
    SLICE_X17Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<11>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X17Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<11>
    SLICE_X17Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X17Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
    SLICE_X17Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<10>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X17Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<10>
    SLICE_X17Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X17Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
    SLICE_X17Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<9>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X17Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<9>
    SLICE_X17Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X17Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
    SLICE_X17Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<8>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X17Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<8>
    SLICE_X17Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X17Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
    SLICE_X17Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<7>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X17Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<7>
    SLICE_X17Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X17Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
    SLICE_X17Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<6>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X17Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<6>
    SLICE_X17Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X17Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
    SLICE_X17Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<5>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X17Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<5>
    SLICE_X17Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X17Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
    SLICE_X17Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<4>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X17Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<4>
    SLICE_X17Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X17Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
    SLICE_X17Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<3>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X17Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<3>
    SLICE_X17Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X17Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
    SLICE_X17Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<2>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X17Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<2>
    SLICE_X17Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X17Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
    SLICE_X17Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<1>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X17Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<1>
    SLICE_X17Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X17Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
    SLICE_X17Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.859ns (12.672ns logic, 133.187ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.755ns (Levels of Logic = 130)
  Clock Path Skew:      134.684ns (136.498 - 1.814)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.CQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X22Y114.D6     net (fanout=53)       4.637   sh/calibrate
    SLICE_X22Y114.D      Tilo                  0.094   sh/testPUF/puf_challenge<4>
                                                       sh/testPUF/puf_challenge<4>1
    SLICE_X18Y145.A5     net (fanout=2)        1.841   sh/testPUF/puf_challenge<4>
    SLICE_X18Y145.A      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<2>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<3>_lut<0>1
    SLICE_X17Y148.D3     net (fanout=120)      0.836   sh/testPUF/puf_map/actual_challenge<2>
    SLICE_X17Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X17Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/w
    SLICE_X17Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<63>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X17Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<63>
    SLICE_X17Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X17Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/w
    SLICE_X17Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<62>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X17Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<62>
    SLICE_X17Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X17Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/w
    SLICE_X17Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<61>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X17Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<61>
    SLICE_X17Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X17Y141.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/w
    SLICE_X17Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<60>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X17Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<60>
    SLICE_X17Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X17Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/w
    SLICE_X17Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<59>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X17Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<59>
    SLICE_X17Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X17Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/w
    SLICE_X17Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<58>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X17Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<58>
    SLICE_X17Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X17Y135.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/w
    SLICE_X17Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<57>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X17Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<57>
    SLICE_X17Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X17Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/w
    SLICE_X17Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<56>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X17Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<56>
    SLICE_X17Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X17Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/w
    SLICE_X17Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<55>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X17Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<55>
    SLICE_X17Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X17Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/w
    SLICE_X17Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<54>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X17Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<54>
    SLICE_X17Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X17Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/w
    SLICE_X17Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<53>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X17Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<53>
    SLICE_X17Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X17Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/w
    SLICE_X17Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<52>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X17Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<52>
    SLICE_X17Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X17Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/w
    SLICE_X17Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<51>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X17Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<51>
    SLICE_X17Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X17Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/w
    SLICE_X17Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<50>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X17Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<50>
    SLICE_X17Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X17Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/w
    SLICE_X17Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<49>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X17Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<49>
    SLICE_X17Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X17Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/w
    SLICE_X17Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<48>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X17Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<48>
    SLICE_X17Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X17Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/w
    SLICE_X17Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<47>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X17Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<47>
    SLICE_X17Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X17Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/w
    SLICE_X17Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<46>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X17Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<46>
    SLICE_X17Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X17Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/w
    SLICE_X17Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<45>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X17Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<45>
    SLICE_X17Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X17Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/w
    SLICE_X17Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<44>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X17Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<44>
    SLICE_X17Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X17Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/w
    SLICE_X17Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<43>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X17Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<43>
    SLICE_X17Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X17Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/w
    SLICE_X17Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<42>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X17Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<42>
    SLICE_X17Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X17Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/w
    SLICE_X17Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<41>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X17Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<41>
    SLICE_X17Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X17Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/w
    SLICE_X17Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<40>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X17Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<40>
    SLICE_X17Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X17Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/w
    SLICE_X17Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<39>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X17Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<39>
    SLICE_X17Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X17Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/w
    SLICE_X17Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<38>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X17Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<38>
    SLICE_X17Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X17Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/w
    SLICE_X17Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<37>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X17Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<37>
    SLICE_X17Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X17Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/w
    SLICE_X17Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<36>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X17Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<36>
    SLICE_X17Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X17Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/w
    SLICE_X17Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<35>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X17Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<35>
    SLICE_X17Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X17Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/w
    SLICE_X17Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<34>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X17Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<34>
    SLICE_X17Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X17Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/w
    SLICE_X17Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<33>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X17Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<33>
    SLICE_X17Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X17Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/w
    SLICE_X17Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<32>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X17Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<32>
    SLICE_X17Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X17Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/w
    SLICE_X17Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<31>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X17Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<31>
    SLICE_X17Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X17Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/w
    SLICE_X17Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<30>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X17Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<30>
    SLICE_X17Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X17Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/w
    SLICE_X17Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<29>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X17Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<29>
    SLICE_X17Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X17Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/w
    SLICE_X17Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<28>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X17Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<28>
    SLICE_X17Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X17Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/w
    SLICE_X17Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<27>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X17Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<27>
    SLICE_X17Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X17Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/w
    SLICE_X17Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<26>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X17Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<26>
    SLICE_X17Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X17Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/w
    SLICE_X17Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<25>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X17Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<25>
    SLICE_X17Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X17Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/w
    SLICE_X17Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<24>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X17Y68.C1      net (fanout=1)        0.984   sh/testPUF/puf_map/picn/puf4/i1<24>
    SLICE_X17Y68.C       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X17Y67.D1      net (fanout=1)        0.980   sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/w
    SLICE_X17Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<23>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X17Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<23>
    SLICE_X17Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X17Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/w
    SLICE_X17Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<22>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X17Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<22>
    SLICE_X17Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X17Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/w
    SLICE_X17Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<21>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X17Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<21>
    SLICE_X17Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X17Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/w
    SLICE_X17Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<20>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X17Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<20>
    SLICE_X17Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X17Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/w
    SLICE_X17Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<19>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X17Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<19>
    SLICE_X17Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X17Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/w
    SLICE_X17Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<18>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X17Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<18>
    SLICE_X17Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X17Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/w
    SLICE_X17Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<17>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X17Y54.D1      net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf4/i1<17>
    SLICE_X17Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X17Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/w
    SLICE_X17Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<16>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X17Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<16>
    SLICE_X17Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X17Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/w
    SLICE_X17Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<15>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X17Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<15>
    SLICE_X17Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X17Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/w
    SLICE_X17Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<14>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X17Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<14>
    SLICE_X17Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X17Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/w
    SLICE_X17Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<13>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X17Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<13>
    SLICE_X17Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X17Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/w
    SLICE_X17Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<12>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X17Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<12>
    SLICE_X17Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X17Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/w
    SLICE_X17Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<11>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X17Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<11>
    SLICE_X17Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X17Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/w
    SLICE_X17Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<10>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X17Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<10>
    SLICE_X17Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X17Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/w
    SLICE_X17Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<9>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X17Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<9>
    SLICE_X17Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X17Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/w
    SLICE_X17Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<8>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X17Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<8>
    SLICE_X17Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X17Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/w
    SLICE_X17Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<7>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X17Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<7>
    SLICE_X17Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X17Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/w
    SLICE_X17Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<6>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X17Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<6>
    SLICE_X17Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X17Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/w
    SLICE_X17Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<5>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X17Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/i1<5>
    SLICE_X17Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X17Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/w
    SLICE_X17Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<4>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X17Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<4>
    SLICE_X17Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X17Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/w
    SLICE_X17Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<3>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X17Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<3>
    SLICE_X17Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X17Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/w
    SLICE_X17Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<2>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X17Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<2>
    SLICE_X17Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X17Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/w
    SLICE_X17Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<1>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X17Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/i1<1>
    SLICE_X17Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X17Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/w
    SLICE_X17Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.755ns (12.672ns logic, 133.083ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf5/FDC1 (SLICE_X21Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (setup path):     -9.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.951ns (Levels of Logic = 130)
  Clock Path Skew:      134.579ns (136.393 - 1.814)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf5/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf5/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.CQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X20Y115.B6     net (fanout=53)       4.498   sh/calibrate
    SLICE_X20Y115.B      Tilo                  0.094   sh/testPUF/puf_challenge<6>
                                                       sh/testPUF/puf_challenge<6>1
    SLICE_X22Y145.D5     net (fanout=2)        1.856   sh/testPUF/puf_challenge<6>
    SLICE_X22Y145.D      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<3>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<4>_lut<0>1
    SLICE_X21Y148.D2     net (fanout=120)      1.182   sh/testPUF/puf_map/actual_challenge<3>
    SLICE_X21Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X21Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/w
    SLICE_X21Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<63>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X21Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<63>
    SLICE_X21Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X21Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/w
    SLICE_X21Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<62>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X21Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<62>
    SLICE_X21Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X21Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/w
    SLICE_X21Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<61>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X21Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<61>
    SLICE_X21Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X21Y141.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/w
    SLICE_X21Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<60>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X21Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<60>
    SLICE_X21Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X21Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/w
    SLICE_X21Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<59>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X21Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<59>
    SLICE_X21Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X21Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/w
    SLICE_X21Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<58>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X21Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<58>
    SLICE_X21Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X21Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/w
    SLICE_X21Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<57>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X21Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<57>
    SLICE_X21Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X21Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/w
    SLICE_X21Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<56>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X21Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<56>
    SLICE_X21Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X21Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/w
    SLICE_X21Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<55>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X21Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<55>
    SLICE_X21Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X21Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/w
    SLICE_X21Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<54>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X21Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<54>
    SLICE_X21Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X21Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/w
    SLICE_X21Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<53>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X21Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<53>
    SLICE_X21Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X21Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/w
    SLICE_X21Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<52>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X21Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<52>
    SLICE_X21Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X21Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/w
    SLICE_X21Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<51>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X21Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<51>
    SLICE_X21Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X21Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/w
    SLICE_X21Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<50>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X21Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<50>
    SLICE_X21Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X21Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/w
    SLICE_X21Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<49>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X21Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<49>
    SLICE_X21Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X21Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/w
    SLICE_X21Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<48>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X21Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<48>
    SLICE_X21Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X21Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/w
    SLICE_X21Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<47>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X21Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<47>
    SLICE_X21Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X21Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/w
    SLICE_X21Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<46>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X21Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<46>
    SLICE_X21Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X21Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/w
    SLICE_X21Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<45>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X21Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<45>
    SLICE_X21Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X21Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/w
    SLICE_X21Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<44>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X21Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<44>
    SLICE_X21Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X21Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/w
    SLICE_X21Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<43>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X21Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<43>
    SLICE_X21Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X21Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/w
    SLICE_X21Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<42>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X21Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<42>
    SLICE_X21Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X21Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/w
    SLICE_X21Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<41>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X21Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<41>
    SLICE_X21Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X21Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/w
    SLICE_X21Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<40>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X21Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<40>
    SLICE_X21Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X21Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/w
    SLICE_X21Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<39>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X21Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<39>
    SLICE_X21Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X21Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/w
    SLICE_X21Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<38>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X21Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<38>
    SLICE_X21Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X21Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/w
    SLICE_X21Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<37>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X21Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<37>
    SLICE_X21Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X21Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/w
    SLICE_X21Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<36>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X21Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<36>
    SLICE_X21Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X21Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/w
    SLICE_X21Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<35>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X21Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<35>
    SLICE_X21Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X21Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/w
    SLICE_X21Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<34>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X21Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<34>
    SLICE_X21Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X21Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/w
    SLICE_X21Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<33>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X21Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<33>
    SLICE_X21Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X21Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/w
    SLICE_X21Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<32>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X21Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<32>
    SLICE_X21Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X21Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/w
    SLICE_X21Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<31>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X21Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<31>
    SLICE_X21Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X21Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/w
    SLICE_X21Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<30>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X21Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<30>
    SLICE_X21Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X21Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/w
    SLICE_X21Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<29>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X21Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<29>
    SLICE_X21Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X21Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/w
    SLICE_X21Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<28>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X21Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<28>
    SLICE_X21Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X21Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/w
    SLICE_X21Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<27>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X21Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<27>
    SLICE_X21Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X21Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/w
    SLICE_X21Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<26>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X21Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<26>
    SLICE_X21Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X21Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/w
    SLICE_X21Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<25>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X21Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<25>
    SLICE_X21Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X21Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/w
    SLICE_X21Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<24>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X21Y68.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<24>
    SLICE_X21Y68.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X21Y67.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/w
    SLICE_X21Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<23>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X21Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<23>
    SLICE_X21Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X21Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/w
    SLICE_X21Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<22>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X21Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<22>
    SLICE_X21Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X21Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/w
    SLICE_X21Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<21>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X21Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<21>
    SLICE_X21Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X21Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/w
    SLICE_X21Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<20>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X21Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<20>
    SLICE_X21Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X21Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/w
    SLICE_X21Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<19>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X21Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<19>
    SLICE_X21Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X21Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/w
    SLICE_X21Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<18>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X21Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<18>
    SLICE_X21Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X21Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/w
    SLICE_X21Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<17>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X21Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<17>
    SLICE_X21Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X21Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/w
    SLICE_X21Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<16>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X21Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<16>
    SLICE_X21Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X21Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/w
    SLICE_X21Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<15>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X21Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<15>
    SLICE_X21Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X21Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/w
    SLICE_X21Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<14>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X21Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<14>
    SLICE_X21Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X21Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/w
    SLICE_X21Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<13>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X21Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<13>
    SLICE_X21Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X21Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/w
    SLICE_X21Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<12>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X21Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<12>
    SLICE_X21Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X21Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/w
    SLICE_X21Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<11>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X21Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<11>
    SLICE_X21Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X21Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/w
    SLICE_X21Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<10>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X21Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<10>
    SLICE_X21Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X21Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/w
    SLICE_X21Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<9>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X21Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<9>
    SLICE_X21Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X21Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/w
    SLICE_X21Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<8>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X21Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<8>
    SLICE_X21Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X21Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/w
    SLICE_X21Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<7>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X21Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<7>
    SLICE_X21Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X21Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/w
    SLICE_X21Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<6>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X21Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<6>
    SLICE_X21Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X21Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/w
    SLICE_X21Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<5>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X21Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<5>
    SLICE_X21Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X21Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/w
    SLICE_X21Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<4>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X21Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<4>
    SLICE_X21Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X21Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/w
    SLICE_X21Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<3>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X21Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<3>
    SLICE_X21Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X21Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/w
    SLICE_X21Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<2>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X21Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<2>
    SLICE_X21Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X21Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/w
    SLICE_X21Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<1>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X21Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<1>
    SLICE_X21Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X21Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/w
    SLICE_X21Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<0>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X21Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf5/i1<0>
    SLICE_X21Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.951ns (12.672ns logic, 133.279ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.722ns (Levels of Logic = 130)
  Clock Path Skew:      134.579ns (136.393 - 1.814)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf5/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf5/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.CQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X20Y115.B6     net (fanout=53)       4.498   sh/calibrate
    SLICE_X20Y115.B      Tilo                  0.094   sh/testPUF/puf_challenge<6>
                                                       sh/testPUF/puf_challenge<6>1
    SLICE_X22Y145.D5     net (fanout=2)        1.856   sh/testPUF/puf_challenge<6>
    SLICE_X22Y145.D      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<3>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<4>_lut<0>1
    SLICE_X21Y148.D4     net (fanout=120)      0.953   sh/testPUF/puf_map/actual_challenge<3>
    SLICE_X21Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X21Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/w
    SLICE_X21Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<63>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X21Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<63>
    SLICE_X21Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X21Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/w
    SLICE_X21Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<62>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X21Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<62>
    SLICE_X21Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X21Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/w
    SLICE_X21Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<61>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X21Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<61>
    SLICE_X21Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X21Y141.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/w
    SLICE_X21Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<60>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X21Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<60>
    SLICE_X21Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X21Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/w
    SLICE_X21Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<59>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X21Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<59>
    SLICE_X21Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X21Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/w
    SLICE_X21Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<58>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X21Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<58>
    SLICE_X21Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X21Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/w
    SLICE_X21Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<57>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X21Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<57>
    SLICE_X21Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X21Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/w
    SLICE_X21Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<56>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X21Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<56>
    SLICE_X21Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X21Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/w
    SLICE_X21Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<55>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X21Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<55>
    SLICE_X21Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X21Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/w
    SLICE_X21Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<54>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X21Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<54>
    SLICE_X21Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X21Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/w
    SLICE_X21Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<53>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X21Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<53>
    SLICE_X21Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X21Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/w
    SLICE_X21Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<52>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X21Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<52>
    SLICE_X21Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X21Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/w
    SLICE_X21Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<51>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X21Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<51>
    SLICE_X21Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X21Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/w
    SLICE_X21Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<50>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X21Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<50>
    SLICE_X21Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X21Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/w
    SLICE_X21Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<49>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X21Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<49>
    SLICE_X21Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X21Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/w
    SLICE_X21Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<48>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X21Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<48>
    SLICE_X21Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X21Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/w
    SLICE_X21Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<47>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X21Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<47>
    SLICE_X21Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X21Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/w
    SLICE_X21Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<46>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X21Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<46>
    SLICE_X21Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X21Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/w
    SLICE_X21Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<45>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X21Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<45>
    SLICE_X21Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X21Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/w
    SLICE_X21Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<44>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X21Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<44>
    SLICE_X21Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X21Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/w
    SLICE_X21Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<43>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X21Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<43>
    SLICE_X21Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X21Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/w
    SLICE_X21Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<42>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X21Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<42>
    SLICE_X21Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X21Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/w
    SLICE_X21Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<41>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X21Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<41>
    SLICE_X21Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X21Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/w
    SLICE_X21Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<40>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X21Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<40>
    SLICE_X21Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X21Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/w
    SLICE_X21Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<39>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X21Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<39>
    SLICE_X21Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X21Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/w
    SLICE_X21Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<38>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X21Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<38>
    SLICE_X21Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X21Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/w
    SLICE_X21Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<37>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X21Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<37>
    SLICE_X21Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X21Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/w
    SLICE_X21Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<36>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X21Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<36>
    SLICE_X21Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X21Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/w
    SLICE_X21Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<35>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X21Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<35>
    SLICE_X21Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X21Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/w
    SLICE_X21Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<34>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X21Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<34>
    SLICE_X21Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X21Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/w
    SLICE_X21Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<33>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X21Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<33>
    SLICE_X21Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X21Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/w
    SLICE_X21Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<32>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X21Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<32>
    SLICE_X21Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X21Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/w
    SLICE_X21Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<31>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X21Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<31>
    SLICE_X21Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X21Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/w
    SLICE_X21Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<30>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X21Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<30>
    SLICE_X21Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X21Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/w
    SLICE_X21Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<29>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X21Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<29>
    SLICE_X21Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X21Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/w
    SLICE_X21Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<28>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X21Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<28>
    SLICE_X21Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X21Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/w
    SLICE_X21Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<27>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X21Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<27>
    SLICE_X21Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X21Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/w
    SLICE_X21Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<26>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X21Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<26>
    SLICE_X21Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X21Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/w
    SLICE_X21Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<25>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X21Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<25>
    SLICE_X21Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X21Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/w
    SLICE_X21Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<24>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X21Y68.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<24>
    SLICE_X21Y68.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X21Y67.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/w
    SLICE_X21Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<23>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X21Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<23>
    SLICE_X21Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X21Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/w
    SLICE_X21Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<22>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X21Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<22>
    SLICE_X21Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X21Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/w
    SLICE_X21Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<21>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X21Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<21>
    SLICE_X21Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X21Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/w
    SLICE_X21Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<20>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X21Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<20>
    SLICE_X21Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X21Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/w
    SLICE_X21Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<19>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X21Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<19>
    SLICE_X21Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X21Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/w
    SLICE_X21Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<18>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X21Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<18>
    SLICE_X21Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X21Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/w
    SLICE_X21Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<17>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X21Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<17>
    SLICE_X21Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X21Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/w
    SLICE_X21Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<16>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X21Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<16>
    SLICE_X21Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X21Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/w
    SLICE_X21Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<15>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X21Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<15>
    SLICE_X21Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X21Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/w
    SLICE_X21Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<14>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X21Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<14>
    SLICE_X21Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X21Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/w
    SLICE_X21Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<13>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X21Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<13>
    SLICE_X21Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X21Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/w
    SLICE_X21Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<12>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X21Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<12>
    SLICE_X21Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X21Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/w
    SLICE_X21Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<11>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X21Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<11>
    SLICE_X21Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X21Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/w
    SLICE_X21Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<10>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X21Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<10>
    SLICE_X21Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X21Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/w
    SLICE_X21Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<9>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X21Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<9>
    SLICE_X21Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X21Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/w
    SLICE_X21Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<8>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X21Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<8>
    SLICE_X21Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X21Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/w
    SLICE_X21Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<7>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X21Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<7>
    SLICE_X21Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X21Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/w
    SLICE_X21Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<6>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X21Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<6>
    SLICE_X21Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X21Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/w
    SLICE_X21Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<5>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X21Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<5>
    SLICE_X21Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X21Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/w
    SLICE_X21Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<4>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X21Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<4>
    SLICE_X21Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X21Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/w
    SLICE_X21Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<3>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X21Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<3>
    SLICE_X21Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X21Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/w
    SLICE_X21Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<2>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X21Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<2>
    SLICE_X21Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X21Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/w
    SLICE_X21Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<1>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X21Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<1>
    SLICE_X21Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X21Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/w
    SLICE_X21Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<0>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X21Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf5/i1<0>
    SLICE_X21Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.722ns (12.672ns logic, 133.050ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -9.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/calibrate (FF)
  Destination:          sh/testPUF/puf_map/picn/puf5/FDC1 (FF)
  Requirement:          1.962ns
  Data Path Delay:      145.618ns (Levels of Logic = 130)
  Clock Path Skew:      134.579ns (136.393 - 1.814)
  Source Clock:         clk_user_interface rising at 123.648ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf5/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/calibrate to sh/testPUF/puf_map/picn/puf5/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y58.CQ      Tcko                  0.450   sh/calibrate
                                                       sh/calibrate
    SLICE_X20Y115.B6     net (fanout=53)       4.498   sh/calibrate
    SLICE_X20Y115.B      Tilo                  0.094   sh/testPUF/puf_challenge<6>
                                                       sh/testPUF/puf_challenge<6>1
    SLICE_X22Y145.D5     net (fanout=2)        1.856   sh/testPUF/puf_challenge<6>
    SLICE_X22Y145.D      Tilo                  0.094   sh/testPUF/puf_map/actual_challenge<3>
                                                       sh/testPUF/puf_map/pin/Madd_os_dataOut<4>_lut<0>1
    SLICE_X21Y148.D3     net (fanout=120)      0.849   sh/testPUF/puf_map/actual_challenge<3>
    SLICE_X21Y148.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/LUT6_inst_1
    SLICE_X21Y147.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/w
    SLICE_X21Y147.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<63>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[63]/pdl_top/LUT6_inst_0
    SLICE_X21Y146.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<63>
    SLICE_X21Y146.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/LUT6_inst_1
    SLICE_X21Y145.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/w
    SLICE_X21Y145.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<62>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[62]/pdl_top/LUT6_inst_0
    SLICE_X21Y144.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<62>
    SLICE_X21Y144.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/LUT6_inst_1
    SLICE_X21Y143.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/w
    SLICE_X21Y143.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<61>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[61]/pdl_top/LUT6_inst_0
    SLICE_X21Y142.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<61>
    SLICE_X21Y142.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/LUT6_inst_1
    SLICE_X21Y141.D1     net (fanout=1)        1.023   sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/w
    SLICE_X21Y141.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<60>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[60]/pdl_top/LUT6_inst_0
    SLICE_X21Y140.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<60>
    SLICE_X21Y140.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/LUT6_inst_1
    SLICE_X21Y139.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/w
    SLICE_X21Y139.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<59>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[59]/pdl_top/LUT6_inst_0
    SLICE_X21Y138.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<59>
    SLICE_X21Y138.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/LUT6_inst_1
    SLICE_X21Y137.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/w
    SLICE_X21Y137.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<58>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[58]/pdl_top/LUT6_inst_0
    SLICE_X21Y136.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<58>
    SLICE_X21Y136.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/LUT6_inst_1
    SLICE_X21Y135.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/w
    SLICE_X21Y135.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<57>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[57]/pdl_top/LUT6_inst_0
    SLICE_X21Y134.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<57>
    SLICE_X21Y134.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/LUT6_inst_1
    SLICE_X21Y133.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/w
    SLICE_X21Y133.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<56>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[56]/pdl_top/LUT6_inst_0
    SLICE_X21Y132.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<56>
    SLICE_X21Y132.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/LUT6_inst_1
    SLICE_X21Y131.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/w
    SLICE_X21Y131.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<55>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[55]/pdl_top/LUT6_inst_0
    SLICE_X21Y130.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<55>
    SLICE_X21Y130.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/LUT6_inst_1
    SLICE_X21Y129.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/w
    SLICE_X21Y129.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<54>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[54]/pdl_top/LUT6_inst_0
    SLICE_X21Y128.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<54>
    SLICE_X21Y128.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/LUT6_inst_1
    SLICE_X21Y127.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/w
    SLICE_X21Y127.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<53>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[53]/pdl_top/LUT6_inst_0
    SLICE_X21Y126.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<53>
    SLICE_X21Y126.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/LUT6_inst_1
    SLICE_X21Y125.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/w
    SLICE_X21Y125.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<52>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[52]/pdl_top/LUT6_inst_0
    SLICE_X21Y124.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<52>
    SLICE_X21Y124.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/LUT6_inst_1
    SLICE_X21Y123.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/w
    SLICE_X21Y123.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<51>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[51]/pdl_top/LUT6_inst_0
    SLICE_X21Y122.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<51>
    SLICE_X21Y122.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/LUT6_inst_1
    SLICE_X21Y121.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/w
    SLICE_X21Y121.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<50>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[50]/pdl_top/LUT6_inst_0
    SLICE_X21Y120.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<50>
    SLICE_X21Y120.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/LUT6_inst_1
    SLICE_X21Y119.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/w
    SLICE_X21Y119.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<49>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[49]/pdl_top/LUT6_inst_0
    SLICE_X21Y118.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<49>
    SLICE_X21Y118.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/LUT6_inst_1
    SLICE_X21Y117.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/w
    SLICE_X21Y117.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<48>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[48]/pdl_top/LUT6_inst_0
    SLICE_X21Y116.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<48>
    SLICE_X21Y116.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/LUT6_inst_1
    SLICE_X21Y115.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/w
    SLICE_X21Y115.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<47>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[47]/pdl_top/LUT6_inst_0
    SLICE_X21Y114.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<47>
    SLICE_X21Y114.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/LUT6_inst_1
    SLICE_X21Y113.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/w
    SLICE_X21Y113.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<46>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[46]/pdl_top/LUT6_inst_0
    SLICE_X21Y112.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<46>
    SLICE_X21Y112.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/LUT6_inst_1
    SLICE_X21Y111.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/w
    SLICE_X21Y111.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<45>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[45]/pdl_top/LUT6_inst_0
    SLICE_X21Y110.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<45>
    SLICE_X21Y110.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/LUT6_inst_1
    SLICE_X21Y109.D1     net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/w
    SLICE_X21Y109.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<44>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[44]/pdl_top/LUT6_inst_0
    SLICE_X21Y108.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<44>
    SLICE_X21Y108.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/LUT6_inst_1
    SLICE_X21Y107.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/w
    SLICE_X21Y107.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<43>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[43]/pdl_top/LUT6_inst_0
    SLICE_X21Y106.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<43>
    SLICE_X21Y106.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/LUT6_inst_1
    SLICE_X21Y105.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/w
    SLICE_X21Y105.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<42>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[42]/pdl_top/LUT6_inst_0
    SLICE_X21Y104.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<42>
    SLICE_X21Y104.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/LUT6_inst_1
    SLICE_X21Y103.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/w
    SLICE_X21Y103.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<41>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[41]/pdl_top/LUT6_inst_0
    SLICE_X21Y102.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<41>
    SLICE_X21Y102.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/LUT6_inst_1
    SLICE_X21Y101.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/w
    SLICE_X21Y101.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<40>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[40]/pdl_top/LUT6_inst_0
    SLICE_X21Y100.D1     net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<40>
    SLICE_X21Y100.D      Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/LUT6_inst_1
    SLICE_X21Y99.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/w
    SLICE_X21Y99.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<39>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[39]/pdl_top/LUT6_inst_0
    SLICE_X21Y98.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<39>
    SLICE_X21Y98.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/LUT6_inst_1
    SLICE_X21Y97.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/w
    SLICE_X21Y97.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<38>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[38]/pdl_top/LUT6_inst_0
    SLICE_X21Y96.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<38>
    SLICE_X21Y96.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/LUT6_inst_1
    SLICE_X21Y95.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/w
    SLICE_X21Y95.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<37>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[37]/pdl_top/LUT6_inst_0
    SLICE_X21Y94.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<37>
    SLICE_X21Y94.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/LUT6_inst_1
    SLICE_X21Y93.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/w
    SLICE_X21Y93.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<36>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[36]/pdl_top/LUT6_inst_0
    SLICE_X21Y92.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<36>
    SLICE_X21Y92.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/LUT6_inst_1
    SLICE_X21Y91.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/w
    SLICE_X21Y91.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<35>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[35]/pdl_top/LUT6_inst_0
    SLICE_X21Y90.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<35>
    SLICE_X21Y90.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/LUT6_inst_1
    SLICE_X21Y89.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/w
    SLICE_X21Y89.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<34>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[34]/pdl_top/LUT6_inst_0
    SLICE_X21Y88.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<34>
    SLICE_X21Y88.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/LUT6_inst_1
    SLICE_X21Y87.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/w
    SLICE_X21Y87.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<33>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[33]/pdl_top/LUT6_inst_0
    SLICE_X21Y86.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<33>
    SLICE_X21Y86.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/LUT6_inst_1
    SLICE_X21Y85.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/w
    SLICE_X21Y85.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<32>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[32]/pdl_top/LUT6_inst_0
    SLICE_X21Y84.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<32>
    SLICE_X21Y84.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/LUT6_inst_1
    SLICE_X21Y83.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/w
    SLICE_X21Y83.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<31>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[31]/pdl_top/LUT6_inst_0
    SLICE_X21Y82.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<31>
    SLICE_X21Y82.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/LUT6_inst_1
    SLICE_X21Y81.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/w
    SLICE_X21Y81.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<30>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[30]/pdl_top/LUT6_inst_0
    SLICE_X21Y80.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<30>
    SLICE_X21Y80.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/LUT6_inst_1
    SLICE_X21Y79.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/w
    SLICE_X21Y79.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<29>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[29]/pdl_top/LUT6_inst_0
    SLICE_X21Y78.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<29>
    SLICE_X21Y78.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/LUT6_inst_1
    SLICE_X21Y77.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/w
    SLICE_X21Y77.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<28>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[28]/pdl_top/LUT6_inst_0
    SLICE_X21Y76.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<28>
    SLICE_X21Y76.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/LUT6_inst_1
    SLICE_X21Y75.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/w
    SLICE_X21Y75.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<27>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[27]/pdl_top/LUT6_inst_0
    SLICE_X21Y74.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<27>
    SLICE_X21Y74.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/LUT6_inst_1
    SLICE_X21Y73.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/w
    SLICE_X21Y73.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<26>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[26]/pdl_top/LUT6_inst_0
    SLICE_X21Y72.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<26>
    SLICE_X21Y72.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/LUT6_inst_1
    SLICE_X21Y71.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/w
    SLICE_X21Y71.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<25>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[25]/pdl_top/LUT6_inst_0
    SLICE_X21Y70.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<25>
    SLICE_X21Y70.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/LUT6_inst_1
    SLICE_X21Y69.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/w
    SLICE_X21Y69.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<24>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[24]/pdl_top/LUT6_inst_0
    SLICE_X21Y68.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<24>
    SLICE_X21Y68.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/LUT6_inst_1
    SLICE_X21Y67.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/w
    SLICE_X21Y67.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<23>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[23]/pdl_top/LUT6_inst_0
    SLICE_X21Y66.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<23>
    SLICE_X21Y66.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/LUT6_inst_1
    SLICE_X21Y65.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/w
    SLICE_X21Y65.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<22>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[22]/pdl_top/LUT6_inst_0
    SLICE_X21Y64.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<22>
    SLICE_X21Y64.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/LUT6_inst_1
    SLICE_X21Y63.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/w
    SLICE_X21Y63.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<21>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[21]/pdl_top/LUT6_inst_0
    SLICE_X21Y62.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<21>
    SLICE_X21Y62.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/LUT6_inst_1
    SLICE_X21Y61.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/w
    SLICE_X21Y61.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<20>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[20]/pdl_top/LUT6_inst_0
    SLICE_X21Y60.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<20>
    SLICE_X21Y60.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/LUT6_inst_1
    SLICE_X21Y59.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/w
    SLICE_X21Y59.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<19>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[19]/pdl_top/LUT6_inst_0
    SLICE_X21Y58.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<19>
    SLICE_X21Y58.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/LUT6_inst_1
    SLICE_X21Y57.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/w
    SLICE_X21Y57.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<18>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[18]/pdl_top/LUT6_inst_0
    SLICE_X21Y56.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<18>
    SLICE_X21Y56.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/LUT6_inst_1
    SLICE_X21Y55.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/w
    SLICE_X21Y55.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<17>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[17]/pdl_top/LUT6_inst_0
    SLICE_X21Y54.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<17>
    SLICE_X21Y54.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/LUT6_inst_1
    SLICE_X21Y53.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/w
    SLICE_X21Y53.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<16>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[16]/pdl_top/LUT6_inst_0
    SLICE_X21Y52.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<16>
    SLICE_X21Y52.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/LUT6_inst_1
    SLICE_X21Y51.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/w
    SLICE_X21Y51.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<15>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[15]/pdl_top/LUT6_inst_0
    SLICE_X21Y50.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<15>
    SLICE_X21Y50.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/LUT6_inst_1
    SLICE_X21Y49.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/w
    SLICE_X21Y49.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<14>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[14]/pdl_top/LUT6_inst_0
    SLICE_X21Y48.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<14>
    SLICE_X21Y48.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/LUT6_inst_1
    SLICE_X21Y47.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/w
    SLICE_X21Y47.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<13>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[13]/pdl_top/LUT6_inst_0
    SLICE_X21Y46.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<13>
    SLICE_X21Y46.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/LUT6_inst_1
    SLICE_X21Y45.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/w
    SLICE_X21Y45.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<12>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[12]/pdl_top/LUT6_inst_0
    SLICE_X21Y44.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<12>
    SLICE_X21Y44.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/LUT6_inst_1
    SLICE_X21Y43.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/w
    SLICE_X21Y43.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<11>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[11]/pdl_top/LUT6_inst_0
    SLICE_X21Y42.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<11>
    SLICE_X21Y42.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/LUT6_inst_1
    SLICE_X21Y41.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/w
    SLICE_X21Y41.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<10>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[10]/pdl_top/LUT6_inst_0
    SLICE_X21Y40.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<10>
    SLICE_X21Y40.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/LUT6_inst_1
    SLICE_X21Y39.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/w
    SLICE_X21Y39.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<9>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[9]/pdl_top/LUT6_inst_0
    SLICE_X21Y38.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<9>
    SLICE_X21Y38.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/LUT6_inst_1
    SLICE_X21Y37.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/w
    SLICE_X21Y37.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<8>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[8]/pdl_top/LUT6_inst_0
    SLICE_X21Y36.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<8>
    SLICE_X21Y36.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/LUT6_inst_1
    SLICE_X21Y35.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/w
    SLICE_X21Y35.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<7>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[7]/pdl_top/LUT6_inst_0
    SLICE_X21Y34.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<7>
    SLICE_X21Y34.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/LUT6_inst_1
    SLICE_X21Y33.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/w
    SLICE_X21Y33.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<6>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[6]/pdl_top/LUT6_inst_0
    SLICE_X21Y32.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<6>
    SLICE_X21Y32.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/LUT6_inst_1
    SLICE_X21Y31.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/w
    SLICE_X21Y31.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<5>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[5]/pdl_top/LUT6_inst_0
    SLICE_X21Y30.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/i1<5>
    SLICE_X21Y30.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/LUT6_inst_1
    SLICE_X21Y29.D1      net (fanout=1)        0.991   sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/w
    SLICE_X21Y29.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<4>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[4]/pdl_top/LUT6_inst_0
    SLICE_X21Y28.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<4>
    SLICE_X21Y28.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/LUT6_inst_1
    SLICE_X21Y27.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/w
    SLICE_X21Y27.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<3>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[3]/pdl_top/LUT6_inst_0
    SLICE_X21Y26.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<3>
    SLICE_X21Y26.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/LUT6_inst_1
    SLICE_X21Y25.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/w
    SLICE_X21Y25.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<2>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[2]/pdl_top/LUT6_inst_0
    SLICE_X21Y24.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<2>
    SLICE_X21Y24.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/LUT6_inst_1
    SLICE_X21Y23.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/w
    SLICE_X21Y23.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<1>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[1]/pdl_top/LUT6_inst_0
    SLICE_X21Y22.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/i1<1>
    SLICE_X21Y22.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/w
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_1
    SLICE_X21Y21.D1      net (fanout=1)        0.987   sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/w
    SLICE_X21Y21.D       Tilo                  0.094   sh/testPUF/puf_map/picn/puf5/i1<0>
                                                       sh/testPUF/puf_map/picn/puf5/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X21Y20.DX      net (fanout=1)        0.310   sh/testPUF/puf_map/picn/puf5/i1<0>
    SLICE_X21Y20.CLK     Tdick                 0.002   sh/testPUF/puf_map/picn/puf5/puf_out
                                                       sh/testPUF/puf_map/picn/puf5/FDC1
    -------------------------------------------------  ---------------------------
    Total                                    145.618ns (12.672ns logic, 132.946ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf3/FDC1 (SLICE_X13Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.713ns (Levels of Logic = 1)
  Clock Path Skew:      144.912ns (146.644 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D5      net (fanout=60)       1.127   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.301ns logic, 1.412ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      1.797ns (Levels of Logic = 1)
  Clock Path Skew:      144.912ns (146.644 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D6      net (fanout=60)       1.211   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      1.797ns (0.301ns logic, 1.496ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.247ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf3/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.003ns (Levels of Logic = 1)
  Clock Path Skew:      144.912ns (146.644 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf3/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf3/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X13Y21.D4      net (fanout=60)       1.417   sh/challenge_0_0
    SLICE_X13Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf3/i1<0>
                                                       sh/testPUF/puf_map/picn/puf3/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X13Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf3/i1<0>
    SLICE_X13Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf3/puf_out
                                                       sh/testPUF/puf_map/picn/puf3/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.301ns logic, 1.702ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf4/FDC1 (SLICE_X17Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.080ns (Levels of Logic = 1)
  Clock Path Skew:      145.088ns (146.820 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D6      net (fanout=60)       1.494   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.080ns (0.301ns logic, 1.779ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.262ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.164ns (Levels of Logic = 1)
  Clock Path Skew:      145.088ns (146.820 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D5      net (fanout=60)       1.578   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.164ns (0.301ns logic, 1.863ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf4/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.285ns (Levels of Logic = 1)
  Clock Path Skew:      145.088ns (146.820 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf4/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf4/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X17Y21.D4      net (fanout=60)       1.699   sh/challenge_0_0
    SLICE_X17Y21.D       Tilo                  0.087   sh/testPUF/puf_map/picn/puf4/i1<0>
                                                       sh/testPUF/puf_map/picn/puf4/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X17Y20.DX      net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf4/i1<0>
    SLICE_X17Y20.CLK     Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf4/puf_out
                                                       sh/testPUF/puf_map/picn/puf4/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.285ns (0.301ns logic, 1.984ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/puf_map/picn/puf1/FDC1 (SLICE_X5Y20.DX), 2152 paths
--------------------------------------------------------------------------------
Slack (hold path):      -139.292ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.006ns (Levels of Logic = 1)
  Clock Path Skew:      144.960ns (146.692 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D5       net (fanout=60)       1.420   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (0.301ns logic, 1.705ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.091ns (Levels of Logic = 1)
  Clock Path Skew:      144.960ns (146.692 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D6       net (fanout=60)       1.505   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.301ns logic, 1.790ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -139.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/challenge_0_0 (FF)
  Destination:          sh/testPUF/puf_map/picn/puf1/FDC1 (FF)
  Requirement:          3.926ns
  Data Path Delay:      2.296ns (Levels of Logic = 1)
  Clock Path Skew:      144.960ns (146.692 - 1.732)
  Source Clock:         clk_user_interface rising at 129.536ns
  Destination Clock:    sh/testPUF/puf_map/picn/puf1/i2<0> rising at 125.610ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/challenge_0_0 to sh/testPUF/puf_map/picn/puf1/FDC1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y41.AQ      Tcko                  0.433   sh/challenge_0_3
                                                       sh/challenge_0_0
    SLICE_X5Y21.D4       net (fanout=60)       1.710   sh/challenge_0_0
    SLICE_X5Y21.D        Tilo                  0.087   sh/testPUF/puf_map/picn/puf1/i1<0>
                                                       sh/testPUF/puf_map/picn/puf1/sarray[0]/pdl_top/LUT6_inst_0
    SLICE_X5Y20.DX       net (fanout=1)        0.285   sh/testPUF/puf_map/picn/puf1/i1<0>
    SLICE_X5Y20.CLK      Tckdi       (-Th)     0.219   sh/testPUF/puf_map/picn/puf1/puf_out
                                                       sh/testPUF/puf_map/picn/puf1/FDC1
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.301ns logic, 1.995ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y4.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 51242 paths analyzed, 1893 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.711ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_2 (SLICE_X40Y45.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.791ns (Levels of Logic = 2)
  Clock Path Skew:      0.631ns (2.618 - 1.987)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.CQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X42Y42.B4      net (fanout=36)       2.767   sh/testPUF/test_data
    SLICE_X42Y42.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X42Y42.A5      net (fanout=2)        0.258   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X42Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.SR      net (fanout=1)        0.584   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.CLK     Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (1.182ns logic, 3.609ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.529ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.500 - 0.531)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X43Y41.D1      net (fanout=5)        0.868   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X43Y41.D       Tilo                  0.094   N87
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X42Y42.A1      net (fanout=1)        0.874   N87
    SLICE_X42Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.SR      net (fanout=1)        0.584   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.CLK     Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (1.203ns logic, 2.326ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_2 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.500 - 0.531)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X43Y41.D3      net (fanout=5)        0.612   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X43Y41.D       Tilo                  0.094   N87
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X42Y42.A1      net (fanout=1)        0.874   N87
    SLICE_X42Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.SR      net (fanout=1)        0.584   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.CLK     Tsrck                 0.544   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_2
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.203ns logic, 2.070ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_run_1 (SLICE_X40Y45.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.788ns (Levels of Logic = 2)
  Clock Path Skew:      0.631ns (2.618 - 1.987)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.CQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X42Y42.B4      net (fanout=36)       2.767   sh/testPUF/test_data
    SLICE_X42Y42.B       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/count_run_or00001
    SLICE_X42Y42.A5      net (fanout=2)        0.258   sh/testPUF/NIST/test4/count_run_or0000
    SLICE_X42Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.SR      net (fanout=1)        0.584   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.CLK     Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      4.788ns (1.179ns logic, 3.609ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_5 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.500 - 0.531)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_5 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_5
    SLICE_X43Y41.D1      net (fanout=5)        0.868   sh/testPUF/NIST/test4/count_bits0<5>
    SLICE_X43Y41.D       Tilo                  0.094   N87
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X42Y42.A1      net (fanout=1)        0.874   N87
    SLICE_X42Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.SR      net (fanout=1)        0.584   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.CLK     Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.200ns logic, 2.326ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     122.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test4/count_bits0_4 (FF)
  Destination:          sh/testPUF/NIST/test4/count_run_1 (FF)
  Requirement:          125.610ns
  Data Path Delay:      3.270ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.500 - 0.531)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test4/count_bits0_4 to sh/testPUF/NIST/test4/count_run_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.471   sh/testPUF/NIST/test4/count_bits0<7>
                                                       sh/testPUF/NIST/test4/count_bits0_4
    SLICE_X43Y41.D3      net (fanout=5)        0.612   sh/testPUF/NIST/test4/count_bits0<4>
    SLICE_X43Y41.D       Tilo                  0.094   N87
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val_SW0
    SLICE_X42Y42.A1      net (fanout=1)        0.874   N87
    SLICE_X42Y42.A       Tilo                  0.094   sh/testPUF/NIST/test4/count_run_or0000
                                                       sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.SR      net (fanout=1)        0.584   sh/testPUF/NIST/test4/Mcount_count_run_val
    SLICE_X40Y45.CLK     Tsrck                 0.541   sh/testPUF/NIST/test4/count_run<2>
                                                       sh/testPUF/NIST/test4/count_run_1
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.200ns logic, 2.070ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/cum_sum_9 (SLICE_X33Y10.DX), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     58.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_9 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.829ns (Levels of Logic = 1)
  Clock Path Skew:      0.777ns (2.764 - 1.987)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test13/cum_sum_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.CQ      Tcko                  0.450   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X31Y7.B1       net (fanout=36)       2.839   sh/testPUF/test_data
    SLICE_X31Y7.B        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<14>
                                                       sh/testPUF/NIST/test13/cum_sum_and00001
    SLICE_X33Y10.DX      net (fanout=4)        0.860   sh/testPUF/NIST/test13/cum_sum_and0000
    SLICE_X33Y10.CLK     Tsrck                 0.586   sh/testPUF/NIST/test13/cum_sum<11>
                                                       sh/testPUF/NIST/test13/cum_sum_9
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.130ns logic, 3.699ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     120.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test13/count_bits1_6 (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_9 (FF)
  Requirement:          125.610ns
  Data Path Delay:      4.367ns (Levels of Logic = 4)
  Clock Path Skew:      -0.097ns (0.515 - 0.612)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test13/count_bits1_6 to sh/testPUF/NIST/test13/cum_sum_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y4.CQ       Tcko                  0.450   sh/testPUF/NIST/test13/count_bits1<7>
                                                       sh/testPUF/NIST/test13/count_bits1_6
    SLICE_X31Y6.B1       net (fanout=2)        0.865   sh/testPUF/NIST/test13/count_bits1<6>
    SLICE_X31Y6.B        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<3>
                                                       sh/testPUF/NIST/test13/cum_sum_cmp_eq000033
    SLICE_X31Y6.A5       net (fanout=1)        0.224   sh/testPUF/NIST/test13/cum_sum_cmp_eq000033
    SLICE_X31Y6.A        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<3>
                                                       sh/testPUF/NIST/test13/cum_sum_cmp_eq000065_SW0
    SLICE_X31Y7.A1       net (fanout=1)        0.859   N1113
    SLICE_X31Y7.A        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<14>
                                                       sh/testPUF/NIST/test13/cum_sum_cmp_eq000065
    SLICE_X31Y7.B6       net (fanout=3)        0.147   sh/testPUF/NIST/test13/cum_sum_cmp_eq0000
    SLICE_X31Y7.B        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<14>
                                                       sh/testPUF/NIST/test13/cum_sum_and00001
    SLICE_X33Y10.DX      net (fanout=4)        0.860   sh/testPUF/NIST/test13/cum_sum_and0000
    SLICE_X33Y10.CLK     Tsrck                 0.586   sh/testPUF/NIST/test13/cum_sum<11>
                                                       sh/testPUF/NIST/test13/cum_sum_9
    -------------------------------------------------  ---------------------------
    Total                                      4.367ns (1.412ns logic, 2.955ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     121.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test13/count_bits1_14 (FF)
  Destination:          sh/testPUF/NIST/test13/cum_sum_9 (FF)
  Requirement:          125.610ns
  Data Path Delay:      4.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.083ns (0.515 - 0.598)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test13/count_bits1_14 to sh/testPUF/NIST/test13/cum_sum_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.CQ       Tcko                  0.450   sh/testPUF/NIST/test13/count_bits1<14>
                                                       sh/testPUF/NIST/test13/count_bits1_14
    SLICE_X31Y6.B2       net (fanout=2)        0.731   sh/testPUF/NIST/test13/count_bits1<14>
    SLICE_X31Y6.B        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<3>
                                                       sh/testPUF/NIST/test13/cum_sum_cmp_eq000033
    SLICE_X31Y6.A5       net (fanout=1)        0.224   sh/testPUF/NIST/test13/cum_sum_cmp_eq000033
    SLICE_X31Y6.A        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<3>
                                                       sh/testPUF/NIST/test13/cum_sum_cmp_eq000065_SW0
    SLICE_X31Y7.A1       net (fanout=1)        0.859   N1113
    SLICE_X31Y7.A        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<14>
                                                       sh/testPUF/NIST/test13/cum_sum_cmp_eq000065
    SLICE_X31Y7.B6       net (fanout=3)        0.147   sh/testPUF/NIST/test13/cum_sum_cmp_eq0000
    SLICE_X31Y7.B        Tilo                  0.094   sh/testPUF/NIST/test13/count_bits1<14>
                                                       sh/testPUF/NIST/test13/cum_sum_and00001
    SLICE_X33Y10.DX      net (fanout=4)        0.860   sh/testPUF/NIST/test13/cum_sum_and0000
    SLICE_X33Y10.CLK     Tsrck                 0.586   sh/testPUF/NIST/test13/cum_sum<11>
                                                       sh/testPUF/NIST/test13/cum_sum_9
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (1.412ns logic, 2.821ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_ones_8 (SLICE_X12Y15.CE), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 1)
  Clock Path Skew:      1.255ns (3.103 - 1.848)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test3/count_ones_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.CQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X15Y15.B2      net (fanout=36)       0.883   sh/testPUF/test_data
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_8
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.545ns logic, 1.176ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_1 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.683 - 0.633)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_1 to sh/testPUF/NIST/test3/count_ones_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.BQ        Tcko                  0.414   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_1
    SLICE_X9Y11.A5       net (fanout=1)        0.509   sh/testPUF/NIST/test3/count_bits1<1>
    SLICE_X9Y11.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X15Y15.B1      net (fanout=33)       1.322   sh/testPUF/NIST/test3/en
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_8
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.632ns logic, 2.124ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.683 - 0.633)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_2 to sh/testPUF/NIST/test3/count_ones_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.CQ        Tcko                  0.414   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_2
    SLICE_X9Y11.A6       net (fanout=1)        0.599   sh/testPUF/NIST/test3/count_bits1<2>
    SLICE_X9Y11.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X15Y15.B1      net (fanout=33)       1.322   sh/testPUF/NIST/test3/en
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_8
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.632ns logic, 2.214ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_ones_9 (SLICE_X12Y15.CE), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 1)
  Clock Path Skew:      1.255ns (3.103 - 1.848)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test3/count_ones_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.CQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X15Y15.B2      net (fanout=36)       0.883   sh/testPUF/test_data
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_9
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.545ns logic, 1.176ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_1 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.683 - 0.633)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_1 to sh/testPUF/NIST/test3/count_ones_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.BQ        Tcko                  0.414   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_1
    SLICE_X9Y11.A5       net (fanout=1)        0.509   sh/testPUF/NIST/test3/count_bits1<1>
    SLICE_X9Y11.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X15Y15.B1      net (fanout=33)       1.322   sh/testPUF/NIST/test3/en
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_9
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.632ns logic, 2.124ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.683 - 0.633)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_2 to sh/testPUF/NIST/test3/count_ones_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.CQ        Tcko                  0.414   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_2
    SLICE_X9Y11.A6       net (fanout=1)        0.599   sh/testPUF/NIST/test3/count_bits1<2>
    SLICE_X9Y11.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X15Y15.B1      net (fanout=33)       1.322   sh/testPUF/NIST/test3/en
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_9
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.632ns logic, 2.214ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test3/count_ones_10 (SLICE_X12Y15.CE), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.223ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_data (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.721ns (Levels of Logic = 1)
  Clock Path Skew:      1.255ns (3.103 - 1.848)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/test_data to sh/testPUF/NIST/test3/count_ones_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y20.CQ      Tcko                  0.414   sh/testPUF/test_data
                                                       sh/testPUF/test_data
    SLICE_X15Y15.B2      net (fanout=36)       0.883   sh/testPUF/test_data
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_10
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.545ns logic, 1.176ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_1 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.683 - 0.633)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_1 to sh/testPUF/NIST/test3/count_ones_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.BQ        Tcko                  0.414   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_1
    SLICE_X9Y11.A5       net (fanout=1)        0.509   sh/testPUF/NIST/test3/count_bits1<1>
    SLICE_X9Y11.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X15Y15.B1      net (fanout=33)       1.322   sh/testPUF/NIST/test3/en
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_10
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.632ns logic, 2.124ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test3/count_bits1_2 (FF)
  Destination:          sh/testPUF/NIST/test3/count_ones_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.846ns (Levels of Logic = 2)
  Clock Path Skew:      0.050ns (0.683 - 0.633)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test3/count_bits1_2 to sh/testPUF/NIST/test3/count_ones_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y7.CQ        Tcko                  0.414   sh/testPUF/NIST/test3/count_bits1<3>
                                                       sh/testPUF/NIST/test3/count_bits1_2
    SLICE_X9Y11.A6       net (fanout=1)        0.599   sh/testPUF/NIST/test3/count_bits1<2>
    SLICE_X9Y11.A        Tilo                  0.087   sh/testPUF/NIST/test3/count_runs<10>
                                                       sh/testPUF/NIST/test3/en65
    SLICE_X15Y15.B1      net (fanout=33)       1.322   sh/testPUF/NIST/test3/en
    SLICE_X15Y15.B       Tilo                  0.087   N1081
                                                       sh/testPUF/NIST/test3/count_ones_not00011
    SLICE_X12Y15.CE      net (fanout=4)        0.293   sh/testPUF/NIST/test3/count_ones_not0001
    SLICE_X12Y15.CLK     Tckce       (-Th)    -0.044   sh/testPUF/NIST/test3/count_ones<11>
                                                       sh/testPUF/NIST/test3/count_ones_10
    -------------------------------------------------  ---------------------------
    Total                                      2.846ns (0.632ns logic, 2.214ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y21.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 160 paths analyzed, 80 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.123ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (SLICE_X4Y80.A2), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.958ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (1.355 - 1.442)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y68.AQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[12].Ring/Sample
    SLICE_X0Y69.D2       net (fanout=1)        0.836   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<12>
    SLICE_X0Y69.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y69.C6       net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y69.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X4Y80.A2       net (fanout=1)        1.324   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X4Y80.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.958ns (0.645ns logic, 2.313ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (1.355 - 1.442)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y68.BQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[13].Ring/Sample
    SLICE_X0Y69.D3       net (fanout=1)        0.601   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<13>
    SLICE_X0Y69.D        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y69.C6       net (fanout=1)        0.153   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y69.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X4Y80.A2       net (fanout=1)        1.324   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X4Y80.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.645ns logic, 2.078ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[8].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.689ns (Levels of Logic = 2)
  Clock Path Skew:      -0.087ns (1.355 - 1.442)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[8].Ring/Sample to sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y68.AQ       Tcko                  0.471   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<11>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[8].Ring/Sample
    SLICE_X0Y69.C2       net (fanout=1)        0.793   sh/testPUF/challenge_gen/TRNG[0].TRNG/R<8>
    SLICE_X0Y69.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<2><3>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X4Y80.A2       net (fanout=1)        1.324   sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/X<1><1>
    SLICE_X4Y80.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<0>
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[0].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.689ns (0.572ns logic, 2.117ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X0Y81.A3), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (1.369 - 1.455)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y74.DQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[15].Ring/Sample
    SLICE_X0Y75.C1       net (fanout=1)        0.924   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
    SLICE_X0Y75.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y75.B3       net (fanout=1)        0.452   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y75.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y81.A3       net (fanout=1)        0.840   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y81.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.645ns logic, 2.216ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (1.369 - 1.455)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y74.BQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[13].Ring/Sample
    SLICE_X0Y75.C2       net (fanout=1)        0.786   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<13>
    SLICE_X0Y75.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y75.B3       net (fanout=1)        0.452   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y75.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y81.A3       net (fanout=1)        0.840   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y81.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.645ns logic, 2.078ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.525ns (Levels of Logic = 3)
  Clock Path Skew:      -0.086ns (1.369 - 1.455)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y74.AQ       Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[12].Ring/Sample
    SLICE_X0Y75.C3       net (fanout=1)        0.588   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<12>
    SLICE_X0Y75.C        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X0Y75.B3       net (fanout=1)        0.452   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<2><3>
    SLICE_X0Y75.B        Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[14].Ring/c<2>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X0Y81.A3       net (fanout=1)        0.840   sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/X<1><1>
    SLICE_X0Y81.CLK      Tas                   0.007   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.525ns (0.645ns logic, 1.880ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (SLICE_X47Y119.C5), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.808ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.269 - 1.393)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.BQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[13].Ring/Sample
    SLICE_X56Y121.B1     net (fanout=1)        0.895   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<13>
    SLICE_X56Y121.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X56Y121.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X56Y121.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y119.C5     net (fanout=1)        1.002   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y119.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (0.667ns logic, 2.141ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.539ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.269 - 1.393)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[14].Ring/Sample
    SLICE_X56Y121.B2     net (fanout=1)        0.626   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<14>
    SLICE_X56Y121.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X56Y121.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X56Y121.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y119.C5     net (fanout=1)        1.002   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y119.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.539ns (0.667ns logic, 1.872ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture (FF)
  Requirement:          7.850ns
  Data Path Delay:      2.510ns (Levels of Logic = 3)
  Clock Path Skew:      -0.124ns (1.269 - 1.393)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 7.850ns
  Clock Uncertainty:    0.078ns

  Clock Uncertainty:          0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.139ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample to sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.DQ     Tcko                  0.450   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[15].Ring/Sample
    SLICE_X56Y121.B3     net (fanout=1)        0.597   sh/testPUF/challenge_gen/TRNG[3].TRNG/R<15>
    SLICE_X56Y121.B      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[3].XOR_row[7].XOR
    SLICE_X56Y121.A5     net (fanout=1)        0.244   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<2><3>
    SLICE_X56Y121.A      Tilo                  0.094   sh/testPUF/challenge_gen/TRNG[3].TRNG/Ring[12].Ring/c<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[2].XOR_row[3].XOR
    SLICE_X47Y119.C5     net (fanout=1)        1.002   sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/X<1><1>
    SLICE_X47Y119.CLK    Tas                   0.029   sh/testPUF/challenge_gen/RAND<3>
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[3].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (0.667ns logic, 1.843ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_5 (SLICE_X18Y104.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_13 (FF)
  Destination:          sh/testPUF/challenge_gen/C_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.505ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.690 - 0.626)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_13 to sh/testPUF/challenge_gen/C_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y103.BQ     Tcko                  0.433   sh/testPUF/challenge_gen/C<15>
                                                       sh/testPUF/challenge_gen/C_13
    SLICE_X18Y104.BX     net (fanout=2)        0.303   sh/testPUF/challenge_gen/C<13>
    SLICE_X18Y104.CLK    Tckdi       (-Th)     0.231   sh/testPUF/challenge_gen/C<7>
                                                       sh/testPUF/challenge_gen/C_5
    -------------------------------------------------  ---------------------------
    Total                                      0.505ns (0.202ns logic, 0.303ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/C_17 (SLICE_X16Y101.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/C_25 (FF)
  Destination:          sh/testPUF/challenge_gen/C_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (1.515 - 1.319)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/C_25 to sh/testPUF/challenge_gen/C_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y97.AQ      Tcko                  0.433   sh/testPUF/challenge_gen/C<25>
                                                       sh/testPUF/challenge_gen/C_25
    SLICE_X16Y101.BX     net (fanout=2)        0.453   sh/testPUF/challenge_gen/C<25>
    SLICE_X16Y101.CLK    Tckdi       (-Th)     0.242   sh/testPUF/challenge_gen/C<19>
                                                       sh/testPUF/challenge_gen/C_17
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.191ns logic, 0.453ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (SLICE_X0Y81.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample (FF)
  Destination:          sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.157 - 0.146)
  Source Clock:         sh/clk_RNG rising at 0.000ns
  Destination Clock:    sh/clk_RNG rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample to sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y81.AQ       Tcko                  0.414   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<3>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Ring[0].Ring/Sample
    SLICE_X0Y81.A6       net (fanout=1)        0.268   sh/testPUF/challenge_gen/TRNG[7].TRNG/R<0>
    SLICE_X0Y81.CLK      Tah         (-Th)     0.219   sh/testPUF/challenge_gen/RAND<7>
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/XOR_tree1/XOR_col[1].XOR_row[1].XOR
                                                       sh/testPUF/challenge_gen/TRNG[7].TRNG/Capture
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.195ns logic, 0.268ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<30>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_30/CLK
  Location pin: SLICE_X4Y105.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: sh/testPUF/challenge_gen/C<30>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_30/CLK
  Location pin: SLICE_X4Y105.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 6.150ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: sh/testPUF/challenge_gen/C<31>/CLK
  Logical resource: sh/testPUF/challenge_gen/Mshreg_C_31/CLK
  Location pin: SLICE_X8Y93.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|    439.659ns|     35.037ns|           76|           13|         7232|        65896|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|    373.724ns|          N/A|           13|            0|        14494|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|     10.711ns|          N/A|            0|            0|        51242|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      3.123ns|          N/A|            0|            0|          160|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.159(R)|    3.899(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.191(R)|    3.930(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.057(R)|    3.809(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.222(R)|    3.961(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -1.145(R)|    3.887(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -1.083(R)|    3.831(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -1.152(R)|    3.893(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -1.079(R)|    3.826(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.132(R)|    3.874(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -1.068(R)|    3.818(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.974(R)|    3.733(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -1.071(R)|    3.821(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.013(R)|    3.769(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.060(R)|    3.810(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -1.095(R)|    3.842(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.244(R)|    3.982(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.461(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.208(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |  146.578|         |    4.367|         |
GMII_RX_CLK_0  |    1.488|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.334|         |         |         |
GMII_RX_CLK_0  |    7.360|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    4.005|         |         |         |
sysACE_CLK     |    3.854|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 89  Score: 2079758  (Setup/Max: 1244392, Hold: 835366)

Constraints cover 264614 paths, 0 nets, and 29575 connections

Design statistics:
   Minimum period: 439.659ns{1}   (Maximum frequency:   2.274MHz)
   Maximum path delay from/to any node:   7.975ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jul 18 02:21:02 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 569 MB



