// Seed: 3940347258
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input tri0 id_2,
    output wor id_3,
    output tri id_4,
    output wand id_5,
    output tri1 id_6,
    output wand id_7,
    input wire module_0,
    input wor id_9,
    output uwire id_10,
    output tri id_11,
    input supply1 id_12,
    input tri1 id_13,
    input supply1 id_14
);
  wire id_16;
  wire id_17;
endmodule
module module_1 #(
    parameter id_1  = 32'd72,
    parameter id_12 = 32'd65,
    parameter id_14 = 32'd95
) (
    input wor id_0,
    input tri _id_1,
    output tri id_2,
    input wor id_3,
    output supply1 id_4
    , id_9,
    output supply0 id_5,
    output tri id_6
    , id_10,
    output wand id_7
);
  tri0 [id_1 : -1 'b0] id_11 = -1'd0 - -1'b0;
  wire _id_12 = id_1;
  if (1 - 1) begin : LABEL_0
    logic [7:0] id_13;
    wire _id_14;
    assign id_11 = id_13[id_14];
    logic id_15, id_16;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_6,
      id_4,
      id_5,
      id_6,
      id_4,
      id_0,
      id_0,
      id_7,
      id_2,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.id_11 = 0;
  tri0 id_17 = 1;
  reg [id_12  ==  1 : (  id_12  )] id_18 = id_11.id_9;
  final begin : LABEL_1
    id_18 = new;
    cover (id_1);
  end
  localparam id_19 = -1 > !-1'b0;
  wire id_20;
  ;
endmodule
