#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr  3 20:38:21 2018
# Process ID: 7564
# Current directory: C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6012 C:\Users\daniel\Desktop\Lab02 Part2-20180404T033521Z-001\Lab02 Part2\Lab02 Part2.xpr
# Log file: C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/vivado.log
# Journal file: C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2\vivado.jou
#-----------------------------------------------------------
start_gui
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  3 20:43:45 2018...
b02 Part2/Lab02 Part2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/leexu/Desktop/Lab02 Part2' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'Lab02 Part2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 719.309 ; gain = 50.188
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'dffa_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj dffa_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 739.000 ; gain = 7.836
INFO: [USF-XSim-69] 'compile' step finished in '28' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 58f6c554504b44afb3cd2680b94e687d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot dffa_tb_behav xil_defaultlib.dffa_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffa_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dffa_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/daniel/Desktop/Lab02 -notrace
couldn't read file "C:/Users/daniel/Desktop/Lab02": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  3 20:48:53 2018...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:02:35 . Memory (MB): peak = 739.000 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '155' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/daniel/Desktop/Lab02 Part2-20180404T033521Z-001/Lab02 Part2/Lab02 Part2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dffa_tb_behav -key {Behavioral:sim_1:Functional:dffa_tb} -tclbatch {dffa_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source dffa_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 750.531 ; gain = 3.793
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 750.742 ; gain = 11.742
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dffa_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:03:45 . Memory (MB): peak = 750.742 ; gain = 19.578
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 760.320 ; gain = 2.086
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  3 22:22:04 2018...
