# RISCV-PIPELINE-verilog
note : no hazard mechanism implemented , only till datapath and implementation
