git clone --depth 1 --no-tags https://github.com/Invisiphantom/Y86-64-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/729097060
git clone --depth 1 --no-tags https://github.com/seanfu56/ca_final.git f:/verilog_sva_gh_scraper/data/full_repos/724943190
git clone --depth 1 --no-tags https://github.com/lvd0611/motor_step.git f:/verilog_sva_gh_scraper/data/full_repos/728694169
git clone --depth 1 --no-tags https://github.com/chethanpasupulety/COA-LAB-AUTUMN-2023.git f:/verilog_sva_gh_scraper/data/full_repos/728996305
git clone --depth 1 --no-tags https://github.com/Mohanad-Bador/8259A_PIC.git f:/verilog_sva_gh_scraper/data/full_repos/732471590
git clone --depth 1 --no-tags https://github.com/AhmedWaeI/InterruptController8259A-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/732377516
git clone --depth 1 --no-tags https://github.com/Nightmare-ing/fpga-learning-projs.git f:/verilog_sva_gh_scraper/data/full_repos/728276671
git clone --depth 1 --no-tags https://github.com/ChenJY455/DD_Project.git f:/verilog_sva_gh_scraper/data/full_repos/724460233
git clone --depth 1 --no-tags https://github.com/islamibr/hdl_problem_solving.git f:/verilog_sva_gh_scraper/data/full_repos/731171007
git clone --depth 1 --no-tags https://github.com/AhmedSamy02/Adders-Multipliers-Chip.git f:/verilog_sva_gh_scraper/data/full_repos/723978956
git clone --depth 1 --no-tags https://github.com/Phan1148/UCLA-ECE216A.git f:/verilog_sva_gh_scraper/data/full_repos/728017398
git clone --depth 1 --no-tags https://github.com/Pinigelbard/SPI-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/724133983
git clone --depth 1 --no-tags https://github.com/cycalan/CA_lab2_2.git f:/verilog_sva_gh_scraper/data/full_repos/724578375
git clone --depth 1 --no-tags https://github.com/davkin0203/ECE128-FPGA-Lab-11.git f:/verilog_sva_gh_scraper/data/full_repos/724803921
git clone --depth 1 --no-tags https://github.com/lmerinsingh/256-Point-Cascade-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/725453440
git clone --depth 1 --no-tags https://github.com/030525/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/725129017
git clone --depth 1 --no-tags https://github.com/Tejashreeh17/RTL_project_2023.git f:/verilog_sva_gh_scraper/data/full_repos/725930709
git clone --depth 1 --no-tags https://github.com/mathis-s/SoomRV-GF180MCU.git f:/verilog_sva_gh_scraper/data/full_repos/726441255
git clone --depth 1 --no-tags https://github.com/melikturker/RV32I_Core.git f:/verilog_sva_gh_scraper/data/full_repos/725713565
git clone --depth 1 --no-tags https://github.com/Jboyrox/AHD_2023_Project.git f:/verilog_sva_gh_scraper/data/full_repos/726660133
git clone --depth 1 --no-tags https://github.com/Zeljko9999/Queue-Stack.git f:/verilog_sva_gh_scraper/data/full_repos/726567646
git clone --depth 1 --no-tags https://github.com/kinjal3175/Risc-micomios-processor-32bit.git f:/verilog_sva_gh_scraper/data/full_repos/726798364
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/sidewinder_udptool.git f:/verilog_sva_gh_scraper/data/full_repos/727498111
git clone --depth 1 --no-tags https://github.com/OmarNehad/Tail-Lights-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/726756546
git clone --depth 1 --no-tags https://github.com/Ritvik123487/Black_Jack_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/727905636
git clone --depth 1 --no-tags https://github.com/gwjm/CSM152A_Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/724305950
git clone --depth 1 --no-tags https://github.com/gabrielrochass/Projeto-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/728315659
git clone --depth 1 --no-tags https://github.com/Temistat/Checksum-Generation-and-Validation.git f:/verilog_sva_gh_scraper/data/full_repos/728363838
git clone --depth 1 --no-tags https://github.com/Selimkhatib/deneme.git f:/verilog_sva_gh_scraper/data/full_repos/728588025
git clone --depth 1 --no-tags https://github.com/Moezarella12/Digital-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/726201812
git clone --depth 1 --no-tags https://github.com/bpremika/final_project.git f:/verilog_sva_gh_scraper/data/full_repos/726391694
git clone --depth 1 --no-tags https://github.com/burakalbeni/IC_design_with_openlane.git f:/verilog_sva_gh_scraper/data/full_repos/729931997
git clone --depth 1 --no-tags https://github.com/keisuke0821/axi_gb_rotary.git f:/verilog_sva_gh_scraper/data/full_repos/729770119
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/Factorial.git f:/verilog_sva_gh_scraper/data/full_repos/729349056
git clone --depth 1 --no-tags https://github.com/Marcus305/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/729636128
git clone --depth 1 --no-tags https://github.com/Xeokj/CSE3016.git f:/verilog_sva_gh_scraper/data/full_repos/729548166
git clone --depth 1 --no-tags https://github.com/Dhanush-04/4bit-ALU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/729529752
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/2x2_eFPGA_180nm.git f:/verilog_sva_gh_scraper/data/full_repos/730247258
git clone --depth 1 --no-tags https://github.com/oreo10baht/HWSYNLAB2023.git f:/verilog_sva_gh_scraper/data/full_repos/729055717
git clone --depth 1 --no-tags https://github.com/miiidd/HWSYNLAB_PINGPONG.git f:/verilog_sva_gh_scraper/data/full_repos/726777238
git clone --depth 1 --no-tags https://github.com/ngocrc3108/lab56_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/730071253
git clone --depth 1 --no-tags https://github.com/AliMaher15/Clock-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/730897389
git clone --depth 1 --no-tags https://github.com/CLong05/Multi-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/731189963
git clone --depth 1 --no-tags https://github.com/daka31/Lab56_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/730975979
git clone --depth 1 --no-tags https://github.com/big-zhuang/demo.git f:/verilog_sva_gh_scraper/data/full_repos/730982828
git clone --depth 1 --no-tags https://github.com/adithyag1/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/731591991
git clone --depth 1 --no-tags https://github.com/daka31/Lab4_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/731266728
git clone --depth 1 --no-tags https://github.com/Ivan890129/Soc_Lab06.git f:/verilog_sva_gh_scraper/data/full_repos/731673630
git clone --depth 1 --no-tags https://github.com/apinise/ECE_574_Proj.git f:/verilog_sva_gh_scraper/data/full_repos/725356091
git clone --depth 1 --no-tags https://github.com/Sachind01/Hardware-Description-Languages-for-FPGA-Design.git f:/verilog_sva_gh_scraper/data/full_repos/731907383
git clone --depth 1 --no-tags https://github.com/QManiac162/works-in-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/732041110
git clone --depth 1 --no-tags https://github.com/thhongee/SoC_Lab_06.git f:/verilog_sva_gh_scraper/data/full_repos/732309352
git clone --depth 1 --no-tags https://github.com/Yiliu1412/EST2503.git f:/verilog_sva_gh_scraper/data/full_repos/729745359
git clone --depth 1 --no-tags https://github.com/ECrecords/genetic-partitioning.git f:/verilog_sva_gh_scraper/data/full_repos/724268299
git clone --depth 1 --no-tags https://github.com/rbt4168/computer_architecture_labs.git f:/verilog_sva_gh_scraper/data/full_repos/727515823
git clone --depth 1 --no-tags https://github.com/KaihaoYuHW/Verilog_a-simple-Frequency-counter.git f:/verilog_sva_gh_scraper/data/full_repos/728771015
git clone --depth 1 --no-tags https://github.com/jdgarci1/gf180_sram_8x1024.git f:/verilog_sva_gh_scraper/data/full_repos/730279746
git clone --depth 1 --no-tags https://github.com/SPerrott22/pacman.git f:/verilog_sva_gh_scraper/data/full_repos/725805064
git clone --depth 1 --no-tags https://github.com/AndrewGemi/PIC_8259A.git f:/verilog_sva_gh_scraper/data/full_repos/726659893
git clone --depth 1 --no-tags https://github.com/BHa2R00/learn_introduction_to_algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/729543246
git clone --depth 1 --no-tags https://github.com/MODKWODK/LAB4-1-Firmware-User-project.git f:/verilog_sva_gh_scraper/data/full_repos/730025072
git clone --depth 1 --no-tags https://github.com/lazarescuantonio/Digital-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/729435178
git clone --depth 1 --no-tags https://github.com/bbytiger/boolean_circ_optimization.git f:/verilog_sva_gh_scraper/data/full_repos/727542936
git clone --depth 1 --no-tags https://github.com/itsHamdySalem/Adders-Mania.git f:/verilog_sva_gh_scraper/data/full_repos/729307096
git clone --depth 1 --no-tags https://github.com/lbabeu/RISCVmicroprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/732489660
git clone --depth 1 --no-tags https://github.com/MahdiNoori2003/Computer-Architecture-Course.git f:/verilog_sva_gh_scraper/data/full_repos/731504995
git clone --depth 1 --no-tags https://github.com/CasperChengg/Deep_Learning_Inference_Using_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/730108285
git clone --depth 1 --no-tags https://github.com/itzray116R/EECS2021E.git f:/verilog_sva_gh_scraper/data/full_repos/724825262
git clone --depth 1 --no-tags https://github.com/Foxlisic/K86.git f:/verilog_sva_gh_scraper/data/full_repos/731256522
git clone --depth 1 --no-tags https://github.com/2pher/FPGA-Guitar-Amp.git f:/verilog_sva_gh_scraper/data/full_repos/725515331
git clone --depth 1 --no-tags https://github.com/afasolino28/Prova27_11_23.git f:/verilog_sva_gh_scraper/data/full_repos/724095140
git clone --depth 1 --no-tags https://github.com/Shahabaz-gaucho/UP-DOWN_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/724137443
git clone --depth 1 --no-tags https://github.com/aniketuppin/n-body-gravity-simulator.git f:/verilog_sva_gh_scraper/data/full_repos/724451745
git clone --depth 1 --no-tags https://github.com/amor-mio-de-mi-vida/buaa_co.git f:/verilog_sva_gh_scraper/data/full_repos/726126055
git clone --depth 1 --no-tags https://github.com/AnubhavSinghPawar/CourseProject_EE619A.git f:/verilog_sva_gh_scraper/data/full_repos/725276744
git clone --depth 1 --no-tags https://github.com/NiteshVLSI/Adders-and-Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/723953048
git clone --depth 1 --no-tags https://github.com/ShubhamGitHub528/Vector-Matrix-Multiplier-for-Reservoir-Computing.git f:/verilog_sva_gh_scraper/data/full_repos/725681681
git clone --depth 1 --no-tags https://github.com/RuixiangJiang/SUSTech-CS207-Digital-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/727020071
git clone --depth 1 --no-tags https://github.com/Jayfeather233/Flappybird-DL.git f:/verilog_sva_gh_scraper/data/full_repos/727124617
git clone --depth 1 --no-tags https://github.com/anhnt060901/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/727604785
git clone --depth 1 --no-tags https://github.com/engrakmal/UART.git f:/verilog_sva_gh_scraper/data/full_repos/727682087
git clone --depth 1 --no-tags https://github.com/RPachi/18765project5.git f:/verilog_sva_gh_scraper/data/full_repos/728831116
git clone --depth 1 --no-tags https://github.com/MohammedFakeih/cs256_class_project.git f:/verilog_sva_gh_scraper/data/full_repos/728849256
git clone --depth 1 --no-tags https://github.com/YoussefNasser11/vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/729349774
git clone --depth 1 --no-tags https://github.com/PaolaUniSa/daa_repo.git f:/verilog_sva_gh_scraper/data/full_repos/730501795
git clone --depth 1 --no-tags https://github.com/jhengfuyan/SIP_HW1-Parameterized-fixed-point-adder.git f:/verilog_sva_gh_scraper/data/full_repos/728094290
git clone --depth 1 --no-tags https://github.com/CLEEIV/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/730715037
git clone --depth 1 --no-tags https://github.com/phatemek/Computer-Architecture-CAs.git f:/verilog_sva_gh_scraper/data/full_repos/730742971
git clone --depth 1 --no-tags https://github.com/dsatizabal/8-bits-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/728362615
git clone --depth 1 --no-tags https://github.com/j-sabile/cmsc132-project.git f:/verilog_sva_gh_scraper/data/full_repos/729573954
git clone --depth 1 --no-tags https://github.com/LouisJimenezHernandez/ec311-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/730327253
git clone --depth 1 --no-tags https://github.com/Yogurt1338/FIR_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/730743708
git clone --depth 1 --no-tags https://github.com/BillMrvica/SME309_FinalProj_ARM_v3.git f:/verilog_sva_gh_scraper/data/full_repos/729024751
git clone --depth 1 --no-tags https://github.com/Anastasya-art/Veriloggg.git f:/verilog_sva_gh_scraper/data/full_repos/731317646
git clone --depth 1 --no-tags https://github.com/RohanIncantato/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/731424778
git clone --depth 1 --no-tags https://github.com/emrhnozdemir/Egg-Timer-Project.git f:/verilog_sva_gh_scraper/data/full_repos/732002858
git clone --depth 1 --no-tags https://github.com/1234567egg/EF_improve.git f:/verilog_sva_gh_scraper/data/full_repos/731680734
git clone --depth 1 --no-tags https://github.com/oezeb/digital-clock.git f:/verilog_sva_gh_scraper/data/full_repos/731697896
git clone --depth 1 --no-tags https://github.com/itsubaidrehman/RV32I-Pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/728798639
git clone --depth 1 --no-tags https://github.com/Ehzem/Computer-Architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/731485361
