vhdl-sources += swd_axi4lite_master.vhd
constraint-sources += swd_axi4lite_master.xdc
deps += nsl_clocking.async
deps += nsl_hwdep.clock
deps += nsl_coresight.swd
deps += nsl_coresight.ap
deps += nsl_coresight.dapbus
deps += nsl_coresight.dp
deps += nsl_amba.axi4_mm
deps += nsl_amba.packer
