FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"MTCA_MIMIC_DATA_RDY";
2"GND\G";
3"CLK";
4"TELLIE_PULSE";
5"V3P3\G";
6"EXT_TRIG<15>";
7"SMELLIE_DELAY";
8"TELLIE_DELAY";
9"MTCA_MIMIC_TRIG1_MZ";
10"SYNC24_MZ";
11"V3P3\G";
12"MTCA_MIMIC_TRIG2_MZ";
13"GT_MZ";
14"SYNC_MZ";
15"JTAG_TMS";
16"FPGA_DONE";
17"JX1_SE_1";
18"SYNC24";
19"MTCA_MIMIC_TRIG1";
20"MTCA_MIMIC_TRIG2";
21"GT";
22"SYNC";
23"JX1_SE_0";
24"VBAT";
25"PWR_EN";
26"JTAG_TDO";
27"JTAG_TCK";
28"GPIO5";
29"CNTRL_RDY";
30"SCALER<5>";
31"CNTRL_REG_CHK";
32"READ_CNTRL_REG_BIT";
33"SCALER<6>";
34"SCALER<4>";
35"TUBII_RT_OUT";
36"LE<1>";
37"VCC\G";
38"LE<0>";
39"GENERIC_DELAY_IN";
40"DATA";
41"SMELLIE_PRE_DELAY";
42"TELLIE_PRE_DELAY";
43"LE<2>";
44"VCC\G";
45"EXT_TRIG<10>";
46"EXT_TRIG<9>";
47"EXT_TRIG<8>";
48"EXT_TRIG<11>";
49"EXT_TRIG<14>";
50"EXT_TRIG<13>";
51"EXT_TRIG<12>";
52"JX1_GUIDE_PIN2";
53"JTAG_TDI";
54"CARRIER_SRST#";
55"SPKR";
56"SMELLIE_PULSE";
57"V3P3\G";
58"JX1_GUIDE_PIN1";
59"BCKP_CLK_IN_USE";
60"INIT#";
61"GPIO4";
62"GENERIC_PULSE";
63"CLOCKS_DATA_RDY";
64"GPIO3";
65"VCCIO_EN_O";
66"GPIO1";
67"VCC\G";
68"EXT_TRIG<4>";
69"EXT_TRIG<7>";
70"RESET_CLK";
71"EXT_TRIG<0>";
72"CLK100_IN";
73"EXT_TRIG<1>";
74"JX2_GUIDE_PIN1";
75"JX2_GUIDE_PIN2";
76"EXT_TRIG<2>";
77"EXT_TRIG<3>";
78"EXT_TRIG<5>";
79"EXT_TRIG<6>";
80"I2C_SDA";
81"JX2_SE_0";
82"CAEN_DATA_RDY";
83"GENERIC_DELAY_OUT";
84"PWR_GOOD";
85"GPIO0";
86"I2C_SCL";
87"GPIO2";
88"VCC\G";
89"V3P3\G";
90"V3P3\G";
91"VCC\G";
92"JX2_SE_1";
93"GND\G";
94"MZ_HAPPY";
95"UN$1$LEDL$I102$A";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"58;
"100"
$PN"100"0;
"96"
$PN"96"2;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"2;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"57;
"76"
$PN"76"0;
"78"
$PN"78"57;
"74"
$PN"74"0;
"72"
$PN"72"2;
"70"
$PN"70"0;
"66"
$PN"66"2;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"37;
"58"
$PN"58"37;
"56"
$PN"56"0;
"52"
$PN"52"2;
"50"
$PN"50"8;
"54"
$PN"54"7;
"48"
$PN"48"56;
"46"
$PN"46"2;
"42"
$PN"42"55;
"40"
$PN"40"2;
"44"
$PN"44"4;
"38"
$PN"38"3;
"36"
$PN"36"40;
"34"
$PN"34"2;
"32"
$PN"32"1;
"30"
$PN"30"9;
"28"
$PN"28"2;
"26"
$PN"26"12;
"24"
$PN"24"13;
"22"
$PN"22"2;
"20"
$PN"20"14;
"18"
$PN"18"10;
"16"
$PN"16"2;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"17;
"8"
$PN"8"16;
"6"
$PN"6"54;
"4"
$PN"4"53;
"2"
$PN"2"15;
"101"
$PN"101"52;
"99"
$PN"99"0;
"95"
$PN"95"2;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"2;
"87"
$PN"87"0;
"83"
$PN"83"6;
"81"
$PN"81"51;
"79"
$PN"79"5;
"75"
$PN"75"50;
"77"
$PN"77"2;
"73"
$PN"73"49;
"71"
$PN"71"2;
"69"
$PN"69"48;
"65"
$PN"65"2;
"67"
$PN"67"47;
"63"
$PN"63"46;
"61"
$PN"61"45;
"59"
$PN"59"44;
"57"
$PN"57"44;
"55"
$PN"55"43;
"51"
$PN"51"2;
"49"
$PN"49"38;
"53"
$PN"53"36;
"47"
$PN"47"0;
"45"
$PN"45"2;
"41"
$PN"41"0;
"39"
$PN"39"2;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"2;
"31"
$PN"31"39;
"29"
$PN"29"0;
"27"
$PN"27"2;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"2;
"19"
$PN"19"42;
"15"
$PN"15"2;
"17"
$PN"17"41;
"13"
$PN"13"0;
"9"
$PN"9"23;
"11"
$PN"11"0;
"5"
$PN"5"25;
"7"
$PN"7"24;
"3"
$PN"3"26;
"1"
$PN"1"27;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"40;
%"OUTPORT"
"1","(700,3175)","2","standard","I100";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"30;
%"OUTPORT"
"1","(700,2975)","2","standard","I101";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"LED_L"
"1","(525,3475)","1","misc","I102";
;
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE"
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1";
"A\NAC"
$PN"2"95;
"B\NAC"
$PN"1"93;
%"RSMD0805"
"1","(750,3475)","0","resistors","I103";
;
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805"
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1";
"A<0>"
$PN"1"95;
"B<0>"
$PN"2"94;
%"74LV07A"
"1","(-3525,2950)","0","ttl","I104";
;
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"0;
"GND"0;
"Y6"0;
"Y5"9;
"Y4"12;
"Y3"13;
"Y2"14;
"Y1"10;
"A6"0;
"A5"19;
"A4"20;
"A3"21;
"A2"22;
"A1"18;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"22;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"21;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"19;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I110";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"1;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
VALUE"4K"
$LOCATION"?"
PACKTYPE"0603"
TOL"0.1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"10;
"B<0>"11;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"14;
"B<0>"11;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"13;
"B<0>"11;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"12;
"B<0>"11;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"9;
"B<0>"11;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"55;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"7;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1";
"102"
$PN"102"74;
"100"
$PN"100"0;
"96"
$PN"96"93;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"93;
"88"
$PN"88"0;
"84"
$PN"84"73;
"82"
$PN"82"76;
"80"
$PN"80"90;
"76"
$PN"76"77;
"78"
$PN"78"90;
"74"
$PN"74"71;
"72"
$PN"72"93;
"70"
$PN"70"78;
"66"
$PN"66"93;
"68"
$PN"68"79;
"64"
$PN"64"69;
"62"
$PN"62"68;
"60"
$PN"60"67;
"58"
$PN"58"67;
"56"
$PN"56"0;
"52"
$PN"52"93;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"93;
"42"
$PN"42"0;
"40"
$PN"40"93;
"44"
$PN"44"0;
"38"
$PN"38"29;
"36"
$PN"36"32;
"34"
$PN"34"93;
"32"
$PN"32"31;
"30"
$PN"30"30;
"28"
$PN"28"93;
"26"
$PN"26"33;
"24"
$PN"24"34;
"22"
$PN"22"93;
"20"
$PN"20"35;
"18"
$PN"18"94;
"16"
$PN"16"93;
"14"
$PN"14"92;
"12"
$PN"12"91;
"10"
$PN"10"65;
"8"
$PN"8"28;
"6"
$PN"6"64;
"4"
$PN"4"66;
"2"
$PN"2"80;
"101"
$PN"101"75;
"99"
$PN"99"0;
"95"
$PN"95"93;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"93;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"89;
"75"
$PN"75"0;
"77"
$PN"77"93;
"73"
$PN"73"0;
"71"
$PN"71"93;
"69"
$PN"69"0;
"65"
$PN"65"93;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"88;
"57"
$PN"57"88;
"55"
$PN"55"0;
"51"
$PN"51"93;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"70;
"45"
$PN"45"93;
"41"
$PN"41"72;
"39"
$PN"39"93;
"43"
$PN"43"59;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"93;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"93;
"25"
$PN"25"63;
"23"
$PN"23"83;
"21"
$PN"21"93;
"19"
$PN"19"62;
"15"
$PN"15"93;
"17"
$PN"17"82;
"13"
$PN"13"81;
"9"
$PN"9"60;
"11"
$PN"11"84;
"5"
$PN"5"87;
"7"
$PN"7"61;
"3"
$PN"3"85;
"1"
$PN"1"86;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"41;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"42;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"45;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"47;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"48;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"49;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"50;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"35;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"68;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"69;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"79;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"78;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"71;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"77;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"76;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"73;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"72;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"59;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"82;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"62;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"83;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"43;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"36;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"38;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"70;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"34;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"33;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"32;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"56;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"4;
%"INPORT"
"1","(700,3125)","0","standard","I99";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
END.
