Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri May  2 19:23:55 2025
| Host         : easternbrown running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   610 |
|    Minimum number of control sets                        |   610 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1057 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   610 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |   218 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |   210 |
| >= 16              |   144 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             414 |          200 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             152 |           48 |
| Yes          | No                    | No                     |            5647 |         1673 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4962 |         1910 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                                                                   Enable Signal                                                                   |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/trigger_count[11]_i_2_n_0                                                                                               |                                                           |                1 |              1 |         1.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/row_index_read_AA[6]_i_1_n_0                                                                                                    | LIF_unit_0/Core_0/row_index_read_AA[5]_i_1_n_0            |                1 |              2 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/row_index_FF[6]_i_1_n_0                                                                                                         | LIF_unit_0/Core_0/row_index_FF[5]_i_1_n_0                 |                1 |              2 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/row_index_tpre[6]_i_1_n_0                                                                                                       | LIF_unit_0/Core_0/row_index_tpre[5]_i_1_n_0               |                1 |              2 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/row_index[6]_i_1_n_0                                                                                                            | LIF_unit_0/Core_0/row_index[5]_i_1_n_0                    |                1 |              2 |         2.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/E[0]                                                                                                                    | Inst_UART_RX_SORTER_INPUT/SR[0]                           |                1 |              2 |         2.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/counter0[14]_i_2_n_0                                                                                                                   | LIF_unit_0/counter0[6]_i_1_n_0                            |                1 |              4 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/flag_READ_DONE_reg_2[0]                                                                                                         |                                                           |                1 |              4 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/row_index[6]_i_1_n_0                                                                                                            |                                                           |                1 |              5 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/row_index_read_AA[6]_i_1_n_0                                                                                                    |                                                           |                2 |              5 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/row_index_FF[6]_i_1_n_0                                                                                                         |                                                           |                1 |              5 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/row_index_tpre[6]_i_1_n_0                                                                                                       |                                                           |                1 |              5 |         5.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/E[0]                                                                                                                    |                                                           |                1 |              5 |         5.00 |
|  inst_clk/inst/clk_out1 |                                                                                                                                                   | LIF_unit_0/Core_0/flag_READ_DONE_reg_1                    |                4 |              6 |         1.50 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_CTRL/DELAY_COUNTER[5]_i_2_n_0                                                                                                        | Inst_UART_RX_CTRL/DELAY_COUNTER                           |                2 |              6 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/sel                                                                                                                             | LIF_unit_0/Core_0/col_index_tpre[6]_i_1_n_0               |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 |                                                                                                                                                   | Inst_SOUT_Tx/uart_txd_ctrl_0/bitTmr                       |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 |                                                                                                                                                   | Inst_Weight_Tx/uart_txd_ctrl_0/bitTmr                     |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/p_2_out                                                                                                                         | LIF_unit_0/Core_0/FF_update_index[6]_i_1_n_0              |                3 |              7 |         2.33 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpre_update_index_FF[6]_i_2_n_0                                                                                                 | LIF_unit_0/Core_0/tpre_update_index_FF[6]_i_1_n_0         |                4 |              7 |         1.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpre_update_index[6]_i_2_n_0                                                                                                    | LIF_unit_0/Core_0/tpre_update_index[6]_i_1_n_0            |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/sel                                                                                                                             | LIF_unit_0/Core_0/col_index[6]_i_1_n_0                    |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/col_index_FF[6]_i_2_n_0                                                                                                         | LIF_unit_0/Core_0/col_index_FF[6]_i_1_n_0                 |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/counter_skip_flag[9]_i_2_n_0                                                                                                    | LIF_unit_0/Core_0/counter_skip_flag[9]_i_1_n_0            |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/CEA2                                                                                                                            | LIF_unit_0/Core_0/lat_update_index[6]_i_1_n_0             |                3 |              7 |         2.33 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/CEP                                                                                                                             | LIF_unit_0/Core_0/col_index_read_AA[6]_i_1_n_0            |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_CTRL/sel                                                                                                                             | Inst_UART_RX_CTRL/GET_BIT_DONE                            |                2 |              7 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/DEBUG_PARAMS[1]_777                                                                                                                    |                                                           |                2 |              7 |         3.50 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[18]_232                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[13]_227                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[16]_230                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[20]_234                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[15]_229                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[14]_228                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[17]_231                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[21]_235                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[23]_237                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[47]_213                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[33]_247                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[28]_242                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[31]_245                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[38]_252                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[25]_239                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[42]_208                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[29]_243                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[37]_251                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[43]_209                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[46]_212                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[36]_250                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[40]_206                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[26]_240                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[24]_238                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[48]_254                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[39]_253                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[45]_211                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[2]_216                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[30]_244                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[32]_246                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[35]_249                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[3]_217                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[41]_207                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[27]_241                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[34]_248                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[44]_210                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[72]_270                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[74]_272                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[52]_258                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[53]_259                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[56]_198                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[55]_261                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[57]_199                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[50]_256                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[51]_257                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[60]_202                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[61]_203                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[62]_204                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[63]_205                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[66]_264                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[73]_271                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[75]_273                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[4]_218                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[76]_274                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[67]_265                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[65]_263                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[5]_219                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[58]_200                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[64]_262                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[49]_255                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[59]_201                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[68]_266                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[69]_267                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[6]_220                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[70]_268                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[71]_269                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[95]_293                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[77][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_12         |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[90]_288                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[82]_280                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[9]_223                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[81]_279                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[83]_281                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[89]_287                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[93]_291                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[88]_286                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[84]_282                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[7]_221                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[85]_283                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[91]_289                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[77]_275                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[78]_276                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[79]_277                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[80]_278                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[92]_290                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[94]_292                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[8]_222                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[87]_285                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[86]_284                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/Isyn_out_FF[17]_i_1_n_0                                                                                                         |                                                           |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[79][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_14         |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[73][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_8          |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[80][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_15         |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[9][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_8      |                4 |              8 |         2.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/Sin_internal_1st_reg[7]_i_1_n_0                                                                                                 | LIF_unit_0/Core_0/Sin_internal[7]_i_1_n_0                 |                8 |              8 |         1.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[92][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_27         |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[91][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_26         |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[75][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_10         |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Spike_OUT_Tx_vec[7]_i_1_n_0                                                                                                            |                                                           |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[81][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_16         |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_Spike_IN                                                                                                                          | LIF_unit_0/fifo_Spike_IN[7]_i_1_n_0                       |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[83][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_18         |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[88][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_23         |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[87][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_22         |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[7][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_6      |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[74][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_9          |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpre_ram_FF/ram_reg_3_1                                                                                                         | LIF_unit_0/Core_0/tpre_write_data_FF[7]_i_1_n_0           |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/apre_ram_AA/WRITE_EN_AA_W_reg[0]                                                                                                |                                                           |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/apre_ram_FF/WRITE_EN_FF_W_reg[0]                                                                                                |                                                           |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_AA_data_out[7]_i_1_n_0                                                                                                   |                                                           |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[82][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_17         |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[86][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_21         |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[89][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_24         |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[8][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_7      |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[76][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_11         |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[78][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_13         |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[70][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_5          |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[6][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_5      |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[85][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_20         |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[72][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_7          |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[90][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_25         |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[94][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_29         |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[95][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_30         |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[71][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_6          |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[54]_260                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/stdp_params[0]_170                                                                                                              |                                                           |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[10][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_9      |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[11][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_10     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[0][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep        |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[1][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_0      |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[25][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_24     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[17][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_16     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[12][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_11     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[13][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_12     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[28][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_27     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[22][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_21     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[29][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_28     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[34][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_33     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[35][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_34     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[14][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_13     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[23][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_22     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[27][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_26     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[33][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_32     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[26][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_25     |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[36][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_35     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[20][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_19     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[19][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_18     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[2][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_1      |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[18][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_17     |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[30][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_29     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[16][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_15     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[31][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_30     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[32][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_31     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[24][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_23     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[21][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_20     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[15][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_14     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[43][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_42     |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[51][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_50     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[38][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_37     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[55][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_54     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[46][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_45     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[57][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_56     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[49][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_48     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[53][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_52     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[54][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_53     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[56][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_55     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[5][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_4      |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[44][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_43     |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[47][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_46     |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[58][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_57     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[45][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_44     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[48][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_47     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[40][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_39     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[42][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_41     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[41][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_40     |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[52][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_51     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[59][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_58     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[50][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_49     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[60][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_59     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[3][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_2      |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[61][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_60     |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[4][7]_i_2_n_0                                                                                                       | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_3      |                5 |              8 |         1.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[39][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_38     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[37][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_36     |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[68][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_3          |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[66][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_1          |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[62][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_61     |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[63][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_rep_62     |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[65][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_0          |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[64][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]            |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[67][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_2          |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | Inst_Weight_Tx/send_start_reg_n_0                                                                                                                 |                                                           |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/byte_buffer[7]_i_1_n_0                                                                                                          |                                                           |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[84][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_19         |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[69][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_4          |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    |                                                                                                                                                   | LIF_unit_0/Core_0/Sin_internal[7]_i_1_n_0                 |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpost_dummy[93][7]_i_2_n_0                                                                                                      | Inst_UART_RX_SORTER_INPUT/loader_status_reg[1]_28         |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[10]_224                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[11]_225                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[1]_215                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                4 |              8 |         2.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[22]_236                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_NEURON_DEBUG[7]_i_1_n_0                                                                                        |                                                           |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_NEURON_PARAM[7]_i_1_n_0                                                                                        |                                                           |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/Neuron_address[7]_i_2_n_0                                                                                               | Inst_UART_RX_SORTER_INPUT/Neuron_address[7]_i_1_n_0       |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_NEURON_DEBUG[15]_i_1_n_0                                                                                       |                                                           |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/Spike_Time[7]_i_1_n_0                                                                                                   |                                                           |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_NEURON_PARAM[15]_i_1_n_0                                                                                       |                                                           |                4 |              8 |         2.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_WEIGHT_FF[7]_i_2_n_0                                                                                           | Inst_UART_RX_SORTER_INPUT/DATA_OUT_WEIGHT_FF[7]_i_1_n_0   |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_WEIGHT_AA[7]_i_2_n_0                                                                                           | Inst_UART_RX_SORTER_INPUT/DATA_OUT_WEIGHT_AA[7]_i_1_n_0   |                5 |              8 |         1.60 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/W_EN_STDP_FLAG_INT_reg_n_0                                                                                              |                                                           |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/fifo_STDP_IN                                                                                                            |                                                           |                1 |              8 |         8.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[19]_233                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[0]_214                                                                                                                 | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                2 |              8 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L[12]_226                                                                                                                | LIF_unit_0/Core_0/spikes_L_prev[0]_197                    |                3 |              8 |         2.67 |
|  inst_clk/inst/clk_out1 | Inst_SOUT_Tx/uart_txd_ctrl_0/E[0]                                                                                                                 |                                                           |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | Inst_SOUT_Tx/send_start_reg_n_0                                                                                                                   |                                                           |                1 |              8 |         8.00 |
|  inst_clk/inst/clk_out1 | Inst_Weight_Tx/uart_txd_ctrl_0/E[0]                                                                                                               |                                                           |                2 |              8 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpre_ram_AA/WRITE_EN_AA_W_reg[0]                                                                                                |                                                           |                4 |              9 |         2.25 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/counter0[14]_i_2_n_0                                                                                                                   | LIF_unit_0/counter0[14]_i_1_n_0                           |                4 |             10 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/multiple_no_spike_counter[10]_i_2_n_0                                                                                           | LIF_unit_0/Core_0/multiple_no_spike_counter[10]_i_1_n_0   |                2 |             11 |         5.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/multiple_spike_counter0                                                                                                         | LIF_unit_0/Core_0/flag_multiple_spike_counter_FF_i_1_n_0  |                2 |             11 |         5.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/acc_index[6]_i_2_n_0                                                                                                            | LIF_unit_0/Core_0/acc_index[6]_i_1_n_0                    |                8 |             11 |         1.38 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/trigger_count[11]_i_2_n_0                                                                                               | Inst_UART_RX_SORTER_INPUT/trigger_count[11]_i_1_n_0       |                3 |             11 |         3.67 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/trigger_counter[10]_i_2_n_0                                                                                             | Inst_UART_RX_SORTER_INPUT/trigger_counter[10]_i_1_n_0     |                4 |             11 |         2.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/multiple_spike_counter[10]_i_2_n_0                                                                                              | LIF_unit_0/Core_0/multiple_spike_counter[10]_i_1_n_0      |                4 |             11 |         2.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/multiple_no_spike_counter_FF0                                                                                                   | LIF_unit_0/Core_0/clear                                   |                3 |             11 |         3.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/trigger_active                                                                                                                  | LIF_unit_0/Core_0/trigger_counter[0]_i_1_n_0              |                3 |             12 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_NEURON_PARAM[17]_i_1_n_0                                                                                       |                                                           |                6 |             13 |         2.17 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/CTR_STDP_FLAG                                                                                                           |                                                           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/apre_ram_FF/E[0]                                                                                                                |                                                           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/stdp_enable_write_addr_AA[13]_i_1_n_0                                                                                           |                                                           |                3 |             14 |         4.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/apre_ram_AA/E[0]                                                                                                                |                                                           |                5 |             14 |         2.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpre_ram_FF/E[0]                                                                                                                |                                                           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpre_ram_AA/E[0]                                                                                                                |                                                           |                7 |             14 |         2.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_WEIGHT_FF[7]_i_2_n_0                                                                                           |                                                           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/apre_read_addr_FF[13]_i_2_n_0                                                                                                   |                                                           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_WEIGHT_AA[7]_i_2_n_0                                                                                           |                                                           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/apre_read_addr_FF[13]_i_2_n_0                                                                                                   | LIF_unit_0/Core_0/apre_read_addr_FF[13]_i_1_n_0           |                5 |             14 |         2.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpre_read_addr[13]_i_1_n_0                                                                                                      |                                                           |                5 |             14 |         2.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tpre_read_addr_FF[13]_i_2_n_0                                                                                                   | LIF_unit_0/Core_0/tpre_read_addr_FF[13]_i_1_n_0           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/trigger_count[13]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/trigger_count[13]_i_1_n_0               |                3 |             14 |         4.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/lat_bram_addr[13]_i_1_n_0                                                                                                       |                                                           |                5 |             14 |         2.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/CEP                                                                                                                             |                                                           |                5 |             14 |         2.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/bram_addr[13]_i_1_n_0                                                                                                           |                                                           |                4 |             14 |         3.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[73][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[72][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[71][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                3 |             15 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[77][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[79][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[7][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[80][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[62][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[60][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[63][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[74][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[64][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[68][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[81][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[6][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[65][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[66][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[76][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               11 |             15 |         1.36 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[78][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[75][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[82][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[70][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[93][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[92][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[8][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[89][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[90][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[91][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[94][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[83][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[95][0]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[9][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[84][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[27][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               11 |             15 |         1.36 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[88][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[86][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[87][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[0][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[0][14]_i_1_n_0                |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[11][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[11][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[13][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[13][14]_i_1_n_0               |                3 |             15 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[10][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[10][14]_i_1_n_0               |                2 |             15 |         7.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[15][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[15][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[12][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[12][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[14][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[14][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[16][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[16][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[17][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[17][14]_i_1_n_0               |                3 |             15 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[22][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[22][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[23][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[23][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[24][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[24][14]_i_1_n_0               |                3 |             15 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[1][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[1][14]_i_1_n_0                |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[20][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[20][14]_i_1_n_0               |                3 |             15 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[18][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[18][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[19][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[19][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[21][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[21][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[26][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[26][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[28][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[28][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[25][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[25][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[27][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[27][14]_i_1_n_0               |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[54][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[54][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[48][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[48][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[47][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[47][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[3][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[3][14]_i_1_n_0                |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[44][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[44][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[42][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[42][14]_i_1_n_0               |                3 |             15 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[45][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[45][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[40][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[40][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[46][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[46][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[49][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[49][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[41][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[41][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[43][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[43][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[59][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[59][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[52][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[52][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[50][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[50][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[58][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[58][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[5][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[5][14]_i_1_n_0                |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[55][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[55][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[56][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[56][14]_i_1_n_0               |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[51][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[51][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[53][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[53][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[57][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[57][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[4][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[4][14]_i_1_n_0                |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[61][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[61][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[85][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[64][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[64][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[69][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[69][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[6][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[6][14]_i_1_n_0                |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[65][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[65][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[70][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[70][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/stdp_enable_write_addr_FF[13]_i_1_n_0                                                                                           |                                                           |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[60][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[60][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[63][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[63][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[67][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[67][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[68][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[68][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[66][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[66][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[62][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[62][14]_i_1_n_0               |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[74][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[74][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[77][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[77][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[79][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[79][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[7][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[7][14]_i_1_n_0                |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[72][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[72][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[73][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[73][14]_i_1_n_0               |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[75][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[75][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[80][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[80][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[71][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[71][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[76][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[76][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[78][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[78][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[90][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[90][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[85][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[85][14]_i_1_n_0               |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[81][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[81][14]_i_1_n_0               |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[91][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[91][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[86][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[86][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[8][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[8][14]_i_1_n_0                |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[82][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[82][14]_i_1_n_0               |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[89][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[89][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[84][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[84][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[88][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[88][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[83][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[83][14]_i_1_n_0               |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[87][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[87][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[9][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[9][14]_i_1_n_0                |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[92][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[92][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[93][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[93][14]_i_1_n_0               |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[95][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[95][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[94][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[94][14]_i_1_n_0               |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[2][14]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/weight_FF[2][14]_i_1_n_0                |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[32][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[32][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[39][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[39][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[29][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[29][14]_i_1_n_0               |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[33][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[33][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[36][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[36][14]_i_1_n_0               |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[35][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[35][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[31][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[31][14]_i_1_n_0               |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[30][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[30][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[37][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[37][14]_i_1_n_0               |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[34][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[34][14]_i_1_n_0               |                3 |             15 |         5.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF[38][14]_i_2_n_0                                                                                                       | LIF_unit_0/Core_0/weight_FF[38][14]_i_1_n_0               |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[13][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[10][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[12][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[14][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[0][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                4 |             15 |         3.75 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[11][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[16][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[15][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[18][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[17][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[19][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[1][14]_i_2_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[21][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[22][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[33][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[24][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[30][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               13 |             15 |         1.15 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[29][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               11 |             15 |         1.36 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[20][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[25][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[2][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[23][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[26][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[31][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[28][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[32][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[34][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[46][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/lat_acc_index[6]_i_2_n_0                                                                                                        | LIF_unit_0/Core_0/lat_acc_index[6]_i_1_n_0                |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[49][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[43][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[55][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[40][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[44][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[4][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[48][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[57][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               11 |             15 |         1.36 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[50][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[38][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[47][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[53][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[59][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[5][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[37][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[45][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[35][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[56][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[54][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[42][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[51][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[36][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[41][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[3][14]_i_1_n_0                                                                                                           | LIF_unit_0/Core_0/weight_prev[95]_177                     |                6 |             15 |         2.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[58][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                9 |             15 |         1.67 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[52][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                7 |             15 |         2.14 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[39][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[61][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |               10 |             15 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[67][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                5 |             15 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight[69][14]_i_1_n_0                                                                                                          | LIF_unit_0/Core_0/weight_prev[95]_177                     |                8 |             15 |         1.88 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/loading                                                                                                                         | LIF_unit_0/Core_0/write_index[0]_i_1_n_0                  |                4 |             16 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/DATA_OUT_SPIKE_ADDRESS[15]_i_1_n_0                                                                                      |                                                           |                4 |             16 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/stdp_params[2]_171                                                                                                              |                                                           |                4 |             16 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/stdp_params[1]_172                                                                                                              |                                                           |                4 |             16 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/flag_read_fifo                                                                                                          |                                                           |                4 |             16 |         4.00 |
|  Inst_Clk_div/I_BUFG    | Inst_UART_RX_SORTER_INPUT/ACTIVATE_TRIGER                                                                                                         | Inst_UART_RX_SORTER_INPUT/ACTIVATE_TRIGER_reg_17          |                5 |             17 |         3.40 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/S_in                                                                                                                            | LIF_unit_0/Core_0/counter0_reg[4]                         |                7 |             17 |         2.43 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[22]_95                                                                                                                 |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[14]_87                                                                                                                 |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[29]_102                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[41]_114                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[21]_94                                                                                                                 |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[43]_116                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[30]_103                                                                                                                |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[39]_112                                                                                                                |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[44]_117                                                                                                                |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[33]_106                                                                                                                |                                                           |                4 |             18 |         4.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[25]_98                                                                                                                 |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[19]_92                                                                                                                 |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[16]_89                                                                                                                 |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[2]_75                                                                                                                  |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[34]_107                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[36]_109                                                                                                                |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[38]_111                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[26]_99                                                                                                                 |                                                           |               12 |             18 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[28]_101                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[31]_104                                                                                                                |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[23]_96                                                                                                                 |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[27]_100                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[32]_105                                                                                                                |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[54]_127                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[49]_122                                                                                                                |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[50]_123                                                                                                                |                                                           |               13 |             18 |         1.38 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[51]_124                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[6]_79                                                                                                                  |                                                           |               14 |             18 |         1.29 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[70]_143                                                                                                                |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[52]_125                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[5]_78                                                                                                                  |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[57]_130                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[64]_137                                                                                                                |                                                           |                4 |             18 |         4.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[71]_144                                                                                                                |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[55]_128                                                                                                                |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[68]_141                                                                                                                |                                                           |                4 |             18 |         4.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[48]_121                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[61]_134                                                                                                                |                                                           |               12 |             18 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[47]_120                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[63]_136                                                                                                                |                                                           |               14 |             18 |         1.29 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[72]_145                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[45]_118                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[53]_126                                                                                                                |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[58]_131                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[73]_146                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[74]_147                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[75]_148                                                                                                                |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[60]_133                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[65]_138                                                                                                                |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[69]_142                                                                                                                |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[62]_135                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[46]_119                                                                                                                |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[76]_149                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[4]_77                                                                                                                  |                                                           |               14 |             18 |         1.29 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[78]_151                                                                                                                |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[79]_152                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[67]_140                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[77]_150                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[59]_132                                                                                                                |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[7]_80                                                                                                                  |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[80]_153                                                                                                                |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[56]_129                                                                                                                |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[81]_154                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[66]_139                                                                                                                |                                                           |                3 |             18 |         6.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[93]_166                                                                                                                |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[9]_82                                                                                                                  |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[85]_158                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[95]_168                                                                                                                |                                                           |               11 |             18 |         1.64 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[90]_163                                                                                                                |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[8]_81                                                                                                                  |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[92]_165                                                                                                                |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[89]_162                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[87]_160                                                                                                                |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[82]_155                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[94]_167                                                                                                                |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[84]_157                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[86]_159                                                                                                                |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[91]_164                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[83]_156                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[88]_161                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_v_din[17]_i_2_n_0                                                                                                                 | LIF_unit_0/fifo_v_din[17]_i_1_n_0                         |                3 |             18 |         6.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[37]_110                                                                                                                |                                                           |               10 |             18 |         1.80 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_Isyn_din_FF[17]_i_2_n_0                                                                                                           | LIF_unit_0/fifo_Isyn_din_FF[17]_i_1_n_0                   |                3 |             18 |         6.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[42]_115                                                                                                                |                                                           |                8 |             18 |         2.25 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/T_ref_ctr_reg_0_63_0_0_i_2_n_0                                                                                                  |                                                           |                5 |             18 |         3.60 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/T_ref_ctr_reg_0_31_0_0_i_1_n_0                                                                                                  |                                                           |                5 |             18 |         3.60 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/Sin_internal_1st_reg[7]_i_1_n_0                                                                                                 |                                                           |                9 |             18 |         2.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/S_in                                                                                                                            | LIF_unit_0/Iin[17]_i_1_n_0                                |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[3]_76                                                                                                                  |                                                           |               10 |             18 |         1.80 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/Isyn_out[17]_i_1_n_0                                                                                                            |                                                           |                6 |             18 |         3.00 |
|  Inst_Clk_div/I_BUFG    |                                                                                                                                                   | Inst_UART_RX_SORTER_INPUT/ACTIVATE_TRIGER_reg_1[0]        |                5 |             18 |         3.60 |
|  Inst_Clk_div/I_BUFG    |                                                                                                                                                   | LIF_unit_0/Core_0/PORT_vout[17]_i_1_n_0                   |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/DEBUG_PARAMS[0]_776                                                                                                                    |                                                           |                6 |             18 |         3.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[13]_86                                                                                                                 |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[18]_91                                                                                                                 |                                                           |               12 |             18 |         1.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/tau_mem[8]_169                                                                                                                  |                                                           |                4 |             18 |         4.50 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[17]_90                                                                                                                 |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[15]_88                                                                                                                 |                                                           |                9 |             18 |         2.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[0][17]_i_1_n_0                                                                                                         |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[10]_83                                                                                                                 |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[11]_84                                                                                                                 |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[12]_85                                                                                                                 |                                                           |               10 |             18 |         1.80 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[35]_108                                                                                                                |                                                           |                7 |             18 |         2.57 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[40]_113                                                                                                                |                                                           |                5 |             18 |         3.60 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[1]_74                                                                                                                  |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[20]_93                                                                                                                 |                                                           |                8 |             18 |         2.25 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/Tref_max[24]_97                                                                                                                 |                                                           |               10 |             18 |         1.80 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_v/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                    |                                                           |                6 |             20 |         3.33 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_Isyn_FF/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                              |                                                           |                5 |             20 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_Isyn/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                 |                                                           |                5 |             20 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_Isyn/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                 |                                                           |                5 |             20 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_v/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                    |                                                           |                5 |             20 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_Isyn_FF/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                              |                                                           |                5 |             20 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/fifo_Spike_Tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                           |                5 |             24 |         4.80 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/Din_FIFO[23]_i_1_n_0                                                                                                    |                                                           |                7 |             24 |         3.43 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/vthr_in_reg_0_63_0_2_i_1_n_0                                                                                                    |                                                           |                6 |             24 |         4.00 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/vthr_in_reg_64_127_0_2_i_1_n_0                                                                                                  |                                                           |                6 |             24 |         4.00 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_Spike_Tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                           |                5 |             24 |         4.80 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/gtOp                                                                                                                    | Inst_UART_RX_SORTER_INPUT/Counter_trigger0                |                6 |             24 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/fifo_Spike_Tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_rd_en                         |                                                           |                5 |             24 |         4.80 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/fifo_Spike_Tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_rd_en                                        |                                                           |                7 |             24 |         3.43 |
|  inst_clk/inst/clk_out1 | triger_generator_0/Counter_trigger043_out                                                                                                         | Inst_UART_RX_SORTER_INPUT/Counter_trigger                 |                6 |             24 |         4.00 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                           |                7 |             24 |         3.43 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/trigger_RESET37_out                                                                                                     |                                                           |                6 |             25 |         4.17 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/apre_read_addr[13]_i_1_n_0                                                                                                      |                                                           |                9 |             28 |         3.11 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] |                                                           |                7 |             30 |         4.29 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_SORTER_INPUT/Inst_FIFO_PC_FPGA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                           |                7 |             30 |         4.29 |
|  inst_clk/inst/clk_out1 | Inst_UART_RX_CTRL/BIT_INDEX                                                                                                                       |                                                           |                8 |             31 |         3.88 |
|  inst_clk/inst/clk_out1 | Inst_SOUT_Tx/uart_txd_ctrl_0/txState__0[1]                                                                                                        | Inst_SOUT_Tx/uart_txd_ctrl_0/SEND_READY_TX                |                9 |             32 |         3.56 |
|  inst_clk/inst/clk_out1 | Inst_Weight_Tx/uart_txd_ctrl_0/bitIndex                                                                                                           | Inst_Weight_Tx/uart_txd_ctrl_0/txBit_i_1_n_0              |                9 |             32 |         3.56 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/vin                                                                                                                                    | LIF_unit_0/srst0                                          |                7 |             36 |         5.14 |
|  Inst_Clk_div/I_BUFG    |                                                                                                                                                   | LIF_unit_0/Core_0/current_neuron_index_int_rep[6]_i_1_n_0 |               28 |             88 |         3.14 |
|  Inst_Clk_div/I_BUFG    |                                                                                                                                                   |                                                           |               44 |            130 |         2.95 |
|  inst_clk/inst/clk_out1 |                                                                                                                                                   |                                                           |              156 |            284 |         1.82 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_prev[95]_177                                                                                                             |                                                           |              178 |            768 |         4.31 |
|  Inst_Clk_div/I_BUFG    | LIF_unit_0/Core_0/spikes_L_prev[0]_197                                                                                                            |                                                           |              194 |            768 |         3.96 |
|  inst_clk/inst/clk_out1 | LIF_unit_0/Core_0/weight_FF_prev[95]_176                                                                                                          |                                                           |              241 |           1440 |         5.98 |
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


