vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/1eec/segment_decoder.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/1eec/disp.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_EightDispControl_0_0/sim/task_design_1_EightDispControl_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/e147/xlconstant.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlconstant_1_0/sim/task_design_1_xlconstant_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_microblaze_0_0/sim/task_design_1_microblaze_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_dlmb_v10_0/sim/task_design_1_dlmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_ilmb_v10_0/sim/task_design_1_ilmb_v10_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_dlmb_bram_if_cntlr_0/sim/task_design_1_dlmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_ilmb_bram_if_cntlr_0/sim/task_design_1_ilmb_bram_if_cntlr_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_mdm_1_0/sim/task_design_1_mdm_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_rst_clk_wiz_1_100M_0/sim/task_design_1_rst_clk_wiz_1_100M_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_axi_gpio_0_0/sim/task_design_1_axi_gpio_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/c49f/xlslice.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_0_0/sim/task_design_1_xlslice_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlconstant_2_0/sim/task_design_1_xlconstant_2_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_1_0/sim/task_design_1_xlslice_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlconstant_3_0/sim/task_design_1_xlconstant_3_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_2_0/sim/task_design_1_xlslice_2_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_3_0/sim/task_design_1_xlslice_3_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_4_0/sim/task_design_1_xlslice_4_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/2e37/xlconcat.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlconcat_1_0/sim/task_design_1_xlconcat_1_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_5_0/sim/task_design_1_xlslice_5_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlconcat_2_0/sim/task_design_1_xlconcat_2_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_6_0/sim/task_design_1_xlslice_6_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_7_0/sim/task_design_1_xlslice_7_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_8_0/sim/task_design_1_xlslice_8_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_9_0/sim/task_design_1_xlslice_9_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/994b/TopUnroll.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_unroll_0_0/sim/task_design_1_unroll_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/Monitor.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/Clock_divider.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/RAM.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/RGBMux.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/VGASync.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/VGATileMatrix.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/SymbolROM.vhdl" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/cb31/compVGA.srcs/sources_1/imports/ZedBoardSorter4/TopLevelVGA.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_VGA_for_block_0_0/sim/task_design_1_VGA_for_block_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_10_0/sim/task_design_1_xlslice_10_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlslice_11_0/sim/task_design_1_xlslice_11_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/hdl/task_design_1.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlconstant_0_0/sim/task_design_1_xlconstant_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_xlconcat_0_0/sim/task_design_1_xlconcat_0_0.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ipshared/64af/FSM_max_common_divisor.srcs/sources_1/new/FSM.vhd" 
vhdl xil_defaultlib "../../../bd/task_design_1/ip/task_design_1_FSM_max_common_divisor2_0_0/sim/task_design_1_FSM_max_common_divisor2_0_0.vhd" 

nosort
