#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 15 15:31:56 2024
# Process ID: 624
# Current directory: E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1
# Command line: vivado.exe -log udp_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source udp_test.tcl -notrace
# Log file: E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1/udp_test.vdi
# Journal file: E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source udp_test.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xilinx_ETH/eth_lab1/Ethernet/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/xilinx_2019/Vivado/2019.1/data/ip'.
Command: link_design -top udp_test -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/clk_gen/clk_gen.dcp' for cell 'clk'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/axi_10g_ethernet.dcp' for cell 'mac_subsystem'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/udp_ip_0/udp_ip_0.dcp' for cell 'udp_ip_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axis_fifo/axis_fifo.dcp' for cell 'udp_ctrl/udp_axis_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/bd_9a86_xmac_0.dcp' for cell 'mac_subsystem/inst/xmac'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/bd_9a86_xpcs_0.dcp' for cell 'mac_subsystem/inst/xpcs'
INFO: [Netlist 29-17] Analyzing 1101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/synth/bd_9a86_xmac_0.xdc] for cell 'mac_subsystem/inst/xmac/inst'
Finished Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/synth/bd_9a86_xmac_0.xdc] for cell 'mac_subsystem/inst/xmac/inst'
Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0.xdc] for cell 'mac_subsystem/inst/xpcs/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0.xdc:70]
all_fanout: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1520.738 ; gain = 634.566
Finished Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0.xdc] for cell 'mac_subsystem/inst/xpcs/inst'
Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk/inst'
Finished Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/clk_gen/clk_gen_board.xdc] for cell 'clk/inst'
Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/clk_gen/clk_gen.xdc:57]
Finished Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/clk_gen/clk_gen.xdc] for cell 'clk/inst'
Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axis_fifo/axis_fifo.xdc] for cell 'udp_ctrl/udp_axis_fifo/U0'
Finished Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axis_fifo/axis_fifo.xdc] for cell 'udp_ctrl/udp_axis_fifo/U0'
Parsing XDC File [E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/constrs_1/new/physical.xdc]
Finished Parsing XDC File [E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/constrs_1/new/physical.xdc]
Parsing XDC File [E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/constrs_1/new/timing.xdc]
Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/synth/bd_9a86_xmac_0_clocks.xdc] for cell 'mac_subsystem/inst/xmac/inst'
Finished Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_0/synth/bd_9a86_xmac_0_clocks.xdc] for cell 'mac_subsystem/inst/xmac/inst'
Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_clocks.xdc] for cell 'mac_subsystem/inst/xpcs/inst'
Finished Parsing XDC File [e:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.srcs/sources_1/ip/axi_10g_ethernet/bd_0/ip/ip_1/synth/bd_9a86_xpcs_0_clocks.xdc] for cell 'mac_subsystem/inst/xpcs/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1530.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 44 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1530.438 ; gain = 1140.832
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.514 . Memory (MB): peak = 1530.438 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16cbd4388

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1530.438 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "5f23dc21ef2ded63".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "a3e29279ecedb3a4".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1701.922 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19870de34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.922 ; gain = 75.910

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 53 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: bc519866

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.922 ; gain = 75.910
INFO: [Opt 31-389] Phase Retarget created 333 cells and removed 345 cells
INFO: [Opt 31-1021] In phase Retarget, 83 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 12a3c20d2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1701.922 ; gain = 75.910
INFO: [Opt 31-389] Phase Constant propagation created 57 cells and removed 265 cells
INFO: [Opt 31-1021] In phase Constant propagation, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 13ef25a1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.922 ; gain = 75.910
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 437 cells
INFO: [Opt 31-1021] In phase Sweep, 1662 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 13ef25a1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.922 ; gain = 75.910
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 13ef25a1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.922 ; gain = 75.910
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 14496ba66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.922 ; gain = 75.910
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             333  |             345  |                                             83  |
|  Constant propagation         |              57  |             265  |                                             79  |
|  Sweep                        |               2  |             437  |                                           1662  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             75  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1701.922 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 5ed3585f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.922 ; gain = 75.910

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.605 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 49 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 41 newly gated: 6 Total Ports: 98
Ending PowerOpt Patch Enables Task | Checksum: 15803f47b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 2295.234 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15803f47b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2295.234 ; gain = 593.312

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18e4ca011

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2295.234 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 18e4ca011

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2295.234 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2295.234 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 18e4ca011

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 2295.234 ; gain = 764.797
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1/udp_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file udp_test_drc_opted.rpt -pb udp_test_drc_opted.pb -rpx udp_test_drc_opted.rpx
Command: report_drc -file udp_test_drc_opted.rpt -pb udp_test_drc_opted.pb -rpx udp_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1/udp_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port sys_clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port sys_clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (axis_reset_gen/reset_async4_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/almost_full_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_length_fifo/fifo_inst/almost_full_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[10] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[6]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[11] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[7]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[12] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[8]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[13] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[9]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[14] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[10]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[4] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[0]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[5] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[1]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[6] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[2]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[7] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[3]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[8] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[4]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[9] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[5]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[10] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[6]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[11] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[7]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[12] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[8]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[13] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[9]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[14] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[10]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[9] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[5]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_32) which is driven by a register (axis_reset_gen/reset_async4_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_32) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/almost_full_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_32) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_length_fifo/fifo_inst/almost_full_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[10] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[7]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[11] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[8]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[12] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[9]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[13] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[10]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[3] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[0]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[4] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[1]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[5] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[2]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[6] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[3]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[7] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[4]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[8] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[5]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[9] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[6]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[10] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[7]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[11] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[8]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[12] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[9]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[13] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[10]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[8] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[5]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[9] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[6]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 44 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2295.234 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fee2b715

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2295.234 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e6b23b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6e7d7aee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6e7d7aee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2295.234 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 6e7d7aee

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: a81d7162

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2295.234 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14d103b94

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2295.234 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 17f0be641

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2295.234 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17f0be641

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ee5f4e91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f6796738

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b950481d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1caadfacb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1bae8a122

Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1195c3a35

Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a5c16a15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2295.234 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1a5c16a15

Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18ed39539

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/ip_rx_inst/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 18ed39539

Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.415. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16055ea1e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.234 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16055ea1e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16055ea1e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16055ea1e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2295.234 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 18ff8440f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.234 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ff8440f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.234 ; gain = 0.000
Ending Placer Task | Checksum: 137dcb134

Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 2295.234 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1/udp_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file udp_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file udp_test_utilization_placed.rpt -pb udp_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file udp_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2295.234 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port sys_clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port sys_clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 66c701d3 ConstDB: 0 ShapeSum: d115af61 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a31d1e3b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2295.234 ; gain = 0.000
Post Restoration Checksum: NetGraph: f009925d NumContArr: b3138bde Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a31d1e3b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a31d1e3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2295.234 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a31d1e3b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2295.234 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c2a00f22

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2295.234 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.373  | TNS=0.000  | WHS=-0.259 | THS=-815.512|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 11f1545b9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2319.875 ; gain = 24.641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.373  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 161d71e6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2329.125 ; gain = 33.891
Phase 2 Router Initialization | Checksum: 1170523f6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2329.125 ; gain = 33.891

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23083
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23083
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 108d281c8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2329.582 ; gain = 34.348

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1847
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.363  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 190f06f48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2334.633 ; gain = 39.398
Phase 4 Rip-up And Reroute | Checksum: 190f06f48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2334.633 ; gain = 39.398

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 190f06f48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2334.633 ; gain = 39.398

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190f06f48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2334.633 ; gain = 39.398
Phase 5 Delay and Skew Optimization | Checksum: 190f06f48

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 2334.633 ; gain = 39.398

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 119ab8c21

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2334.633 ; gain = 39.398
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.363  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 191ee79b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2334.633 ; gain = 39.398
Phase 6 Post Hold Fix | Checksum: 191ee79b3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2334.633 ; gain = 39.398

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.20227 %
  Global Horizontal Routing Utilization  = 1.70822 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: febc1328

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2334.633 ; gain = 39.398

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: febc1328

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2334.633 ; gain = 39.398

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: dacb408c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2334.633 ; gain = 39.398

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.363  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: dacb408c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2334.633 ; gain = 39.398
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2334.633 ; gain = 39.398

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2334.633 ; gain = 39.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2334.633 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2334.973 ; gain = 0.340
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1/udp_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file udp_test_drc_routed.rpt -pb udp_test_drc_routed.pb -rpx udp_test_drc_routed.rpx
Command: report_drc -file udp_test_drc_routed.rpt -pb udp_test_drc_routed.pb -rpx udp_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1/udp_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file udp_test_methodology_drc_routed.rpt -pb udp_test_methodology_drc_routed.pb -rpx udp_test_methodology_drc_routed.rpx
Command: report_methodology -file udp_test_methodology_drc_routed.rpt -pb udp_test_methodology_drc_routed.pb -rpx udp_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/xilinx_ETH/eth_lab1/Ethernet/xtg_ex/xtg_ex.runs/impl_1/udp_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file udp_test_power_routed.rpt -pb udp_test_power_summary_routed.pb -rpx udp_test_power_routed.rpx
Command: report_power -file udp_test_power_routed.rpt -pb udp_test_power_summary_routed.pb -rpx udp_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
119 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file udp_test_route_status.rpt -pb udp_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file udp_test_timing_summary_routed.rpt -pb udp_test_timing_summary_routed.pb -rpx udp_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file udp_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file udp_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file udp_test_bus_skew_routed.rpt -pb udp_test_bus_skew_routed.pb -rpx udp_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force udp_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port sys_clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port sys_clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (axis_reset_gen/reset_async4_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/almost_full_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_33) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_length_fifo/fifo_inst/almost_full_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[10] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[6]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[11] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[7]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[12] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[8]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[13] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[9]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[14] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[10]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[4] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[0]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[5] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[1]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[6] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[2]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[7] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[3]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[8] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[4]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRARDADDR[9] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[5]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[10] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[6]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[11] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[7]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[12] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[8]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[13] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[9]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[14] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[10]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_0/ADDRBWRADDR[9] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[5]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_32) which is driven by a register (axis_reset_gen/reset_async4_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_32) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_data_fifo/fifo_inst/almost_full_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_32) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_tx_top_inst/udp_inst/udp_length_fifo/fifo_inst/almost_full_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[10] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[7]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[11] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[8]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[12] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[9]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[13] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[10]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[3] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[0]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[4] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[1]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[5] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[2]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[6] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[3]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[7] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[4]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[8] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[5]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRARDADDR[9] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_1[6]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[10] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[7]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[11] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[8]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[12] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[9]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[13] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[10]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[8] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[5]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4 has an input control pin udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4/ADDRBWRADDR[9] (net: udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/dpram_std/ram_reg_4_2[6]) which is driven by a register (udp_ip_inst/inst/udp_ip_inst/frame_rx_top_inst/udp_rx_inst/udp_data_fifo/fifo_inst/raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 46 net(s) have no routable loads. The problem bus(es) and/or net(s) are udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, udp_ctrl/udp_axis_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 44 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 46 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./udp_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2936.285 ; gain = 546.348
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 15:34:23 2024...
