# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Adder_3_bit.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/D_FF.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Decoder_2_to_4.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Decoder_3_to_8.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/FA.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/HA.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Inst_Decoder.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/LUT_16_7.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/MUX_2_1.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_3_bit.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/MUX_2_WAY_4_BIT.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/M_P.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Mux_8_to_1.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Mux_8_way_4.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/PC.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/REGISTER_BANK.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/ROM.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Reg_D_FF.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Seven_Seg.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/Slow_Clk.vhd" \
"../../../../MicroP_test.srcs/sim_1/imports/New folder/M_P_TB.vhd" \

# Do not sort compile order
nosort
