

================================================================
== Vitis HLS Report for 'MUL_MOD'
================================================================
* Date:           Wed Feb  5 12:49:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.056 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       14|       14|  98.000 ns|  98.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    623|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     670|     48|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|    1302|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   12|    1972|    845|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+----+----+-----+
    |mul_14ns_16ns_30_2_0_U194  |mul_14ns_16ns_30_2_0  |        0|   1|  67|   2|    0|
    |mul_15ns_16ns_31_2_1_U203  |mul_15ns_16ns_31_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U192  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U193  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U196  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U197  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U198  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U199  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U201  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mul_16ns_16ns_32_2_1_U202  |mul_16ns_16ns_32_2_1  |        0|   1|  67|   2|    0|
    |mux_3_2_20_1_1_U195        |mux_3_2_20_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_31_1_1_U200        |mux_3_2_31_1_1        |        0|   0|   0|  14|    0|
    +---------------------------+----------------------+---------+----+----+----+-----+
    |Total                      |                      |        0|  10| 670|  48|    0|
    +---------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    +---------------------------------------+----------------------------------+--------------+
    |                Instance               |              Module              |  Expression  |
    +---------------------------------------+----------------------------------+--------------+
    |mac_muladd_14ns_16ns_32ns_33_4_0_U204  |mac_muladd_14ns_16ns_32ns_33_4_0  |  i0 * i1 + i2|
    |mac_muladd_16ns_15ns_32ns_33_4_1_U205  |mac_muladd_16ns_15ns_32ns_33_4_1  |  i0 * i1 + i2|
    +---------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln30_5_fu_317_p2      |         +|   0|  0|  40|          33|          33|
    |add_ln30_7_fu_313_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln74_fu_359_p2        |         +|   0|  0|  55|          48|          48|
    |res_mult_fu_210_p2        |         +|   0|  0|  70|          63|          63|
    |res_mult_shift_fu_353_p2  |         +|   0|  0|  71|          64|          64|
    |res_shift_fu_464_p2       |         -|   0|  0|  71|          64|          64|
    |sub_ln85_fu_481_p2        |         -|   0|  0|  71|          64|          64|
    |sub_ln89_fu_489_p2        |         -|   0|  0|  71|          64|          64|
    |sub_ln90_fu_505_p2        |         -|   0|  0|  71|          64|          64|
    |select_ln92_3_fu_545_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln92_fu_537_p3     |    select|   0|  0|  32|           1|          32|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 623|         498|         560|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_return  |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|   32|         96|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |MOD_INDEX_int_reg                 |   2|   0|    2|          0|
    |MOD_INDEX_read_reg_569            |   2|   0|    2|          0|
    |add_ln30_5_reg_704                |  33|   0|   33|          0|
    |add_ln30_6_reg_784                |  33|   0|   33|          0|
    |add_ln30_7_reg_699                |  32|   0|   32|          0|
    |add_ln30_reg_627                  |  33|   0|   33|          0|
    |ap_ce_reg                         |   1|   0|    1|          0|
    |ap_return_int_reg                 |  32|   0|   32|          0|
    |input1_high_3_reg_642             |  16|   0|   16|          0|
    |input1_low_5_reg_637              |  16|   0|   16|          0|
    |input1_val_int_reg                |  32|   0|   32|          0|
    |input2_val_int_reg                |  19|   0|   19|          0|
    |mod_reg_721                       |  31|   0|   31|          0|
    |res_mult_reg_632                  |  63|   0|   63|          0|
    |res_mult_shift_part_reg_709       |  16|   0|   16|          0|
    |res_shift_reg_779                 |  64|   0|   64|          0|
    |res_shift_reg_779_pp0_iter12_reg  |  64|   0|   64|          0|
    |sub_ln85_reg_789                  |  64|   0|   64|          0|
    |temp1_5_reg_671                   |  32|   0|   32|          0|
    |temp1_5_reg_671_pp0_iter7_reg     |  32|   0|   32|          0|
    |temp1_6_reg_759                   |  32|   0|   32|          0|
    |temp1_reg_607                     |  32|   0|   32|          0|
    |temp2_5_reg_677                   |  32|   0|   32|          0|
    |temp3_5_reg_683                   |  32|   0|   32|          0|
    |temp3_6_reg_764                   |  32|   0|   32|          0|
    |temp3_reg_612                     |  32|   0|   32|          0|
    |temp4_5_reg_689                   |  32|   0|   32|          0|
    |temp4_5_reg_689_pp0_iter7_reg     |  32|   0|   32|          0|
    |temp4_6_reg_769                   |  31|   0|   31|          0|
    |temp4_reg_617                     |  30|   0|   30|          0|
    |trunc_ln29_reg_694                |  16|   0|   16|          0|
    |trunc_ln29_reg_694_pp0_iter7_reg  |  16|   0|   16|          0|
    |trunc_ln_reg_715                  |  16|   0|   16|          0|
    |MOD_INDEX_read_reg_569            |  64|  32|    2|          0|
    |mod_reg_721                       |  64|  32|   31|          0|
    |res_mult_reg_632                  |  64|  32|   63|          0|
    |temp1_reg_607                     |  64|  32|   32|          0|
    |temp4_reg_617                     |  64|  32|   30|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1302| 160| 1140|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|       MUL_MOD|  return value|
|ap_ce       |   in|    1|  ap_ctrl_hs|       MUL_MOD|  return value|
|input1_val  |   in|   32|     ap_none|    input1_val|        scalar|
|input2_val  |   in|   19|     ap_none|    input2_val|        scalar|
|MOD_INDEX   |   in|    2|     ap_none|     MOD_INDEX|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.34>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX" [Arithmetic.cpp:62]   --->   Operation 16 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input2_val_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %input2_val" [Arithmetic.cpp:62]   --->   Operation 17 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val" [Arithmetic.cpp:62]   --->   Operation 18 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input2_low = trunc i19 %input2_val_read" [Arithmetic.cpp:62]   --->   Operation 19 'trunc' 'input2_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input1_low = trunc i32 %input1_val_read" [Arithmetic.cpp:62]   --->   Operation 20 'trunc' 'input1_low' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %input1_low" [Arithmetic.cpp:17->Arithmetic.cpp:69]   --->   Operation 21 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i16 %input1_low" [Arithmetic.cpp:17->Arithmetic.cpp:69]   --->   Operation 22 'zext' 'zext_ln17_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input1_high = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %input1_val_read, i32 16, i32 31" [Arithmetic.cpp:18->Arithmetic.cpp:69]   --->   Operation 23 'partselect' 'input1_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i16 %input1_high" [Arithmetic.cpp:18->Arithmetic.cpp:69]   --->   Operation 24 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %input1_high" [Arithmetic.cpp:18->Arithmetic.cpp:69]   --->   Operation 25 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i16 %input2_low" [Arithmetic.cpp:19->Arithmetic.cpp:69]   --->   Operation 26 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input2_high = partselect i3 @_ssdm_op_PartSelect.i3.i19.i32.i32, i19 %input2_val_read, i32 16, i32 18" [Arithmetic.cpp:20->Arithmetic.cpp:69]   --->   Operation 27 'partselect' 'input2_high' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i3 %input2_high" [Arithmetic.cpp:20->Arithmetic.cpp:69]   --->   Operation 28 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i14 %sext_ln20" [Arithmetic.cpp:20->Arithmetic.cpp:69]   --->   Operation 29 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.34ns)   --->   "%temp1 = mul i32 %zext_ln19, i32 %zext_ln17" [Arithmetic.cpp:22->Arithmetic.cpp:69]   --->   Operation 30 'mul' 'temp1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [3/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp2 = mul i30 %zext_ln20, i30 %zext_ln17_7" [Arithmetic.cpp:23->Arithmetic.cpp:69]   --->   Operation 31 'mul' 'temp2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [2/2] (3.34ns)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18_3" [Arithmetic.cpp:24->Arithmetic.cpp:69]   --->   Operation 32 'mul' 'temp3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [2/2] (3.34ns)   --->   "%temp4 = mul i30 %zext_ln20, i30 %zext_ln18" [Arithmetic.cpp:25->Arithmetic.cpp:69]   --->   Operation 33 'mul' 'temp4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.34>
ST_2 : Operation 34 [1/2] (3.34ns)   --->   "%temp1 = mul i32 %zext_ln19, i32 %zext_ln17" [Arithmetic.cpp:22->Arithmetic.cpp:69]   --->   Operation 34 'mul' 'temp1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [2/3] (1.05ns) (grouped into DSP with root node add_ln30)   --->   "%temp2 = mul i30 %zext_ln20, i30 %zext_ln17_7" [Arithmetic.cpp:23->Arithmetic.cpp:69]   --->   Operation 35 'mul' 'temp2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/2] (3.34ns)   --->   "%temp3 = mul i32 %zext_ln19, i32 %zext_ln18_3" [Arithmetic.cpp:24->Arithmetic.cpp:69]   --->   Operation 36 'mul' 'temp3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/2] (3.34ns)   --->   "%temp4 = mul i30 %zext_ln20, i30 %zext_ln18" [Arithmetic.cpp:25->Arithmetic.cpp:69]   --->   Operation 37 'mul' 'temp4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.10>
ST_3 : Operation 38 [1/3] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%temp2 = mul i30 %zext_ln20, i30 %zext_ln17_7" [Arithmetic.cpp:23->Arithmetic.cpp:69]   --->   Operation 38 'mul' 'temp2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into DSP with root node add_ln30)   --->   "%zext_ln30 = zext i30 %temp2" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 39 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln30_11 = zext i32 %temp3" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 40 'zext' 'zext_ln30_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_11" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 41 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 42 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30 = add i33 %zext_ln30, i33 %zext_ln30_11" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 42 'add' 'add_ln30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sum1 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i30.i32, i30 %temp4, i32 %temp1" [Arithmetic.cpp:29->Arithmetic.cpp:69]   --->   Operation 43 'bitconcatenate' 'sum1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i62 %sum1" [Arithmetic.cpp:28->Arithmetic.cpp:69]   --->   Operation 44 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%sum2 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:69]   --->   Operation 45 'bitconcatenate' 'sum2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i49 %sum2" [Arithmetic.cpp:28->Arithmetic.cpp:69]   --->   Operation 46 'zext' 'zext_ln28_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (3.46ns)   --->   "%res_mult = add i63 %zext_ln28, i63 %zext_ln28_7" [Arithmetic.cpp:32->Arithmetic.cpp:69]   --->   Operation 47 'add' 'res_mult' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%input1_low_5 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %res_mult, i32 30, i32 45" [Arithmetic.cpp:73]   --->   Operation 48 'partselect' 'input1_low_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%input1_high_3 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %res_mult, i32 46, i32 61" [Arithmetic.cpp:18->Arithmetic.cpp:75]   --->   Operation 49 'partselect' 'input1_high_3' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.05>
ST_6 : Operation 50 [1/1] (1.70ns)   --->   "%m = mux i20 @_ssdm_op_Mux.ap_auto.3i20.i2, i20 1015804, i20 753680, i20 524347, i2 %MOD_INDEX_read" [Arithmetic.cpp:64]   --->   Operation 50 'mux' 'm' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%input2_low_5 = trunc i20 %m" [Arithmetic.cpp:64]   --->   Operation 51 'trunc' 'input2_low_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i16 %input1_low_5" [Arithmetic.cpp:17->Arithmetic.cpp:75]   --->   Operation 52 'zext' 'zext_ln17_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i16 %input1_high_3" [Arithmetic.cpp:18->Arithmetic.cpp:75]   --->   Operation 53 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i16 %input2_low_5" [Arithmetic.cpp:19->Arithmetic.cpp:75]   --->   Operation 54 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%input2_high_5 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %m, i32 16, i32 19" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 55 'partselect' 'input2_high_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i4 %input2_high_5" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 56 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln20_5 = zext i16 %sext_ln20_1" [Arithmetic.cpp:20->Arithmetic.cpp:75]   --->   Operation 57 'zext' 'zext_ln20_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (3.34ns)   --->   "%temp1_5 = mul i32 %zext_ln17_8, i32 %zext_ln19_5" [Arithmetic.cpp:22->Arithmetic.cpp:75]   --->   Operation 58 'mul' 'temp1_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [2/2] (3.34ns)   --->   "%temp2_5 = mul i32 %zext_ln17_8, i32 %zext_ln20_5" [Arithmetic.cpp:23->Arithmetic.cpp:75]   --->   Operation 59 'mul' 'temp2_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [2/2] (3.34ns)   --->   "%temp3_5 = mul i32 %zext_ln18_4, i32 %zext_ln19_5" [Arithmetic.cpp:24->Arithmetic.cpp:75]   --->   Operation 60 'mul' 'temp3_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [2/2] (3.34ns)   --->   "%temp4_5 = mul i32 %zext_ln18_4, i32 %zext_ln20_5" [Arithmetic.cpp:25->Arithmetic.cpp:75]   --->   Operation 61 'mul' 'temp4_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 62 [1/2] (3.34ns)   --->   "%temp1_5 = mul i32 %zext_ln17_8, i32 %zext_ln19_5" [Arithmetic.cpp:22->Arithmetic.cpp:75]   --->   Operation 62 'mul' 'temp1_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/2] (3.34ns)   --->   "%temp2_5 = mul i32 %zext_ln17_8, i32 %zext_ln20_5" [Arithmetic.cpp:23->Arithmetic.cpp:75]   --->   Operation 63 'mul' 'temp2_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/2] (3.34ns)   --->   "%temp3_5 = mul i32 %zext_ln18_4, i32 %zext_ln19_5" [Arithmetic.cpp:24->Arithmetic.cpp:75]   --->   Operation 64 'mul' 'temp3_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/2] (3.34ns)   --->   "%temp4_5 = mul i32 %zext_ln18_4, i32 %zext_ln20_5" [Arithmetic.cpp:25->Arithmetic.cpp:75]   --->   Operation 65 'mul' 'temp4_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %temp4_5" [Arithmetic.cpp:29->Arithmetic.cpp:75]   --->   Operation 66 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln30_12 = zext i32 %temp2_5" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 67 'zext' 'zext_ln30_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln30_13 = zext i32 %temp3_5" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 68 'zext' 'zext_ln30_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln30_7 = add i32 %temp2_5, i32 %temp3_5" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 69 'add' 'add_ln30_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (2.55ns)   --->   "%add_ln30_5 = add i33 %zext_ln30_12, i33 %zext_ln30_13" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 70 'add' 'add_ln30_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.52>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%sum1_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %temp4_5, i32 %temp1_5" [Arithmetic.cpp:29->Arithmetic.cpp:75]   --->   Operation 71 'bitconcatenate' 'sum1_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%sum2_5 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_5, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:75]   --->   Operation 72 'bitconcatenate' 'sum2_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i49 %sum2_5" [Arithmetic.cpp:28->Arithmetic.cpp:75]   --->   Operation 73 'zext' 'zext_ln28_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln29, i32 %temp1_5" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 74 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln9 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %add_ln30_7, i16 0" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 75 'bitconcatenate' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (3.52ns)   --->   "%res_mult_shift = add i64 %zext_ln28_8, i64 %sum1_5" [Arithmetic.cpp:32->Arithmetic.cpp:75]   --->   Operation 76 'add' 'res_mult_shift' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (3.10ns)   --->   "%add_ln74 = add i48 %trunc_ln9, i48 %tmp" [Arithmetic.cpp:74]   --->   Operation 77 'add' 'add_ln74' <Predicate = true> <Delay = 3.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%res_mult_shift_part = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %add_ln74, i32 32, i32 47" [Arithmetic.cpp:80]   --->   Operation 78 'partselect' 'res_mult_shift_part' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %res_mult_shift, i32 48, i32 63" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 79 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.05>
ST_10 : Operation 80 [1/1] (1.70ns)   --->   "%mod = mux i31 @_ssdm_op_Mux.ap_auto.3i31.i2, i31 1073750017, i31 1073815553, i31 1073872897, i2 %MOD_INDEX_read" [Arithmetic.cpp:89]   --->   Operation 80 'mux' 'mod' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%input2_low_6 = trunc i31 %mod" [Arithmetic.cpp:62]   --->   Operation 81 'trunc' 'input2_low_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:81]   --->   Operation 82 'zext' 'zext_ln17_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln17_10 = zext i16 %res_mult_shift_part" [Arithmetic.cpp:17->Arithmetic.cpp:81]   --->   Operation 83 'zext' 'zext_ln17_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i16 %input2_low_6" [Arithmetic.cpp:19->Arithmetic.cpp:81]   --->   Operation 84 'zext' 'zext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%input2_high_6 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %mod, i32 16, i32 30" [Arithmetic.cpp:20->Arithmetic.cpp:81]   --->   Operation 85 'partselect' 'input2_high_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln20_6 = zext i15 %input2_high_6" [Arithmetic.cpp:20->Arithmetic.cpp:81]   --->   Operation 86 'zext' 'zext_ln20_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [2/2] (3.34ns)   --->   "%temp1_6 = mul i32 %zext_ln17_9, i32 %zext_ln19_6" [Arithmetic.cpp:22->Arithmetic.cpp:81]   --->   Operation 87 'mul' 'temp1_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [3/3] (1.05ns) (grouped into DSP with root node add_ln30_6)   --->   "%temp2_6 = mul i31 %zext_ln17_10, i31 %zext_ln20_6" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 88 'mul' 'temp2_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %trunc_ln" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 89 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i16 %trunc_ln" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 90 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [2/2] (3.34ns)   --->   "%temp3_6 = mul i32 %zext_ln19_6, i32 %zext_ln24" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 91 'mul' 'temp3_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [2/2] (3.34ns)   --->   "%temp4_6 = mul i31 %zext_ln20_6, i31 %zext_ln24_3" [Arithmetic.cpp:25->Arithmetic.cpp:81]   --->   Operation 92 'mul' 'temp4_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 93 [1/2] (3.34ns)   --->   "%temp1_6 = mul i32 %zext_ln17_9, i32 %zext_ln19_6" [Arithmetic.cpp:22->Arithmetic.cpp:81]   --->   Operation 93 'mul' 'temp1_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [2/3] (1.05ns) (grouped into DSP with root node add_ln30_6)   --->   "%temp2_6 = mul i31 %zext_ln17_10, i31 %zext_ln20_6" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 94 'mul' 'temp2_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 95 [1/2] (3.34ns)   --->   "%temp3_6 = mul i32 %zext_ln19_6, i32 %zext_ln24" [Arithmetic.cpp:24->Arithmetic.cpp:81]   --->   Operation 95 'mul' 'temp3_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/2] (3.34ns)   --->   "%temp4_6 = mul i31 %zext_ln20_6, i31 %zext_ln24_3" [Arithmetic.cpp:25->Arithmetic.cpp:81]   --->   Operation 96 'mul' 'temp4_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.49>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i63 %res_mult" [Arithmetic.cpp:68]   --->   Operation 97 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node add_ln30_6)   --->   "%temp2_6 = mul i31 %zext_ln17_10, i31 %zext_ln20_6" [Arithmetic.cpp:23->Arithmetic.cpp:81]   --->   Operation 98 'mul' 'temp2_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%sum1_6 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i31.i32, i31 %temp4_6, i32 %temp1_6" [Arithmetic.cpp:29->Arithmetic.cpp:81]   --->   Operation 99 'bitconcatenate' 'sum1_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i63 %sum1_6" [Arithmetic.cpp:28->Arithmetic.cpp:81]   --->   Operation 100 'zext' 'zext_ln28_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_6)   --->   "%zext_ln30_14 = zext i31 %temp2_6" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 101 'zext' 'zext_ln30_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln30_15 = zext i32 %temp3_6" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 102 'zext' 'zext_ln30_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_6 = add i33 %zext_ln30_14, i33 %zext_ln30_15" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 103 'add' 'add_ln30_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 104 [1/1] (3.49ns)   --->   "%res_shift = sub i64 %zext_ln68, i64 %zext_ln28_9" [Arithmetic.cpp:32->Arithmetic.cpp:81]   --->   Operation 104 'sub' 'res_shift' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.10>
ST_13 : Operation 105 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln30_6 = add i33 %zext_ln30_14, i33 %zext_ln30_15" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 105 'add' 'add_ln30_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 3.52>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%sum2_6 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i33.i16, i33 %add_ln30_6, i16 0" [Arithmetic.cpp:30->Arithmetic.cpp:81]   --->   Operation 106 'bitconcatenate' 'sum2_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i49 %sum2_6" [Arithmetic.cpp:28->Arithmetic.cpp:81]   --->   Operation 107 'zext' 'zext_ln28_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (3.52ns)   --->   "%sub_ln85 = sub i64 %res_shift, i64 %zext_ln28_10" [Arithmetic.cpp:85]   --->   Operation 108 'sub' 'sub_ln85' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.21>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [Arithmetic.cpp:62]   --->   Operation 109 'specpipeline' 'specpipeline_ln62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i31 %mod" [Arithmetic.cpp:89]   --->   Operation 110 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (3.52ns)   --->   "%sub_ln89 = sub i64 %sub_ln85, i64 %zext_ln89" [Arithmetic.cpp:89]   --->   Operation 111 'sub' 'sub_ln89' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln90_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mod, i1 0" [Arithmetic.cpp:90]   --->   Operation 112 'bitconcatenate' 'zext_ln90_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i32 %zext_ln90_cast" [Arithmetic.cpp:90]   --->   Operation 113 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (3.52ns)   --->   "%sub_ln90 = sub i64 %sub_ln85, i64 %zext_ln90" [Arithmetic.cpp:90]   --->   Operation 114 'sub' 'sub_ln90' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln89, i32 63" [Arithmetic.cpp:92]   --->   Operation 115 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %sub_ln90, i32 63" [Arithmetic.cpp:92]   --->   Operation 116 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%trunc_ln92 = trunc i64 %sub_ln85" [Arithmetic.cpp:92]   --->   Operation 117 'trunc' 'trunc_ln92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%trunc_ln92_5 = trunc i64 %sub_ln89" [Arithmetic.cpp:92]   --->   Operation 118 'trunc' 'trunc_ln92_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%trunc_ln92_6 = trunc i64 %sub_ln90" [Arithmetic.cpp:92]   --->   Operation 119 'trunc' 'trunc_ln92_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln92_3)   --->   "%select_ln92 = select i1 %tmp_6, i32 %trunc_ln92_5, i32 %trunc_ln92_6" [Arithmetic.cpp:92]   --->   Operation 120 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln92_3 = select i1 %tmp_5, i32 %trunc_ln92, i32 %select_ln92" [Arithmetic.cpp:92]   --->   Operation 121 'select' 'select_ln92_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln94 = ret i32 %select_ln92_3" [Arithmetic.cpp:94]   --->   Operation 122 'ret' 'ret_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MOD_INDEX_read      (read          ) [ 0111111111100000]
input2_val_read     (read          ) [ 0000000000000000]
input1_val_read     (read          ) [ 0000000000000000]
input2_low          (trunc         ) [ 0000000000000000]
input1_low          (trunc         ) [ 0000000000000000]
zext_ln17           (zext          ) [ 0110000000000000]
zext_ln17_7         (zext          ) [ 0111000000000000]
input1_high         (partselect    ) [ 0000000000000000]
zext_ln18_3         (zext          ) [ 0110000000000000]
zext_ln18           (zext          ) [ 0110000000000000]
zext_ln19           (zext          ) [ 0110000000000000]
input2_high         (partselect    ) [ 0000000000000000]
sext_ln20           (sext          ) [ 0000000000000000]
zext_ln20           (zext          ) [ 0111000000000000]
temp1               (mul           ) [ 0101110000000000]
temp3               (mul           ) [ 0101000000000000]
temp4               (mul           ) [ 0101110000000000]
temp2               (mul           ) [ 0000000000000000]
zext_ln30           (zext          ) [ 0100100000000000]
zext_ln30_11        (zext          ) [ 0100100000000000]
add_ln30            (add           ) [ 0100010000000000]
sum1                (bitconcatenate) [ 0000000000000000]
zext_ln28           (zext          ) [ 0000000000000000]
sum2                (bitconcatenate) [ 0000000000000000]
zext_ln28_7         (zext          ) [ 0000000000000000]
res_mult            (add           ) [ 0100001111111000]
input1_low_5        (partselect    ) [ 0100001000000000]
input1_high_3       (partselect    ) [ 0100001000000000]
m                   (mux           ) [ 0000000000000000]
input2_low_5        (trunc         ) [ 0000000000000000]
zext_ln17_8         (zext          ) [ 0100000100000000]
zext_ln18_4         (zext          ) [ 0100000100000000]
zext_ln19_5         (zext          ) [ 0100000100000000]
input2_high_5       (partselect    ) [ 0000000000000000]
sext_ln20_1         (sext          ) [ 0000000000000000]
zext_ln20_5         (zext          ) [ 0100000100000000]
temp1_5             (mul           ) [ 0100000011000000]
temp2_5             (mul           ) [ 0100000010000000]
temp3_5             (mul           ) [ 0100000010000000]
temp4_5             (mul           ) [ 0100000011000000]
trunc_ln29          (trunc         ) [ 0100000011000000]
zext_ln30_12        (zext          ) [ 0000000000000000]
zext_ln30_13        (zext          ) [ 0000000000000000]
add_ln30_7          (add           ) [ 0100000001000000]
add_ln30_5          (add           ) [ 0100000001000000]
sum1_5              (bitconcatenate) [ 0000000000000000]
sum2_5              (bitconcatenate) [ 0000000000000000]
zext_ln28_8         (zext          ) [ 0000000000000000]
tmp                 (bitconcatenate) [ 0000000000000000]
trunc_ln9           (bitconcatenate) [ 0000000000000000]
res_mult_shift      (add           ) [ 0000000000000000]
add_ln74            (add           ) [ 0000000000000000]
res_mult_shift_part (partselect    ) [ 0100000000100000]
trunc_ln            (partselect    ) [ 0100000000100000]
mod                 (mux           ) [ 0100000000011111]
input2_low_6        (trunc         ) [ 0000000000000000]
zext_ln17_9         (zext          ) [ 0100000000010000]
zext_ln17_10        (zext          ) [ 0100000000011000]
zext_ln19_6         (zext          ) [ 0100000000010000]
input2_high_6       (partselect    ) [ 0000000000000000]
zext_ln20_6         (zext          ) [ 0100000000011000]
zext_ln24           (zext          ) [ 0100000000010000]
zext_ln24_3         (zext          ) [ 0100000000010000]
temp1_6             (mul           ) [ 0100000000001000]
temp3_6             (mul           ) [ 0100000000001000]
temp4_6             (mul           ) [ 0100000000001000]
zext_ln68           (zext          ) [ 0000000000000000]
temp2_6             (mul           ) [ 0000000000000000]
sum1_6              (bitconcatenate) [ 0000000000000000]
zext_ln28_9         (zext          ) [ 0000000000000000]
zext_ln30_14        (zext          ) [ 0100000000000100]
zext_ln30_15        (zext          ) [ 0100000000000100]
res_shift           (sub           ) [ 0100000000000110]
add_ln30_6          (add           ) [ 0100000000000010]
sum2_6              (bitconcatenate) [ 0000000000000000]
zext_ln28_10        (zext          ) [ 0000000000000000]
sub_ln85            (sub           ) [ 0100000000000001]
specpipeline_ln62   (specpipeline  ) [ 0000000000000000]
zext_ln89           (zext          ) [ 0000000000000000]
sub_ln89            (sub           ) [ 0000000000000000]
zext_ln90_cast      (bitconcatenate) [ 0000000000000000]
zext_ln90           (zext          ) [ 0000000000000000]
sub_ln90            (sub           ) [ 0000000000000000]
tmp_5               (bitselect     ) [ 0000000000000000]
tmp_6               (bitselect     ) [ 0000000000000000]
trunc_ln92          (trunc         ) [ 0000000000000000]
trunc_ln92_5        (trunc         ) [ 0000000000000000]
trunc_ln92_6        (trunc         ) [ 0000000000000000]
select_ln92         (select        ) [ 0000000000000000]
select_ln92_3       (select        ) [ 0000000000000000]
ret_ln94            (ret           ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i62.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i33.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i20.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i31.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="MOD_INDEX_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input2_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="19" slack="0"/>
<pin id="102" dir="0" index="1" bw="19" slack="0"/>
<pin id="103" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input1_val_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input2_low_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="19" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input1_low_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input1_low/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln17_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln17_7_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_7/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input1_high_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="6" slack="0"/>
<pin id="132" dir="0" index="3" bw="6" slack="0"/>
<pin id="133" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln18_3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln18_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln19_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input2_high_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="0" index="1" bw="19" slack="0"/>
<pin id="153" dir="0" index="2" bw="6" slack="0"/>
<pin id="154" dir="0" index="3" bw="6" slack="0"/>
<pin id="155" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln20_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln20_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="0"/>
<pin id="166" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="14" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="30" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln30_11_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_11/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sum1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="62" slack="0"/>
<pin id="191" dir="0" index="1" bw="30" slack="3"/>
<pin id="192" dir="0" index="2" bw="32" slack="3"/>
<pin id="193" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln28_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="62" slack="0"/>
<pin id="197" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sum2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="49" slack="0"/>
<pin id="201" dir="0" index="1" bw="33" slack="1"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln28_7_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="49" slack="0"/>
<pin id="208" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="res_mult_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="62" slack="0"/>
<pin id="212" dir="0" index="1" bw="49" slack="0"/>
<pin id="213" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input1_low_5_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="63" slack="0"/>
<pin id="219" dir="0" index="2" bw="6" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_low_5/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="input1_high_3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="63" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="0" index="3" bw="7" slack="0"/>
<pin id="231" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input1_high_3/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="m_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="20" slack="0"/>
<pin id="238" dir="0" index="1" bw="17" slack="0"/>
<pin id="239" dir="0" index="2" bw="20" slack="0"/>
<pin id="240" dir="0" index="3" bw="20" slack="0"/>
<pin id="241" dir="0" index="4" bw="2" slack="5"/>
<pin id="242" dir="1" index="5" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="input2_low_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="20" slack="0"/>
<pin id="249" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_5/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln17_8_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_8/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln18_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln19_5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_5/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="input2_high_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="0"/>
<pin id="263" dir="0" index="1" bw="20" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_5/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln20_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln20_5_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_5/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_5/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp2_5/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_5/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_5/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln29_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln30_12_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_12/8 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln30_13_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_13/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln30_7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="0" index="1" bw="32" slack="1"/>
<pin id="316" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_7/8 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln30_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_5/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sum1_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="64" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2"/>
<pin id="326" dir="0" index="2" bw="32" slack="2"/>
<pin id="327" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_5/9 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sum2_5_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="49" slack="0"/>
<pin id="331" dir="0" index="1" bw="33" slack="1"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_5/9 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln28_8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="49" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_8/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="48" slack="0"/>
<pin id="342" dir="0" index="1" bw="16" slack="2"/>
<pin id="343" dir="0" index="2" bw="32" slack="2"/>
<pin id="344" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln9_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="48" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="1"/>
<pin id="349" dir="0" index="2" bw="1" slack="0"/>
<pin id="350" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln9/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="res_mult_shift_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="49" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_mult_shift/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln74_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="48" slack="0"/>
<pin id="361" dir="0" index="1" bw="48" slack="0"/>
<pin id="362" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="res_mult_shift_part_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="48" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="0" index="3" bw="7" slack="0"/>
<pin id="370" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_mult_shift_part/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="mod_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="31" slack="0"/>
<pin id="387" dir="0" index="1" bw="31" slack="0"/>
<pin id="388" dir="0" index="2" bw="31" slack="0"/>
<pin id="389" dir="0" index="3" bw="31" slack="0"/>
<pin id="390" dir="0" index="4" bw="2" slack="9"/>
<pin id="391" dir="1" index="5" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="mod/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="input2_low_6_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input2_low_6/10 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln17_9_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_9/10 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln17_10_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="1"/>
<pin id="405" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_10/10 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln19_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_6/10 "/>
</bind>
</comp>

<comp id="410" class="1004" name="input2_high_6_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="15" slack="0"/>
<pin id="412" dir="0" index="1" bw="31" slack="0"/>
<pin id="413" dir="0" index="2" bw="6" slack="0"/>
<pin id="414" dir="0" index="3" bw="6" slack="0"/>
<pin id="415" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input2_high_6/10 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln20_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="15" slack="0"/>
<pin id="422" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_6/10 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp1_6/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln24_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/10 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln24_3_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp3_6/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="15" slack="0"/>
<pin id="444" dir="0" index="1" bw="16" slack="0"/>
<pin id="445" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp4_6/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="zext_ln68_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="63" slack="7"/>
<pin id="450" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/12 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sum1_6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="63" slack="0"/>
<pin id="453" dir="0" index="1" bw="31" slack="1"/>
<pin id="454" dir="0" index="2" bw="32" slack="1"/>
<pin id="455" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum1_6/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln28_9_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="63" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_9/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln30_15_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_15/12 "/>
</bind>
</comp>

<comp id="464" class="1004" name="res_shift_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="63" slack="0"/>
<pin id="466" dir="0" index="1" bw="63" slack="0"/>
<pin id="467" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res_shift/12 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sum2_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="49" slack="0"/>
<pin id="472" dir="0" index="1" bw="33" slack="1"/>
<pin id="473" dir="0" index="2" bw="1" slack="0"/>
<pin id="474" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum2_6/14 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln28_10_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="49" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_10/14 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sub_ln85_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="2"/>
<pin id="483" dir="0" index="1" bw="49" slack="0"/>
<pin id="484" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln85/14 "/>
</bind>
</comp>

<comp id="486" class="1004" name="zext_ln89_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="31" slack="5"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/15 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sub_ln89_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="64" slack="1"/>
<pin id="491" dir="0" index="1" bw="31" slack="0"/>
<pin id="492" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/15 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln90_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="31" slack="5"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln90_cast/15 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln90_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/15 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sub_ln90_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/15 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_5_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="0" index="2" bw="7" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="0" index="2" bw="7" slack="0"/>
<pin id="522" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/15 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln92_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92/15 "/>
</bind>
</comp>

<comp id="529" class="1004" name="trunc_ln92_5_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="64" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_5/15 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln92_6_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln92_6/15 "/>
</bind>
</comp>

<comp id="537" class="1004" name="select_ln92_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92/15 "/>
</bind>
</comp>

<comp id="545" class="1004" name="select_ln92_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="0" index="2" bw="32" slack="0"/>
<pin id="549" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln92_3/15 "/>
</bind>
</comp>

<comp id="553" class="1007" name="grp_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="14" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="0" index="2" bw="32" slack="0"/>
<pin id="557" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp2/1 zext_ln30/3 add_ln30/3 "/>
</bind>
</comp>

<comp id="561" class="1007" name="grp_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="0" index="1" bw="15" slack="0"/>
<pin id="564" dir="0" index="2" bw="32" slack="0"/>
<pin id="565" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="temp2_6/10 zext_ln30_14/12 add_ln30_6/12 "/>
</bind>
</comp>

<comp id="569" class="1005" name="MOD_INDEX_read_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="5"/>
<pin id="571" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="575" class="1005" name="zext_ln17_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="580" class="1005" name="zext_ln17_7_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="30" slack="1"/>
<pin id="582" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_7 "/>
</bind>
</comp>

<comp id="585" class="1005" name="zext_ln18_3_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_3 "/>
</bind>
</comp>

<comp id="590" class="1005" name="zext_ln18_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="30" slack="1"/>
<pin id="592" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="595" class="1005" name="zext_ln19_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19 "/>
</bind>
</comp>

<comp id="601" class="1005" name="zext_ln20_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="30" slack="1"/>
<pin id="603" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="607" class="1005" name="temp1_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="3"/>
<pin id="609" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="temp1 "/>
</bind>
</comp>

<comp id="612" class="1005" name="temp3_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3 "/>
</bind>
</comp>

<comp id="617" class="1005" name="temp4_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="30" slack="3"/>
<pin id="619" dir="1" index="1" bw="30" slack="3"/>
</pin_list>
<bind>
<opset="temp4 "/>
</bind>
</comp>

<comp id="622" class="1005" name="zext_ln30_11_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="33" slack="1"/>
<pin id="624" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_11 "/>
</bind>
</comp>

<comp id="627" class="1005" name="add_ln30_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="33" slack="1"/>
<pin id="629" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="632" class="1005" name="res_mult_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="63" slack="7"/>
<pin id="634" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="res_mult "/>
</bind>
</comp>

<comp id="637" class="1005" name="input1_low_5_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="1"/>
<pin id="639" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_low_5 "/>
</bind>
</comp>

<comp id="642" class="1005" name="input1_high_3_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="1"/>
<pin id="644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input1_high_3 "/>
</bind>
</comp>

<comp id="647" class="1005" name="zext_ln17_8_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_8 "/>
</bind>
</comp>

<comp id="653" class="1005" name="zext_ln18_4_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="1"/>
<pin id="655" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_4 "/>
</bind>
</comp>

<comp id="659" class="1005" name="zext_ln19_5_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_5 "/>
</bind>
</comp>

<comp id="665" class="1005" name="zext_ln20_5_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_5 "/>
</bind>
</comp>

<comp id="671" class="1005" name="temp1_5_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp1_5 "/>
</bind>
</comp>

<comp id="677" class="1005" name="temp2_5_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp2_5 "/>
</bind>
</comp>

<comp id="683" class="1005" name="temp3_5_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_5 "/>
</bind>
</comp>

<comp id="689" class="1005" name="temp4_5_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="2"/>
<pin id="691" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp4_5 "/>
</bind>
</comp>

<comp id="694" class="1005" name="trunc_ln29_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="16" slack="2"/>
<pin id="696" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln30_7_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_7 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln30_5_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="33" slack="1"/>
<pin id="706" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="res_mult_shift_part_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="1"/>
<pin id="711" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_mult_shift_part "/>
</bind>
</comp>

<comp id="715" class="1005" name="trunc_ln_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="16" slack="1"/>
<pin id="717" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="721" class="1005" name="mod_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="31" slack="5"/>
<pin id="723" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="mod "/>
</bind>
</comp>

<comp id="727" class="1005" name="zext_ln17_9_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_9 "/>
</bind>
</comp>

<comp id="732" class="1005" name="zext_ln17_10_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="31" slack="1"/>
<pin id="734" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_10 "/>
</bind>
</comp>

<comp id="737" class="1005" name="zext_ln19_6_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln19_6 "/>
</bind>
</comp>

<comp id="743" class="1005" name="zext_ln20_6_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="31" slack="1"/>
<pin id="745" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20_6 "/>
</bind>
</comp>

<comp id="749" class="1005" name="zext_ln24_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="1"/>
<pin id="751" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="754" class="1005" name="zext_ln24_3_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="31" slack="1"/>
<pin id="756" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln24_3 "/>
</bind>
</comp>

<comp id="759" class="1005" name="temp1_6_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp1_6 "/>
</bind>
</comp>

<comp id="764" class="1005" name="temp3_6_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3_6 "/>
</bind>
</comp>

<comp id="769" class="1005" name="temp4_6_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="31" slack="1"/>
<pin id="771" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="temp4_6 "/>
</bind>
</comp>

<comp id="774" class="1005" name="zext_ln30_15_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="33" slack="1"/>
<pin id="776" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_15 "/>
</bind>
</comp>

<comp id="779" class="1005" name="res_shift_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="64" slack="2"/>
<pin id="781" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="res_shift "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_ln30_6_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="33" slack="1"/>
<pin id="786" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln30_6 "/>
</bind>
</comp>

<comp id="789" class="1005" name="sub_ln85_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="1"/>
<pin id="791" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln85 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="116" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="106" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="141"><net_src comp="128" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="128" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="112" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="100" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="14" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="163"><net_src comp="150" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="146" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="120" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="146" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="138" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="164" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="142" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="189" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="195" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="210" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="34" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="236" pin="5"/><net_sink comp="247" pin=0"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="236" pin="5"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="14" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="251" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="257" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="251" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="275" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="254" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="257" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="254" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="275" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="321"><net_src comp="307" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="310" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="26" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="339"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="54" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="357"><net_src comp="336" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="323" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="346" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="340" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="56" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="353" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="392"><net_src comp="68" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="72" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="395"><net_src comp="74" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="399"><net_src comp="385" pin="5"/><net_sink comp="396" pin=0"/></net>

<net id="409"><net_src comp="396" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="76" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="385" pin="5"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="14" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="30" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="423"><net_src comp="410" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="400" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="406" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="440"><net_src comp="406" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="430" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="420" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="433" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="456"><net_src comp="78" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="451" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="448" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="457" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="24" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="26" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="480"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="486" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="88" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="90" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="504"><net_src comp="494" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="92" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="489" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="66" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="92" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="505" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="66" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="532"><net_src comp="489" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="505" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="518" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="529" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="550"><net_src comp="510" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="526" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="537" pin="3"/><net_sink comp="545" pin=2"/></net>

<net id="558"><net_src comp="164" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="124" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="186" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="403" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="420" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="461" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="94" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="385" pin=4"/></net>

<net id="578"><net_src comp="120" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="583"><net_src comp="124" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="588"><net_src comp="138" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="593"><net_src comp="142" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="598"><net_src comp="146" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="604"><net_src comp="164" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="610"><net_src comp="168" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="615"><net_src comp="174" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="620"><net_src comp="180" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="625"><net_src comp="186" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="630"><net_src comp="553" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="635"><net_src comp="210" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="640"><net_src comp="216" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="645"><net_src comp="226" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="650"><net_src comp="251" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="656"><net_src comp="254" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="658"><net_src comp="653" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="662"><net_src comp="257" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="668"><net_src comp="275" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="674"><net_src comp="279" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="680"><net_src comp="285" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="686"><net_src comp="291" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="692"><net_src comp="297" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="697"><net_src comp="303" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="702"><net_src comp="313" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="707"><net_src comp="317" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="712"><net_src comp="365" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="718"><net_src comp="375" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="724"><net_src comp="385" pin="5"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="730"><net_src comp="400" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="735"><net_src comp="403" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="740"><net_src comp="406" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="746"><net_src comp="420" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="752"><net_src comp="430" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="757"><net_src comp="433" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="762"><net_src comp="424" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="767"><net_src comp="436" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="772"><net_src comp="442" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="777"><net_src comp="461" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="782"><net_src comp="464" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="787"><net_src comp="561" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="792"><net_src comp="481" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="526" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input1_val | {}
	Port: input2_val | {}
	Port: MOD_INDEX | {}
 - Input state : 
	Port: MUL_MOD : input1_val | {1 }
	Port: MUL_MOD : input2_val | {1 }
	Port: MUL_MOD : MOD_INDEX | {1 }
  - Chain level:
	State 1
		zext_ln17 : 1
		zext_ln17_7 : 1
		zext_ln18_3 : 1
		zext_ln18 : 1
		zext_ln19 : 1
		sext_ln20 : 1
		zext_ln20 : 2
		temp1 : 2
		temp2 : 3
		temp3 : 2
		temp4 : 3
	State 2
	State 3
		zext_ln30 : 1
		add_ln30 : 2
	State 4
	State 5
		zext_ln28 : 1
		zext_ln28_7 : 1
		res_mult : 2
		input1_low_5 : 3
		input1_high_3 : 3
	State 6
		input2_low_5 : 1
		zext_ln19_5 : 2
		input2_high_5 : 1
		sext_ln20_1 : 2
		zext_ln20_5 : 3
		temp1_5 : 3
		temp2_5 : 4
		temp3_5 : 3
		temp4_5 : 4
	State 7
		trunc_ln29 : 1
	State 8
		add_ln30_5 : 1
	State 9
		zext_ln28_8 : 1
		res_mult_shift : 2
		add_ln74 : 1
		res_mult_shift_part : 2
		trunc_ln : 3
	State 10
		input2_low_6 : 1
		zext_ln19_6 : 2
		input2_high_6 : 1
		zext_ln20_6 : 2
		temp1_6 : 3
		temp2_6 : 3
		temp3_6 : 3
		temp4_6 : 3
	State 11
	State 12
		zext_ln28_9 : 1
		zext_ln30_14 : 1
		add_ln30_6 : 2
		res_shift : 2
	State 13
	State 14
		zext_ln28_10 : 1
		sub_ln85 : 2
	State 15
		sub_ln89 : 1
		zext_ln90 : 1
		sub_ln90 : 2
		tmp_5 : 2
		tmp_6 : 3
		trunc_ln92_5 : 2
		trunc_ln92_6 : 3
		select_ln92 : 4
		select_ln92_3 : 5
		ret_ln94 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_168         |    1    |    67   |    2    |
|          |          grp_fu_174         |    1    |    67   |    2    |
|          |          grp_fu_180         |    1    |    67   |    2    |
|          |          grp_fu_279         |    1    |    67   |    2    |
|    mul   |          grp_fu_285         |    1    |    67   |    2    |
|          |          grp_fu_291         |    1    |    67   |    2    |
|          |          grp_fu_297         |    1    |    67   |    2    |
|          |          grp_fu_424         |    1    |    67   |    2    |
|          |          grp_fu_436         |    1    |    67   |    2    |
|          |          grp_fu_442         |    1    |    67   |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       res_shift_fu_464      |    0    |    0    |    70   |
|    sub   |       sub_ln85_fu_481       |    0    |    0    |    71   |
|          |       sub_ln89_fu_489       |    0    |    0    |    71   |
|          |       sub_ln90_fu_505       |    0    |    0    |    71   |
|----------|-----------------------------|---------|---------|---------|
|          |       res_mult_fu_210       |    0    |    0    |    69   |
|          |      add_ln30_7_fu_313      |    0    |    0    |    39   |
|    add   |      add_ln30_5_fu_317      |    0    |    0    |    39   |
|          |    res_mult_shift_fu_353    |    0    |    0    |    71   |
|          |       add_ln74_fu_359       |    0    |    0    |    55   |
|----------|-----------------------------|---------|---------|---------|
|  select  |      select_ln92_fu_537     |    0    |    0    |    32   |
|          |     select_ln92_3_fu_545    |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|    mux   |           m_fu_236          |    0    |    0    |    14   |
|          |          mod_fu_385         |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_553         |    1    |    0    |    0    |
|          |          grp_fu_561         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  MOD_INDEX_read_read_fu_94  |    0    |    0    |    0    |
|   read   | input2_val_read_read_fu_100 |    0    |    0    |    0    |
|          | input1_val_read_read_fu_106 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      input2_low_fu_112      |    0    |    0    |    0    |
|          |      input1_low_fu_116      |    0    |    0    |    0    |
|          |     input2_low_5_fu_247     |    0    |    0    |    0    |
|   trunc  |      trunc_ln29_fu_303      |    0    |    0    |    0    |
|          |     input2_low_6_fu_396     |    0    |    0    |    0    |
|          |      trunc_ln92_fu_526      |    0    |    0    |    0    |
|          |     trunc_ln92_5_fu_529     |    0    |    0    |    0    |
|          |     trunc_ln92_6_fu_533     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln17_fu_120      |    0    |    0    |    0    |
|          |      zext_ln17_7_fu_124     |    0    |    0    |    0    |
|          |      zext_ln18_3_fu_138     |    0    |    0    |    0    |
|          |       zext_ln18_fu_142      |    0    |    0    |    0    |
|          |       zext_ln19_fu_146      |    0    |    0    |    0    |
|          |       zext_ln20_fu_164      |    0    |    0    |    0    |
|          |     zext_ln30_11_fu_186     |    0    |    0    |    0    |
|          |       zext_ln28_fu_195      |    0    |    0    |    0    |
|          |      zext_ln28_7_fu_206     |    0    |    0    |    0    |
|          |      zext_ln17_8_fu_251     |    0    |    0    |    0    |
|          |      zext_ln18_4_fu_254     |    0    |    0    |    0    |
|          |      zext_ln19_5_fu_257     |    0    |    0    |    0    |
|          |      zext_ln20_5_fu_275     |    0    |    0    |    0    |
|   zext   |     zext_ln30_12_fu_307     |    0    |    0    |    0    |
|          |     zext_ln30_13_fu_310     |    0    |    0    |    0    |
|          |      zext_ln28_8_fu_336     |    0    |    0    |    0    |
|          |      zext_ln17_9_fu_400     |    0    |    0    |    0    |
|          |     zext_ln17_10_fu_403     |    0    |    0    |    0    |
|          |      zext_ln19_6_fu_406     |    0    |    0    |    0    |
|          |      zext_ln20_6_fu_420     |    0    |    0    |    0    |
|          |       zext_ln24_fu_430      |    0    |    0    |    0    |
|          |      zext_ln24_3_fu_433     |    0    |    0    |    0    |
|          |       zext_ln68_fu_448      |    0    |    0    |    0    |
|          |      zext_ln28_9_fu_457     |    0    |    0    |    0    |
|          |     zext_ln30_15_fu_461     |    0    |    0    |    0    |
|          |     zext_ln28_10_fu_477     |    0    |    0    |    0    |
|          |       zext_ln89_fu_486      |    0    |    0    |    0    |
|          |       zext_ln90_fu_501      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      input1_high_fu_128     |    0    |    0    |    0    |
|          |      input2_high_fu_150     |    0    |    0    |    0    |
|          |     input1_low_5_fu_216     |    0    |    0    |    0    |
|partselect|     input1_high_3_fu_226    |    0    |    0    |    0    |
|          |     input2_high_5_fu_261    |    0    |    0    |    0    |
|          |  res_mult_shift_part_fu_365 |    0    |    0    |    0    |
|          |       trunc_ln_fu_375       |    0    |    0    |    0    |
|          |     input2_high_6_fu_410    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln20_fu_160      |    0    |    0    |    0    |
|          |      sext_ln20_1_fu_271     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         sum1_fu_189         |    0    |    0    |    0    |
|          |         sum2_fu_199         |    0    |    0    |    0    |
|          |        sum1_5_fu_323        |    0    |    0    |    0    |
|          |        sum2_5_fu_329        |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_340         |    0    |    0    |    0    |
|          |       trunc_ln9_fu_346      |    0    |    0    |    0    |
|          |        sum1_6_fu_451        |    0    |    0    |    0    |
|          |        sum2_6_fu_470        |    0    |    0    |    0    |
|          |    zext_ln90_cast_fu_494    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_5_fu_510        |    0    |    0    |    0    |
|          |         tmp_6_fu_518        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    12   |   670   |   668   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|   MOD_INDEX_read_reg_569  |    2   |
|     add_ln30_5_reg_704    |   33   |
|     add_ln30_6_reg_784    |   33   |
|     add_ln30_7_reg_699    |   32   |
|      add_ln30_reg_627     |   33   |
|   input1_high_3_reg_642   |   16   |
|    input1_low_5_reg_637   |   16   |
|        mod_reg_721        |   31   |
|      res_mult_reg_632     |   63   |
|res_mult_shift_part_reg_709|   16   |
|     res_shift_reg_779     |   64   |
|      sub_ln85_reg_789     |   64   |
|      temp1_5_reg_671      |   32   |
|      temp1_6_reg_759      |   32   |
|       temp1_reg_607       |   32   |
|      temp2_5_reg_677      |   32   |
|      temp3_5_reg_683      |   32   |
|      temp3_6_reg_764      |   32   |
|       temp3_reg_612       |   32   |
|      temp4_5_reg_689      |   32   |
|      temp4_6_reg_769      |   31   |
|       temp4_reg_617       |   30   |
|     trunc_ln29_reg_694    |   16   |
|      trunc_ln_reg_715     |   16   |
|    zext_ln17_10_reg_732   |   31   |
|    zext_ln17_7_reg_580    |   30   |
|    zext_ln17_8_reg_647    |   32   |
|    zext_ln17_9_reg_727    |   32   |
|     zext_ln17_reg_575     |   32   |
|    zext_ln18_3_reg_585    |   32   |
|    zext_ln18_4_reg_653    |   32   |
|     zext_ln18_reg_590     |   30   |
|    zext_ln19_5_reg_659    |   32   |
|    zext_ln19_6_reg_737    |   32   |
|     zext_ln19_reg_595     |   32   |
|    zext_ln20_5_reg_665    |   32   |
|    zext_ln20_6_reg_743    |   31   |
|     zext_ln20_reg_601     |   30   |
|    zext_ln24_3_reg_754    |   31   |
|     zext_ln24_reg_749     |   32   |
|    zext_ln30_11_reg_622   |   33   |
|    zext_ln30_15_reg_774   |   33   |
+---------------------------+--------+
|           Total           |  1321  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_168 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_168 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_174 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_174 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_180 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_180 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_279 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_279 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_285 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_285 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_291 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_291 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_297 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_297 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_424 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_424 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_436 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_436 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_442 |  p0  |   2  |  15  |   30   ||    9    |
| grp_fu_442 |  p1  |   2  |  16  |   32   ||    9    |
| grp_fu_553 |  p0  |   2  |  14  |   28   ||    9    |
| grp_fu_553 |  p1  |   3  |  16  |   48   ||    14   |
| grp_fu_561 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_561 |  p1  |   3  |  15  |   45   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   787  || 38.3506 ||   226   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   670  |   668  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   38   |    -   |   226  |
|  Register |    -   |    -   |  1321  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   38   |  1991  |   894  |
+-----------+--------+--------+--------+--------+
