// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DataStorage_8(
  input          clock,
  input          reset,
  output         io_sourceC_raddr_ready,
  input          io_sourceC_raddr_valid,
  input  [3:0]   io_sourceC_raddr_bits_way,
  input  [11:0]  io_sourceC_raddr_bits_set,
  input          io_sourceC_raddr_bits_beat,
  input          io_sourceC_raddr_bits_noop,
  output [255:0] io_sourceC_rdata_data,
  output         io_sourceC_rdata_corrupt,
  output         io_sinkD_waddr_ready,
  input          io_sinkD_waddr_valid,
  input  [3:0]   io_sinkD_waddr_bits_way,
  input  [11:0]  io_sinkD_waddr_bits_set,
  input          io_sinkD_waddr_bits_beat,
  input          io_sinkD_waddr_bits_noop,
  input  [255:0] io_sinkD_wdata_data,
  output         io_sourceD_raddr_ready,
  input          io_sourceD_raddr_valid,
  input  [3:0]   io_sourceD_raddr_bits_way,
  input  [11:0]  io_sourceD_raddr_bits_set,
  input          io_sourceD_raddr_bits_beat,
  output [255:0] io_sourceD_rdata_data,
  output         io_sourceD_rdata_corrupt,
  output         io_sourceD_waddr_ready,
  input          io_sourceD_waddr_valid,
  input  [3:0]   io_sourceD_waddr_bits_way,
  input  [11:0]  io_sourceD_waddr_bits_set,
  input          io_sourceD_waddr_bits_beat,
  input  [255:0] io_sourceD_wdata_data,
  output         io_sinkC_waddr_ready,
  input          io_sinkC_waddr_valid,
  input  [3:0]   io_sinkC_waddr_bits_way,
  input  [11:0]  io_sinkC_waddr_bits_set,
  input          io_sinkC_waddr_bits_beat,
  input          io_sinkC_waddr_bits_noop,
  input  [255:0] io_sinkC_wdata_data,
  output         io_ecc_valid,
  output [63:0]  io_ecc_bits_addr
);

  wire [7:0]   sourceD_rreq_bankSum;
  wire [7:0]   sourceD_wreq_bankSum;
  wire [7:0]   sinkD_wreq_bankSum;
  wire [63:0]  _DataSel_3_io_out_0;
  wire [63:0]  _DataSel_3_io_out_1;
  wire         _DataSel_3_io_err_out_0;
  wire         _DataSel_3_io_err_out_1;
  wire [63:0]  _DataSel_2_io_out_0;
  wire [63:0]  _DataSel_2_io_out_1;
  wire         _DataSel_2_io_err_out_0;
  wire         _DataSel_2_io_err_out_1;
  wire [63:0]  _DataSel_1_io_out_0;
  wire [63:0]  _DataSel_1_io_out_1;
  wire         _DataSel_1_io_err_out_0;
  wire         _DataSel_1_io_err_out_1;
  wire [63:0]  _DataSel_io_out_0;
  wire [63:0]  _DataSel_io_out_1;
  wire         _DataSel_io_err_out_0;
  wire         _DataSel_io_err_out_1;
  wire [31:0]  _dataEccArray_1_io_r_resp_data_0;
  wire [31:0]  _dataEccArray_0_io_r_resp_data_0;
  wire [63:0]  _bankedData_7_io_r_resp_data_0;
  wire [63:0]  _bankedData_6_io_r_resp_data_0;
  wire [63:0]  _bankedData_5_io_r_resp_data_0;
  wire [63:0]  _bankedData_4_io_r_resp_data_0;
  wire [63:0]  _bankedData_3_io_r_resp_data_0;
  wire [63:0]  _bankedData_2_io_r_resp_data_0;
  wire [63:0]  _bankedData_1_io_r_resp_data_0;
  wire [63:0]  _bankedData_0_io_r_resp_data_0;
  reg          stackRdy_0;
  reg          stackRdy_1;
  wire [1:0]   _sourceC_req_io_sourceC_raddr_ready_T = 2'h3 >> io_sourceC_raddr_bits_beat;
  wire         _GEN = io_sourceC_raddr_bits_beat ? stackRdy_1 : stackRdy_0;
  wire         io_sourceC_raddr_ready_0 = _sourceC_req_io_sourceC_raddr_ready_T[0] & _GEN;
  wire [7:0]   _GEN_0 =
    {{4{io_sourceC_raddr_bits_beat}}, {4{~io_sourceC_raddr_bits_beat}}};
  wire [7:0]   sinkC_req_bankSum = io_sourceC_raddr_valid ? _GEN_0 : 8'h0;
  wire [7:0]   sourceC_req_bankEn =
    io_sourceC_raddr_bits_noop | ~_GEN | ~io_sourceC_raddr_valid ? 8'h0 : _GEN_0;
  wire         _sourceD_rreq_accessVec_T_2 = sourceD_rreq_bankSum[3:0] == 4'h0;
  wire         _sourceD_rreq_accessVec_T_5 = sourceD_rreq_bankSum[7:4] == 4'h0;
  wire [1:0]   _sourceD_rreq_io_sourceD_raddr_ready_T =
    {_sourceD_rreq_accessVec_T_5, _sourceD_rreq_accessVec_T_2}
    >> io_sourceD_raddr_bits_beat;
  wire         _GEN_1 = io_sourceD_raddr_bits_beat ? stackRdy_1 : stackRdy_0;
  wire         io_sourceD_raddr_ready_0 =
    _sourceD_rreq_io_sourceD_raddr_ready_T[0] & _GEN_1;
  wire [7:0]   _sourceD_rreq_out_bankSel_T_9 =
    io_sourceD_raddr_valid
      ? {{4{io_sourceD_raddr_bits_beat}}, {4{~io_sourceD_raddr_bits_beat}}}
      : 8'h0;
  wire [7:0]   sourceD_rreq_bankEn =
    _GEN_1
      ? _sourceD_rreq_out_bankSel_T_9
        & {{4{_sourceD_rreq_accessVec_T_5}}, {4{_sourceD_rreq_accessVec_T_2}}}
      : 8'h0;
  wire         _sourceD_wreq_accessVec_T_2 = sourceD_wreq_bankSum[3:0] == 4'h0;
  wire         _sourceD_wreq_accessVec_T_5 = sourceD_wreq_bankSum[7:4] == 4'h0;
  wire [1:0]   _sourceD_wreq_io_sourceD_waddr_ready_T =
    {_sourceD_wreq_accessVec_T_5, _sourceD_wreq_accessVec_T_2}
    >> io_sourceD_waddr_bits_beat;
  wire         _GEN_2 = io_sourceD_waddr_bits_beat ? stackRdy_1 : stackRdy_0;
  wire [7:0]   _sourceD_wreq_out_bankSel_T_9 =
    io_sourceD_waddr_valid
      ? {{4{io_sourceD_waddr_bits_beat}}, {4{~io_sourceD_waddr_bits_beat}}}
      : 8'h0;
  wire [7:0]   sourceD_wreq_bankEn =
    _GEN_2
      ? _sourceD_wreq_out_bankSel_T_9
        & {{4{_sourceD_wreq_accessVec_T_5}}, {4{_sourceD_wreq_accessVec_T_2}}}
      : 8'h0;
  wire         _sinkD_wreq_accessVec_T_2 = sinkD_wreq_bankSum[3:0] == 4'h0;
  wire         _sinkD_wreq_accessVec_T_5 = sinkD_wreq_bankSum[7:4] == 4'h0;
  wire [1:0]   _sinkD_wreq_io_sinkD_waddr_ready_T =
    {_sinkD_wreq_accessVec_T_5, _sinkD_wreq_accessVec_T_2} >> io_sinkD_waddr_bits_beat;
  wire         _GEN_3 = io_sinkD_waddr_bits_beat ? stackRdy_1 : stackRdy_0;
  wire [7:0]   _sinkD_wreq_out_bankSel_T_9 =
    io_sinkD_waddr_valid
      ? {{4{io_sinkD_waddr_bits_beat}}, {4{~io_sinkD_waddr_bits_beat}}}
      : 8'h0;
  wire [7:0]   sinkD_wreq_bankEn =
    io_sinkD_waddr_bits_noop | ~_GEN_3
      ? 8'h0
      : _sinkD_wreq_out_bankSel_T_9
        & {{4{_sinkD_wreq_accessVec_T_5}}, {4{_sinkD_wreq_accessVec_T_2}}};
  wire         _sinkC_req_accessVec_T_2 = sinkC_req_bankSum[3:0] == 4'h0;
  wire         _sinkC_req_accessVec_T_5 = sinkC_req_bankSum[7:4] == 4'h0;
  wire [1:0]   _sinkC_req_io_sinkC_waddr_ready_T =
    {_sinkC_req_accessVec_T_5, _sinkC_req_accessVec_T_2} >> io_sinkC_waddr_bits_beat;
  wire         _GEN_4 = io_sinkC_waddr_bits_beat ? stackRdy_1 : stackRdy_0;
  wire [7:0]   _sinkC_req_out_bankSel_T_9 =
    io_sinkC_waddr_valid
      ? {{4{io_sinkC_waddr_bits_beat}}, {4{~io_sinkC_waddr_bits_beat}}}
      : 8'h0;
  wire [7:0]   sinkC_req_bankEn =
    io_sinkC_waddr_bits_noop | ~_GEN_4
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9
        & {{4{_sinkC_req_accessVec_T_5}}, {4{_sinkC_req_accessVec_T_2}}};
  assign sinkD_wreq_bankSum = _sinkC_req_out_bankSel_T_9 | sinkC_req_bankSum;
  assign sourceD_wreq_bankSum = _sinkD_wreq_out_bankSel_T_9 | sinkD_wreq_bankSum;
  assign sourceD_rreq_bankSum = _sourceD_wreq_out_bankSel_T_9 | sourceD_wreq_bankSum;
  reg          cycleCnt_1;
  wire         bank_en_0 =
    sourceC_req_bankEn[0] | sinkC_req_bankEn[0] | sinkD_wreq_bankEn[0]
    | sourceD_wreq_bankEn[0] | sourceD_rreq_bankEn[0];
  wire [15:0]  _GEN_5 = {io_sourceD_waddr_bits_way, io_sourceD_waddr_bits_set};
  wire [15:0]  _GEN_6 = {io_sourceD_raddr_bits_way, io_sourceD_raddr_bits_set};
  wire [15:0]  _GEN_7 = {io_sinkD_waddr_bits_way, io_sinkD_waddr_bits_set};
  wire [15:0]  _GEN_8 = {io_sinkC_waddr_bits_way, io_sinkC_waddr_bits_set};
  wire         sel_req_0_wen =
    ~(sinkC_req_bankSum[0])
    & (_sinkC_req_out_bankSel_T_9[0] | _sinkD_wreq_out_bankSel_T_9[0]
       | _sourceD_wreq_out_bankSel_T_9[0]);
  wire [15:0]  _GEN_9 = {io_sourceC_raddr_bits_way, io_sourceC_raddr_bits_set};
  wire [511:0] sel_req_0_index =
    {496'h0,
     sinkC_req_bankSum[0]
       ? _GEN_9
       : _sinkC_req_out_bankSel_T_9[0]
           ? _GEN_8
           : _sinkD_wreq_out_bankSel_T_9[0]
               ? _GEN_7
               : _sourceD_wreq_out_bankSel_T_9[0] ? _GEN_5 : _GEN_6};
  wire [7:0]   sel_req_0_bankSel =
    sinkC_req_bankSum[0]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[0]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_0_bankSum =
    sinkC_req_bankSum[0]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[0]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[0])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_0_bankEn =
    sinkC_req_bankSum[0]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[0]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_0_data_0 =
    sinkC_req_bankSum[0]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_0_data_1 =
    sinkC_req_bankSum[0]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_0_data_2 =
    sinkC_req_bankSum[0]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_0_data_3 =
    sinkC_req_bankSum[0]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_0_data_4 =
    sinkC_req_bankSum[0]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_0_data_5 =
    sinkC_req_bankSum[0]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_0_data_6 =
    sinkC_req_bankSum[0]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_0_data_7 =
    sinkC_req_bankSum[0]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[0]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[0]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[0]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  reg          wen_latch;
  reg  [511:0] x1;
  reg  [63:0]  x2;
  reg          ren_latch;
  reg  [511:0] REG;
  wire         bank_en_1 =
    sourceC_req_bankEn[1] | sinkC_req_bankEn[1] | sinkD_wreq_bankEn[1]
    | sourceD_wreq_bankEn[1] | sourceD_rreq_bankEn[1];
  wire         sel_req_1_wen =
    ~(sinkC_req_bankSum[1])
    & (_sinkC_req_out_bankSel_T_9[1] | _sinkD_wreq_out_bankSel_T_9[1]
       | _sourceD_wreq_out_bankSel_T_9[1]);
  wire [511:0] sel_req_1_index =
    {496'h0,
     sinkC_req_bankSum[1]
       ? _GEN_9
       : _sinkC_req_out_bankSel_T_9[1]
           ? _GEN_8
           : _sinkD_wreq_out_bankSel_T_9[1]
               ? _GEN_7
               : _sourceD_wreq_out_bankSel_T_9[1] ? _GEN_5 : _GEN_6};
  wire [7:0]   sel_req_1_bankSel =
    sinkC_req_bankSum[1]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[1]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_1_bankSum =
    sinkC_req_bankSum[1]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[1]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[1])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_1_bankEn =
    sinkC_req_bankSum[1]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[1]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_1_data_0 =
    sinkC_req_bankSum[1]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_1_data_1 =
    sinkC_req_bankSum[1]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_1_data_2 =
    sinkC_req_bankSum[1]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_1_data_3 =
    sinkC_req_bankSum[1]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_1_data_4 =
    sinkC_req_bankSum[1]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_1_data_5 =
    sinkC_req_bankSum[1]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_1_data_6 =
    sinkC_req_bankSum[1]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_1_data_7 =
    sinkC_req_bankSum[1]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[1]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[1]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[1]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  reg          wen_latch_1;
  reg  [511:0] x1_1;
  reg  [63:0]  x2_1;
  reg          ren_latch_1;
  reg  [511:0] REG_1;
  wire         bank_en_2 =
    sourceC_req_bankEn[2] | sinkC_req_bankEn[2] | sinkD_wreq_bankEn[2]
    | sourceD_wreq_bankEn[2] | sourceD_rreq_bankEn[2];
  wire         sel_req_2_wen =
    ~(sinkC_req_bankSum[2])
    & (_sinkC_req_out_bankSel_T_9[2] | _sinkD_wreq_out_bankSel_T_9[2]
       | _sourceD_wreq_out_bankSel_T_9[2]);
  wire [511:0] sel_req_2_index =
    {496'h0,
     sinkC_req_bankSum[2]
       ? _GEN_9
       : _sinkC_req_out_bankSel_T_9[2]
           ? _GEN_8
           : _sinkD_wreq_out_bankSel_T_9[2]
               ? _GEN_7
               : _sourceD_wreq_out_bankSel_T_9[2] ? _GEN_5 : _GEN_6};
  wire [7:0]   sel_req_2_bankSel =
    sinkC_req_bankSum[2]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[2]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_2_bankSum =
    sinkC_req_bankSum[2]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[2]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[2])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_2_bankEn =
    sinkC_req_bankSum[2]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[2]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_2_data_0 =
    sinkC_req_bankSum[2]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_2_data_1 =
    sinkC_req_bankSum[2]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_2_data_2 =
    sinkC_req_bankSum[2]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_2_data_3 =
    sinkC_req_bankSum[2]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_2_data_4 =
    sinkC_req_bankSum[2]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_2_data_5 =
    sinkC_req_bankSum[2]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_2_data_6 =
    sinkC_req_bankSum[2]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_2_data_7 =
    sinkC_req_bankSum[2]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[2]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[2]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[2]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  reg          wen_latch_2;
  reg  [511:0] x1_2;
  reg  [63:0]  x2_2;
  reg          ren_latch_2;
  reg  [511:0] REG_2;
  wire         bank_en_3 =
    sourceC_req_bankEn[3] | sinkC_req_bankEn[3] | sinkD_wreq_bankEn[3]
    | sourceD_wreq_bankEn[3] | sourceD_rreq_bankEn[3];
  wire         sel_req_3_wen =
    ~(sinkC_req_bankSum[3])
    & (_sinkC_req_out_bankSel_T_9[3] | _sinkD_wreq_out_bankSel_T_9[3]
       | _sourceD_wreq_out_bankSel_T_9[3]);
  wire [511:0] sel_req_3_index =
    {496'h0,
     sinkC_req_bankSum[3]
       ? _GEN_9
       : _sinkC_req_out_bankSel_T_9[3]
           ? _GEN_8
           : _sinkD_wreq_out_bankSel_T_9[3]
               ? _GEN_7
               : _sourceD_wreq_out_bankSel_T_9[3] ? _GEN_5 : _GEN_6};
  wire [7:0]   sel_req_3_bankSel =
    sinkC_req_bankSum[3]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[3]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_3_bankSum =
    sinkC_req_bankSum[3]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[3]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[3])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_3_bankEn =
    sinkC_req_bankSum[3]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[3]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_3_data_0 =
    sinkC_req_bankSum[3]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_3_data_1 =
    sinkC_req_bankSum[3]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_3_data_2 =
    sinkC_req_bankSum[3]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_3_data_3 =
    sinkC_req_bankSum[3]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_3_data_4 =
    sinkC_req_bankSum[3]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_3_data_5 =
    sinkC_req_bankSum[3]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_3_data_6 =
    sinkC_req_bankSum[3]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_3_data_7 =
    sinkC_req_bankSum[3]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[3]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[3]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[3]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  reg          wen_latch_3;
  reg  [511:0] x1_3;
  reg  [63:0]  x2_3;
  reg          ren_latch_3;
  reg  [511:0] REG_3;
  wire         bank_en_4 =
    sourceC_req_bankEn[4] | sinkC_req_bankEn[4] | sinkD_wreq_bankEn[4]
    | sourceD_wreq_bankEn[4] | sourceD_rreq_bankEn[4];
  wire         sel_req_4_wen =
    ~(sinkC_req_bankSum[4])
    & (_sinkC_req_out_bankSel_T_9[4] | _sinkD_wreq_out_bankSel_T_9[4]
       | _sourceD_wreq_out_bankSel_T_9[4]);
  wire [511:0] sel_req_4_index =
    {496'h0,
     sinkC_req_bankSum[4]
       ? _GEN_9
       : _sinkC_req_out_bankSel_T_9[4]
           ? _GEN_8
           : _sinkD_wreq_out_bankSel_T_9[4]
               ? _GEN_7
               : _sourceD_wreq_out_bankSel_T_9[4] ? _GEN_5 : _GEN_6};
  wire [7:0]   sel_req_4_bankSel =
    sinkC_req_bankSum[4]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[4]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_4_bankSum =
    sinkC_req_bankSum[4]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[4]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[4])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_4_bankEn =
    sinkC_req_bankSum[4]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[4]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_4_data_0 =
    sinkC_req_bankSum[4]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_4_data_1 =
    sinkC_req_bankSum[4]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_4_data_2 =
    sinkC_req_bankSum[4]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_4_data_3 =
    sinkC_req_bankSum[4]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_4_data_4 =
    sinkC_req_bankSum[4]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_4_data_5 =
    sinkC_req_bankSum[4]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_4_data_6 =
    sinkC_req_bankSum[4]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_4_data_7 =
    sinkC_req_bankSum[4]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[4]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[4]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[4]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  reg          wen_latch_4;
  reg  [511:0] x1_4;
  reg  [63:0]  x2_4;
  reg          ren_latch_4;
  reg  [511:0] REG_4;
  wire         bank_en_5 =
    sourceC_req_bankEn[5] | sinkC_req_bankEn[5] | sinkD_wreq_bankEn[5]
    | sourceD_wreq_bankEn[5] | sourceD_rreq_bankEn[5];
  wire         sel_req_5_wen =
    ~(sinkC_req_bankSum[5])
    & (_sinkC_req_out_bankSel_T_9[5] | _sinkD_wreq_out_bankSel_T_9[5]
       | _sourceD_wreq_out_bankSel_T_9[5]);
  wire [511:0] sel_req_5_index =
    {496'h0,
     sinkC_req_bankSum[5]
       ? _GEN_9
       : _sinkC_req_out_bankSel_T_9[5]
           ? _GEN_8
           : _sinkD_wreq_out_bankSel_T_9[5]
               ? _GEN_7
               : _sourceD_wreq_out_bankSel_T_9[5] ? _GEN_5 : _GEN_6};
  wire [7:0]   sel_req_5_bankSel =
    sinkC_req_bankSum[5]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[5]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_5_bankSum =
    sinkC_req_bankSum[5]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[5]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[5])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_5_bankEn =
    sinkC_req_bankSum[5]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[5]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_5_data_0 =
    sinkC_req_bankSum[5]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_5_data_1 =
    sinkC_req_bankSum[5]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_5_data_2 =
    sinkC_req_bankSum[5]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_5_data_3 =
    sinkC_req_bankSum[5]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_5_data_4 =
    sinkC_req_bankSum[5]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_5_data_5 =
    sinkC_req_bankSum[5]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_5_data_6 =
    sinkC_req_bankSum[5]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_5_data_7 =
    sinkC_req_bankSum[5]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[5]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[5]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[5]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  reg          wen_latch_5;
  reg  [511:0] x1_5;
  reg  [63:0]  x2_5;
  reg          ren_latch_5;
  reg  [511:0] REG_5;
  wire         bank_en_6 =
    sourceC_req_bankEn[6] | sinkC_req_bankEn[6] | sinkD_wreq_bankEn[6]
    | sourceD_wreq_bankEn[6] | sourceD_rreq_bankEn[6];
  wire         sel_req_6_wen =
    ~(sinkC_req_bankSum[6])
    & (_sinkC_req_out_bankSel_T_9[6] | _sinkD_wreq_out_bankSel_T_9[6]
       | _sourceD_wreq_out_bankSel_T_9[6]);
  wire [511:0] sel_req_6_index =
    {496'h0,
     sinkC_req_bankSum[6]
       ? _GEN_9
       : _sinkC_req_out_bankSel_T_9[6]
           ? _GEN_8
           : _sinkD_wreq_out_bankSel_T_9[6]
               ? _GEN_7
               : _sourceD_wreq_out_bankSel_T_9[6] ? _GEN_5 : _GEN_6};
  wire [7:0]   sel_req_6_bankSel =
    sinkC_req_bankSum[6]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[6]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_6_bankSum =
    sinkC_req_bankSum[6]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[6]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[6])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_6_bankEn =
    sinkC_req_bankSum[6]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[6]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_6_data_0 =
    sinkC_req_bankSum[6]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_6_data_1 =
    sinkC_req_bankSum[6]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_6_data_2 =
    sinkC_req_bankSum[6]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_6_data_3 =
    sinkC_req_bankSum[6]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_6_data_4 =
    sinkC_req_bankSum[6]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_6_data_5 =
    sinkC_req_bankSum[6]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_6_data_6 =
    sinkC_req_bankSum[6]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_6_data_7 =
    sinkC_req_bankSum[6]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[6]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[6]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[6]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  reg          wen_latch_6;
  reg  [511:0] x1_6;
  reg  [63:0]  x2_6;
  reg          ren_latch_6;
  reg  [511:0] REG_6;
  wire         bank_en_7 =
    sourceC_req_bankEn[7] | sinkC_req_bankEn[7] | sinkD_wreq_bankEn[7]
    | sourceD_wreq_bankEn[7] | sourceD_rreq_bankEn[7];
  wire         sel_req_7_wen =
    ~(sinkC_req_bankSum[7])
    & (_sinkC_req_out_bankSel_T_9[7] | _sinkD_wreq_out_bankSel_T_9[7]
       | _sourceD_wreq_out_bankSel_T_9[7]);
  wire [511:0] sel_req_7_index =
    {496'h0,
     sinkC_req_bankSum[7]
       ? _GEN_9
       : _sinkC_req_out_bankSel_T_9[7]
           ? _GEN_8
           : _sinkD_wreq_out_bankSel_T_9[7]
               ? _GEN_7
               : _sourceD_wreq_out_bankSel_T_9[7] ? _GEN_5 : _GEN_6};
  wire [7:0]   sel_req_7_bankSel =
    sinkC_req_bankSum[7]
      ? sinkC_req_bankSum
      : _sinkC_req_out_bankSel_T_9[7]
          ? _sinkC_req_out_bankSel_T_9
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? _sinkD_wreq_out_bankSel_T_9
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? _sourceD_wreq_out_bankSel_T_9
                  : _sourceD_rreq_out_bankSel_T_9;
  wire [7:0]   sel_req_7_bankSum =
    sinkC_req_bankSum[7]
      ? 8'h0
      : _sinkC_req_out_bankSel_T_9[7]
          ? sinkC_req_bankSum
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? sinkD_wreq_bankSum
              : {8{~(_sourceD_wreq_out_bankSel_T_9[7])}} & _sourceD_wreq_out_bankSel_T_9
                | sourceD_wreq_bankSum;
  wire [7:0]   sel_req_7_bankEn =
    sinkC_req_bankSum[7]
      ? sourceC_req_bankEn
      : _sinkC_req_out_bankSel_T_9[7]
          ? sinkC_req_bankEn
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? sinkD_wreq_bankEn
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? sourceD_wreq_bankEn
                  : sourceD_rreq_bankEn;
  wire [63:0]  sel_req_7_data_0 =
    sinkC_req_bankSum[7]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_7_data_1 =
    sinkC_req_bankSum[7]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_7_data_2 =
    sinkC_req_bankSum[7]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_7_data_3 =
    sinkC_req_bankSum[7]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  wire [63:0]  sel_req_7_data_4 =
    sinkC_req_bankSum[7]
      ? _DataSel_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[63:0]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[63:0]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[63:0]
                  : _DataSel_io_out_0;
  wire [63:0]  sel_req_7_data_5 =
    sinkC_req_bankSum[7]
      ? _DataSel_1_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[127:64]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[127:64]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[127:64]
                  : _DataSel_1_io_out_0;
  wire [63:0]  sel_req_7_data_6 =
    sinkC_req_bankSum[7]
      ? _DataSel_2_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[191:128]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[191:128]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[191:128]
                  : _DataSel_2_io_out_0;
  wire [63:0]  sel_req_7_data_7 =
    sinkC_req_bankSum[7]
      ? _DataSel_3_io_out_1
      : _sinkC_req_out_bankSel_T_9[7]
          ? io_sinkC_wdata_data[255:192]
          : _sinkD_wreq_out_bankSel_T_9[7]
              ? io_sinkD_wdata_data[255:192]
              : _sourceD_wreq_out_bankSel_T_9[7]
                  ? io_sourceD_wdata_data[255:192]
                  : _DataSel_3_io_out_0;
  reg          wen_latch_7;
  reg  [511:0] x1_7;
  reg  [63:0]  x2_7;
  reg          ren_latch_7;
  reg  [511:0] REG_7;
  wire [63:0]  _x10_syndromeUInt_T = x2 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_3 = x2 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_6 = x2 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_9 = x2 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_12 = x2 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_15 = x2 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_18 = x2 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_21 = x2_1 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_24 = x2_1 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_27 = x2_1 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_30 = x2_1 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_33 = x2_1 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_36 = x2_1 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_39 = x2_1 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_42 = x2_2 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_45 = x2_2 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_48 = x2_2 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_51 = x2_2 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_54 = x2_2 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_57 = x2_2 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_60 = x2_2 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_63 = x2_3 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_66 = x2_3 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_69 = x2_3 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_72 = x2_3 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_75 = x2_3 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_78 = x2_3 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_81 = x2_3 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_84 = x2_4 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_87 = x2_4 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_90 = x2_4 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_93 = x2_4 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_96 = x2_4 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_99 = x2_4 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_102 = x2_4 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_105 = x2_5 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_108 = x2_5 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_111 = x2_5 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_114 = x2_5 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_117 = x2_5 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_120 = x2_5 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_123 = x2_5 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_126 = x2_6 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_129 = x2_6 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_132 = x2_6 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_135 = x2_6 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_138 = x2_6 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_141 = x2_6 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_144 = x2_6 & 64'hFE00000000000000;
  wire [63:0]  _x10_syndromeUInt_T_147 = x2_7 & 64'hAB55555556AAAD5B;
  wire [63:0]  _x10_syndromeUInt_T_150 = x2_7 & 64'hCD9999999B33366D;
  wire [63:0]  _x10_syndromeUInt_T_153 = x2_7 & 64'hF1E1E1E1E3C3C78E;
  wire [63:0]  _x10_syndromeUInt_T_156 = x2_7 & 64'h1FE01FE03FC07F0;
  wire [63:0]  _x10_syndromeUInt_T_159 = x2_7 & 64'h1FFFE0003FFF800;
  wire [63:0]  _x10_syndromeUInt_T_162 = x2_7 & 64'h1FFFFFFFC000000;
  wire [63:0]  _x10_syndromeUInt_T_165 = x2_7 & 64'hFE00000000000000;
  wire         _GEN_10 = io_sourceD_raddr_ready_0 & io_sourceD_raddr_valid;
  wire         _GEN_11 = io_sourceC_raddr_ready_0 & io_sourceC_raddr_valid;
  wire [3:0]   _io_sourceD_rdata_corrupt_T =
    {_DataSel_io_err_out_0,
     _DataSel_1_io_err_out_0,
     _DataSel_2_io_err_out_0,
     _DataSel_3_io_err_out_0};
  wire [3:0]   _io_sourceC_rdata_corrupt_T =
    {_DataSel_io_err_out_1,
     _DataSel_1_io_err_out_1,
     _DataSel_2_io_err_out_1,
     _DataSel_3_io_err_out_1};
  reg  [3:0]   d_addr_reg_REG_way;
  reg  [11:0]  d_addr_reg_REG_set;
  reg          d_addr_reg_REG_beat;
  reg  [3:0]   d_addr_reg_REG_1_way;
  reg  [11:0]  d_addr_reg_REG_1_set;
  reg          d_addr_reg_REG_1_beat;
  reg  [3:0]   d_addr_reg_REG_2_way;
  reg  [11:0]  d_addr_reg_REG_2_set;
  reg          d_addr_reg_REG_2_beat;
  reg  [3:0]   d_addr_reg_REG_3_way;
  reg  [11:0]  d_addr_reg_REG_3_set;
  reg          d_addr_reg_REG_3_beat;
  reg  [3:0]   d_addr_reg_way;
  reg  [11:0]  d_addr_reg_set;
  reg          d_addr_reg_beat;
  reg  [3:0]   c_addr_reg_REG_way;
  reg  [11:0]  c_addr_reg_REG_set;
  reg          c_addr_reg_REG_beat;
  reg  [3:0]   c_addr_reg_REG_1_way;
  reg  [11:0]  c_addr_reg_REG_1_set;
  reg          c_addr_reg_REG_1_beat;
  reg  [3:0]   c_addr_reg_REG_2_way;
  reg  [11:0]  c_addr_reg_REG_2_set;
  reg          c_addr_reg_REG_2_beat;
  reg  [3:0]   c_addr_reg_REG_3_way;
  reg  [11:0]  c_addr_reg_REG_3_set;
  reg          c_addr_reg_REG_3_beat;
  reg  [3:0]   c_addr_reg_way;
  reg  [11:0]  c_addr_reg_set;
  reg          c_addr_reg_beat;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      stackRdy_0 <= 1'h1;
      stackRdy_1 <= 1'h1;
      cycleCnt_1 <= 1'h0;
      wen_latch <= 1'h0;
      ren_latch <= 1'h0;
      wen_latch_1 <= 1'h0;
      ren_latch_1 <= 1'h0;
      wen_latch_2 <= 1'h0;
      ren_latch_2 <= 1'h0;
      wen_latch_3 <= 1'h0;
      ren_latch_3 <= 1'h0;
      wen_latch_4 <= 1'h0;
      ren_latch_4 <= 1'h0;
      wen_latch_5 <= 1'h0;
      ren_latch_5 <= 1'h0;
      wen_latch_6 <= 1'h0;
      ren_latch_6 <= 1'h0;
      wen_latch_7 <= 1'h0;
      ren_latch_7 <= 1'h0;
    end
    else begin
      stackRdy_0 <= {bank_en_0, bank_en_1, bank_en_2, bank_en_3} == 4'h0 & cycleCnt_1;
      stackRdy_1 <= {bank_en_4, bank_en_5, bank_en_6, bank_en_7} == 4'h0 & cycleCnt_1;
      cycleCnt_1 <= 1'(cycleCnt_1 - 1'h1);
      wen_latch <= bank_en_0 & sel_req_0_wen;
      ren_latch <= bank_en_0 & ~sel_req_0_wen;
      wen_latch_1 <= bank_en_1 & sel_req_1_wen;
      ren_latch_1 <= bank_en_1 & ~sel_req_1_wen;
      wen_latch_2 <= bank_en_2 & sel_req_2_wen;
      ren_latch_2 <= bank_en_2 & ~sel_req_2_wen;
      wen_latch_3 <= bank_en_3 & sel_req_3_wen;
      ren_latch_3 <= bank_en_3 & ~sel_req_3_wen;
      wen_latch_4 <= bank_en_4 & sel_req_4_wen;
      ren_latch_4 <= bank_en_4 & ~sel_req_4_wen;
      wen_latch_5 <= bank_en_5 & sel_req_5_wen;
      ren_latch_5 <= bank_en_5 & ~sel_req_5_wen;
      wen_latch_6 <= bank_en_6 & sel_req_6_wen;
      ren_latch_6 <= bank_en_6 & ~sel_req_6_wen;
      wen_latch_7 <= bank_en_7 & sel_req_7_wen;
      ren_latch_7 <= bank_en_7 & ~sel_req_7_wen;
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    x1 <= sel_req_0_index;
    x2 <= sel_req_0_data_0;
    REG <= sel_req_0_index;
    x1_1 <= sel_req_1_index;
    x2_1 <= sel_req_1_data_1;
    REG_1 <= sel_req_1_index;
    x1_2 <= sel_req_2_index;
    x2_2 <= sel_req_2_data_2;
    REG_2 <= sel_req_2_index;
    x1_3 <= sel_req_3_index;
    x2_3 <= sel_req_3_data_3;
    REG_3 <= sel_req_3_index;
    x1_4 <= sel_req_4_index;
    x2_4 <= sel_req_4_data_4;
    REG_4 <= sel_req_4_index;
    x1_5 <= sel_req_5_index;
    x2_5 <= sel_req_5_data_5;
    REG_5 <= sel_req_5_index;
    x1_6 <= sel_req_6_index;
    x2_6 <= sel_req_6_data_6;
    REG_6 <= sel_req_6_index;
    x1_7 <= sel_req_7_index;
    x2_7 <= sel_req_7_data_7;
    REG_7 <= sel_req_7_index;
    d_addr_reg_REG_way <= io_sourceD_raddr_bits_way;
    d_addr_reg_REG_set <= io_sourceD_raddr_bits_set;
    d_addr_reg_REG_beat <= io_sourceD_raddr_bits_beat;
    d_addr_reg_REG_1_way <= d_addr_reg_REG_way;
    d_addr_reg_REG_1_set <= d_addr_reg_REG_set;
    d_addr_reg_REG_1_beat <= d_addr_reg_REG_beat;
    d_addr_reg_REG_2_way <= d_addr_reg_REG_1_way;
    d_addr_reg_REG_2_set <= d_addr_reg_REG_1_set;
    d_addr_reg_REG_2_beat <= d_addr_reg_REG_1_beat;
    d_addr_reg_REG_3_way <= d_addr_reg_REG_2_way;
    d_addr_reg_REG_3_set <= d_addr_reg_REG_2_set;
    d_addr_reg_REG_3_beat <= d_addr_reg_REG_2_beat;
    d_addr_reg_way <= d_addr_reg_REG_3_way;
    d_addr_reg_set <= d_addr_reg_REG_3_set;
    d_addr_reg_beat <= d_addr_reg_REG_3_beat;
    c_addr_reg_REG_way <= io_sourceC_raddr_bits_way;
    c_addr_reg_REG_set <= io_sourceC_raddr_bits_set;
    c_addr_reg_REG_beat <= io_sourceC_raddr_bits_beat;
    c_addr_reg_REG_1_way <= c_addr_reg_REG_way;
    c_addr_reg_REG_1_set <= c_addr_reg_REG_set;
    c_addr_reg_REG_1_beat <= c_addr_reg_REG_beat;
    c_addr_reg_REG_2_way <= c_addr_reg_REG_1_way;
    c_addr_reg_REG_2_set <= c_addr_reg_REG_1_set;
    c_addr_reg_REG_2_beat <= c_addr_reg_REG_1_beat;
    c_addr_reg_REG_3_way <= c_addr_reg_REG_2_way;
    c_addr_reg_REG_3_set <= c_addr_reg_REG_2_set;
    c_addr_reg_REG_3_beat <= c_addr_reg_REG_2_beat;
    c_addr_reg_way <= c_addr_reg_REG_3_way;
    c_addr_reg_set <= c_addr_reg_REG_3_set;
    c_addr_reg_beat <= c_addr_reg_REG_3_beat;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:278];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [8:0] i = 9'h0; i < 9'h117; i += 9'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        stackRdy_0 = _RANDOM[9'h0][0];
        stackRdy_1 = _RANDOM[9'h0][1];
        cycleCnt_1 = _RANDOM[9'h0][2];
        wen_latch = _RANDOM[9'h0][3];
        x1 =
          {_RANDOM[9'h0][31:4],
           _RANDOM[9'h1],
           _RANDOM[9'h2],
           _RANDOM[9'h3],
           _RANDOM[9'h4],
           _RANDOM[9'h5],
           _RANDOM[9'h6],
           _RANDOM[9'h7],
           _RANDOM[9'h8],
           _RANDOM[9'h9],
           _RANDOM[9'hA],
           _RANDOM[9'hB],
           _RANDOM[9'hC],
           _RANDOM[9'hD],
           _RANDOM[9'hE],
           _RANDOM[9'hF],
           _RANDOM[9'h10][3:0]};
        x2 = {_RANDOM[9'h10][31:4], _RANDOM[9'h11], _RANDOM[9'h12][3:0]};
        ren_latch = _RANDOM[9'h12][4];
        REG =
          {_RANDOM[9'h12][31:5],
           _RANDOM[9'h13],
           _RANDOM[9'h14],
           _RANDOM[9'h15],
           _RANDOM[9'h16],
           _RANDOM[9'h17],
           _RANDOM[9'h18],
           _RANDOM[9'h19],
           _RANDOM[9'h1A],
           _RANDOM[9'h1B],
           _RANDOM[9'h1C],
           _RANDOM[9'h1D],
           _RANDOM[9'h1E],
           _RANDOM[9'h1F],
           _RANDOM[9'h20],
           _RANDOM[9'h21],
           _RANDOM[9'h22][4:0]};
        wen_latch_1 = _RANDOM[9'h22][5];
        x1_1 =
          {_RANDOM[9'h22][31:6],
           _RANDOM[9'h23],
           _RANDOM[9'h24],
           _RANDOM[9'h25],
           _RANDOM[9'h26],
           _RANDOM[9'h27],
           _RANDOM[9'h28],
           _RANDOM[9'h29],
           _RANDOM[9'h2A],
           _RANDOM[9'h2B],
           _RANDOM[9'h2C],
           _RANDOM[9'h2D],
           _RANDOM[9'h2E],
           _RANDOM[9'h2F],
           _RANDOM[9'h30],
           _RANDOM[9'h31],
           _RANDOM[9'h32][5:0]};
        x2_1 = {_RANDOM[9'h32][31:6], _RANDOM[9'h33], _RANDOM[9'h34][5:0]};
        ren_latch_1 = _RANDOM[9'h34][6];
        REG_1 =
          {_RANDOM[9'h34][31:7],
           _RANDOM[9'h35],
           _RANDOM[9'h36],
           _RANDOM[9'h37],
           _RANDOM[9'h38],
           _RANDOM[9'h39],
           _RANDOM[9'h3A],
           _RANDOM[9'h3B],
           _RANDOM[9'h3C],
           _RANDOM[9'h3D],
           _RANDOM[9'h3E],
           _RANDOM[9'h3F],
           _RANDOM[9'h40],
           _RANDOM[9'h41],
           _RANDOM[9'h42],
           _RANDOM[9'h43],
           _RANDOM[9'h44][6:0]};
        wen_latch_2 = _RANDOM[9'h44][7];
        x1_2 =
          {_RANDOM[9'h44][31:8],
           _RANDOM[9'h45],
           _RANDOM[9'h46],
           _RANDOM[9'h47],
           _RANDOM[9'h48],
           _RANDOM[9'h49],
           _RANDOM[9'h4A],
           _RANDOM[9'h4B],
           _RANDOM[9'h4C],
           _RANDOM[9'h4D],
           _RANDOM[9'h4E],
           _RANDOM[9'h4F],
           _RANDOM[9'h50],
           _RANDOM[9'h51],
           _RANDOM[9'h52],
           _RANDOM[9'h53],
           _RANDOM[9'h54][7:0]};
        x2_2 = {_RANDOM[9'h54][31:8], _RANDOM[9'h55], _RANDOM[9'h56][7:0]};
        ren_latch_2 = _RANDOM[9'h56][8];
        REG_2 =
          {_RANDOM[9'h56][31:9],
           _RANDOM[9'h57],
           _RANDOM[9'h58],
           _RANDOM[9'h59],
           _RANDOM[9'h5A],
           _RANDOM[9'h5B],
           _RANDOM[9'h5C],
           _RANDOM[9'h5D],
           _RANDOM[9'h5E],
           _RANDOM[9'h5F],
           _RANDOM[9'h60],
           _RANDOM[9'h61],
           _RANDOM[9'h62],
           _RANDOM[9'h63],
           _RANDOM[9'h64],
           _RANDOM[9'h65],
           _RANDOM[9'h66][8:0]};
        wen_latch_3 = _RANDOM[9'h66][9];
        x1_3 =
          {_RANDOM[9'h66][31:10],
           _RANDOM[9'h67],
           _RANDOM[9'h68],
           _RANDOM[9'h69],
           _RANDOM[9'h6A],
           _RANDOM[9'h6B],
           _RANDOM[9'h6C],
           _RANDOM[9'h6D],
           _RANDOM[9'h6E],
           _RANDOM[9'h6F],
           _RANDOM[9'h70],
           _RANDOM[9'h71],
           _RANDOM[9'h72],
           _RANDOM[9'h73],
           _RANDOM[9'h74],
           _RANDOM[9'h75],
           _RANDOM[9'h76][9:0]};
        x2_3 = {_RANDOM[9'h76][31:10], _RANDOM[9'h77], _RANDOM[9'h78][9:0]};
        ren_latch_3 = _RANDOM[9'h78][10];
        REG_3 =
          {_RANDOM[9'h78][31:11],
           _RANDOM[9'h79],
           _RANDOM[9'h7A],
           _RANDOM[9'h7B],
           _RANDOM[9'h7C],
           _RANDOM[9'h7D],
           _RANDOM[9'h7E],
           _RANDOM[9'h7F],
           _RANDOM[9'h80],
           _RANDOM[9'h81],
           _RANDOM[9'h82],
           _RANDOM[9'h83],
           _RANDOM[9'h84],
           _RANDOM[9'h85],
           _RANDOM[9'h86],
           _RANDOM[9'h87],
           _RANDOM[9'h88][10:0]};
        wen_latch_4 = _RANDOM[9'h88][11];
        x1_4 =
          {_RANDOM[9'h88][31:12],
           _RANDOM[9'h89],
           _RANDOM[9'h8A],
           _RANDOM[9'h8B],
           _RANDOM[9'h8C],
           _RANDOM[9'h8D],
           _RANDOM[9'h8E],
           _RANDOM[9'h8F],
           _RANDOM[9'h90],
           _RANDOM[9'h91],
           _RANDOM[9'h92],
           _RANDOM[9'h93],
           _RANDOM[9'h94],
           _RANDOM[9'h95],
           _RANDOM[9'h96],
           _RANDOM[9'h97],
           _RANDOM[9'h98][11:0]};
        x2_4 = {_RANDOM[9'h98][31:12], _RANDOM[9'h99], _RANDOM[9'h9A][11:0]};
        ren_latch_4 = _RANDOM[9'h9A][12];
        REG_4 =
          {_RANDOM[9'h9A][31:13],
           _RANDOM[9'h9B],
           _RANDOM[9'h9C],
           _RANDOM[9'h9D],
           _RANDOM[9'h9E],
           _RANDOM[9'h9F],
           _RANDOM[9'hA0],
           _RANDOM[9'hA1],
           _RANDOM[9'hA2],
           _RANDOM[9'hA3],
           _RANDOM[9'hA4],
           _RANDOM[9'hA5],
           _RANDOM[9'hA6],
           _RANDOM[9'hA7],
           _RANDOM[9'hA8],
           _RANDOM[9'hA9],
           _RANDOM[9'hAA][12:0]};
        wen_latch_5 = _RANDOM[9'hAA][13];
        x1_5 =
          {_RANDOM[9'hAA][31:14],
           _RANDOM[9'hAB],
           _RANDOM[9'hAC],
           _RANDOM[9'hAD],
           _RANDOM[9'hAE],
           _RANDOM[9'hAF],
           _RANDOM[9'hB0],
           _RANDOM[9'hB1],
           _RANDOM[9'hB2],
           _RANDOM[9'hB3],
           _RANDOM[9'hB4],
           _RANDOM[9'hB5],
           _RANDOM[9'hB6],
           _RANDOM[9'hB7],
           _RANDOM[9'hB8],
           _RANDOM[9'hB9],
           _RANDOM[9'hBA][13:0]};
        x2_5 = {_RANDOM[9'hBA][31:14], _RANDOM[9'hBB], _RANDOM[9'hBC][13:0]};
        ren_latch_5 = _RANDOM[9'hBC][14];
        REG_5 =
          {_RANDOM[9'hBC][31:15],
           _RANDOM[9'hBD],
           _RANDOM[9'hBE],
           _RANDOM[9'hBF],
           _RANDOM[9'hC0],
           _RANDOM[9'hC1],
           _RANDOM[9'hC2],
           _RANDOM[9'hC3],
           _RANDOM[9'hC4],
           _RANDOM[9'hC5],
           _RANDOM[9'hC6],
           _RANDOM[9'hC7],
           _RANDOM[9'hC8],
           _RANDOM[9'hC9],
           _RANDOM[9'hCA],
           _RANDOM[9'hCB],
           _RANDOM[9'hCC][14:0]};
        wen_latch_6 = _RANDOM[9'hCC][15];
        x1_6 =
          {_RANDOM[9'hCC][31:16],
           _RANDOM[9'hCD],
           _RANDOM[9'hCE],
           _RANDOM[9'hCF],
           _RANDOM[9'hD0],
           _RANDOM[9'hD1],
           _RANDOM[9'hD2],
           _RANDOM[9'hD3],
           _RANDOM[9'hD4],
           _RANDOM[9'hD5],
           _RANDOM[9'hD6],
           _RANDOM[9'hD7],
           _RANDOM[9'hD8],
           _RANDOM[9'hD9],
           _RANDOM[9'hDA],
           _RANDOM[9'hDB],
           _RANDOM[9'hDC][15:0]};
        x2_6 = {_RANDOM[9'hDC][31:16], _RANDOM[9'hDD], _RANDOM[9'hDE][15:0]};
        ren_latch_6 = _RANDOM[9'hDE][16];
        REG_6 =
          {_RANDOM[9'hDE][31:17],
           _RANDOM[9'hDF],
           _RANDOM[9'hE0],
           _RANDOM[9'hE1],
           _RANDOM[9'hE2],
           _RANDOM[9'hE3],
           _RANDOM[9'hE4],
           _RANDOM[9'hE5],
           _RANDOM[9'hE6],
           _RANDOM[9'hE7],
           _RANDOM[9'hE8],
           _RANDOM[9'hE9],
           _RANDOM[9'hEA],
           _RANDOM[9'hEB],
           _RANDOM[9'hEC],
           _RANDOM[9'hED],
           _RANDOM[9'hEE][16:0]};
        wen_latch_7 = _RANDOM[9'hEE][17];
        x1_7 =
          {_RANDOM[9'hEE][31:18],
           _RANDOM[9'hEF],
           _RANDOM[9'hF0],
           _RANDOM[9'hF1],
           _RANDOM[9'hF2],
           _RANDOM[9'hF3],
           _RANDOM[9'hF4],
           _RANDOM[9'hF5],
           _RANDOM[9'hF6],
           _RANDOM[9'hF7],
           _RANDOM[9'hF8],
           _RANDOM[9'hF9],
           _RANDOM[9'hFA],
           _RANDOM[9'hFB],
           _RANDOM[9'hFC],
           _RANDOM[9'hFD],
           _RANDOM[9'hFE][17:0]};
        x2_7 = {_RANDOM[9'hFE][31:18], _RANDOM[9'hFF], _RANDOM[9'h100][17:0]};
        ren_latch_7 = _RANDOM[9'h100][18];
        REG_7 =
          {_RANDOM[9'h100][31:19],
           _RANDOM[9'h101],
           _RANDOM[9'h102],
           _RANDOM[9'h103],
           _RANDOM[9'h104],
           _RANDOM[9'h105],
           _RANDOM[9'h106],
           _RANDOM[9'h107],
           _RANDOM[9'h108],
           _RANDOM[9'h109],
           _RANDOM[9'h10A],
           _RANDOM[9'h10B],
           _RANDOM[9'h10C],
           _RANDOM[9'h10D],
           _RANDOM[9'h10E],
           _RANDOM[9'h10F],
           _RANDOM[9'h110][18:0]};
        d_addr_reg_REG_way = _RANDOM[9'h110][22:19];
        d_addr_reg_REG_set = {_RANDOM[9'h110][31:23], _RANDOM[9'h111][2:0]};
        d_addr_reg_REG_beat = _RANDOM[9'h111][3];
        d_addr_reg_REG_1_way = _RANDOM[9'h111][9:6];
        d_addr_reg_REG_1_set = _RANDOM[9'h111][21:10];
        d_addr_reg_REG_1_beat = _RANDOM[9'h111][22];
        d_addr_reg_REG_2_way = _RANDOM[9'h111][28:25];
        d_addr_reg_REG_2_set = {_RANDOM[9'h111][31:29], _RANDOM[9'h112][8:0]};
        d_addr_reg_REG_2_beat = _RANDOM[9'h112][9];
        d_addr_reg_REG_3_way = _RANDOM[9'h112][15:12];
        d_addr_reg_REG_3_set = _RANDOM[9'h112][27:16];
        d_addr_reg_REG_3_beat = _RANDOM[9'h112][28];
        d_addr_reg_way = {_RANDOM[9'h112][31], _RANDOM[9'h113][2:0]};
        d_addr_reg_set = _RANDOM[9'h113][14:3];
        d_addr_reg_beat = _RANDOM[9'h113][15];
        c_addr_reg_REG_way = _RANDOM[9'h113][21:18];
        c_addr_reg_REG_set = {_RANDOM[9'h113][31:22], _RANDOM[9'h114][1:0]};
        c_addr_reg_REG_beat = _RANDOM[9'h114][2];
        c_addr_reg_REG_1_way = _RANDOM[9'h114][8:5];
        c_addr_reg_REG_1_set = _RANDOM[9'h114][20:9];
        c_addr_reg_REG_1_beat = _RANDOM[9'h114][21];
        c_addr_reg_REG_2_way = _RANDOM[9'h114][27:24];
        c_addr_reg_REG_2_set = {_RANDOM[9'h114][31:28], _RANDOM[9'h115][7:0]};
        c_addr_reg_REG_2_beat = _RANDOM[9'h115][8];
        c_addr_reg_REG_3_way = _RANDOM[9'h115][14:11];
        c_addr_reg_REG_3_set = _RANDOM[9'h115][26:15];
        c_addr_reg_REG_3_beat = _RANDOM[9'h115][27];
        c_addr_reg_way = {_RANDOM[9'h115][31:30], _RANDOM[9'h116][1:0]};
        c_addr_reg_set = _RANDOM[9'h116][13:2];
        c_addr_reg_beat = _RANDOM[9'h116][14];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        stackRdy_0 = 1'h1;
        stackRdy_1 = 1'h1;
        cycleCnt_1 = 1'h0;
        wen_latch = 1'h0;
        ren_latch = 1'h0;
        wen_latch_1 = 1'h0;
        ren_latch_1 = 1'h0;
        wen_latch_2 = 1'h0;
        ren_latch_2 = 1'h0;
        wen_latch_3 = 1'h0;
        ren_latch_3 = 1'h0;
        wen_latch_4 = 1'h0;
        ren_latch_4 = 1'h0;
        wen_latch_5 = 1'h0;
        ren_latch_5 = 1'h0;
        wen_latch_6 = 1'h0;
        ren_latch_6 = 1'h0;
        wen_latch_7 = 1'h0;
        ren_latch_7 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  SRAMWrapper bankedData_0 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch),
    .io_r_req_bits_setIdx (REG[15:0]),
    .io_r_resp_data_0     (_bankedData_0_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch),
    .io_w_req_bits_setIdx (x1[15:0]),
    .io_w_req_bits_data_0 (x2)
  );
  SRAMWrapper bankedData_1 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch_1),
    .io_r_req_bits_setIdx (REG_1[15:0]),
    .io_r_resp_data_0     (_bankedData_1_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch_1),
    .io_w_req_bits_setIdx (x1_1[15:0]),
    .io_w_req_bits_data_0 (x2_1)
  );
  SRAMWrapper bankedData_2 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch_2),
    .io_r_req_bits_setIdx (REG_2[15:0]),
    .io_r_resp_data_0     (_bankedData_2_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch_2),
    .io_w_req_bits_setIdx (x1_2[15:0]),
    .io_w_req_bits_data_0 (x2_2)
  );
  SRAMWrapper bankedData_3 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch_3),
    .io_r_req_bits_setIdx (REG_3[15:0]),
    .io_r_resp_data_0     (_bankedData_3_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch_3),
    .io_w_req_bits_setIdx (x1_3[15:0]),
    .io_w_req_bits_data_0 (x2_3)
  );
  SRAMWrapper bankedData_4 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch_4),
    .io_r_req_bits_setIdx (REG_4[15:0]),
    .io_r_resp_data_0     (_bankedData_4_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch_4),
    .io_w_req_bits_setIdx (x1_4[15:0]),
    .io_w_req_bits_data_0 (x2_4)
  );
  SRAMWrapper bankedData_5 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch_5),
    .io_r_req_bits_setIdx (REG_5[15:0]),
    .io_r_resp_data_0     (_bankedData_5_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch_5),
    .io_w_req_bits_setIdx (x1_5[15:0]),
    .io_w_req_bits_data_0 (x2_5)
  );
  SRAMWrapper bankedData_6 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch_6),
    .io_r_req_bits_setIdx (REG_6[15:0]),
    .io_r_resp_data_0     (_bankedData_6_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch_6),
    .io_w_req_bits_setIdx (x1_6[15:0]),
    .io_w_req_bits_data_0 (x2_6)
  );
  SRAMWrapper bankedData_7 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch_7),
    .io_r_req_bits_setIdx (REG_7[15:0]),
    .io_r_resp_data_0     (_bankedData_7_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch_7),
    .io_w_req_bits_setIdx (x1_7[15:0]),
    .io_w_req_bits_data_0 (x2_7)
  );
  SRAMWrapper_8 dataEccArray_0 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch),
    .io_r_req_bits_setIdx (REG[15:0]),
    .io_r_resp_data_0     (_dataEccArray_0_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch),
    .io_w_req_bits_setIdx (x1[15:0]),
    .io_w_req_bits_data_0
      ({^{^_x10_syndromeUInt_T_81,
          ^_x10_syndromeUInt_T_78,
          ^_x10_syndromeUInt_T_75,
          ^_x10_syndromeUInt_T_72,
          ^_x10_syndromeUInt_T_69,
          ^_x10_syndromeUInt_T_66,
          ^_x10_syndromeUInt_T_63,
          x2_3},
        ^_x10_syndromeUInt_T_81,
        ^_x10_syndromeUInt_T_78,
        ^_x10_syndromeUInt_T_75,
        ^_x10_syndromeUInt_T_72,
        ^_x10_syndromeUInt_T_69,
        ^_x10_syndromeUInt_T_66,
        ^_x10_syndromeUInt_T_63,
        ^{^_x10_syndromeUInt_T_60,
          ^_x10_syndromeUInt_T_57,
          ^_x10_syndromeUInt_T_54,
          ^_x10_syndromeUInt_T_51,
          ^_x10_syndromeUInt_T_48,
          ^_x10_syndromeUInt_T_45,
          ^_x10_syndromeUInt_T_42,
          x2_2},
        ^_x10_syndromeUInt_T_60,
        ^_x10_syndromeUInt_T_57,
        ^_x10_syndromeUInt_T_54,
        ^_x10_syndromeUInt_T_51,
        ^_x10_syndromeUInt_T_48,
        ^_x10_syndromeUInt_T_45,
        ^_x10_syndromeUInt_T_42,
        ^{^_x10_syndromeUInt_T_39,
          ^_x10_syndromeUInt_T_36,
          ^_x10_syndromeUInt_T_33,
          ^_x10_syndromeUInt_T_30,
          ^_x10_syndromeUInt_T_27,
          ^_x10_syndromeUInt_T_24,
          ^_x10_syndromeUInt_T_21,
          x2_1},
        ^_x10_syndromeUInt_T_39,
        ^_x10_syndromeUInt_T_36,
        ^_x10_syndromeUInt_T_33,
        ^_x10_syndromeUInt_T_30,
        ^_x10_syndromeUInt_T_27,
        ^_x10_syndromeUInt_T_24,
        ^_x10_syndromeUInt_T_21,
        ^{^_x10_syndromeUInt_T_18,
          ^_x10_syndromeUInt_T_15,
          ^_x10_syndromeUInt_T_12,
          ^_x10_syndromeUInt_T_9,
          ^_x10_syndromeUInt_T_6,
          ^_x10_syndromeUInt_T_3,
          ^_x10_syndromeUInt_T,
          x2},
        ^_x10_syndromeUInt_T_18,
        ^_x10_syndromeUInt_T_15,
        ^_x10_syndromeUInt_T_12,
        ^_x10_syndromeUInt_T_9,
        ^_x10_syndromeUInt_T_6,
        ^_x10_syndromeUInt_T_3,
        ^_x10_syndromeUInt_T})
  );
  SRAMWrapper_8 dataEccArray_1 (
    .clock                (clock),
    .reset                (reset),
    .io_r_req_valid       (ren_latch_4),
    .io_r_req_bits_setIdx (REG_4[15:0]),
    .io_r_resp_data_0     (_dataEccArray_1_io_r_resp_data_0),
    .io_w_req_valid       (wen_latch_4),
    .io_w_req_bits_setIdx (x1_4[15:0]),
    .io_w_req_bits_data_0
      ({^{^_x10_syndromeUInt_T_165,
          ^_x10_syndromeUInt_T_162,
          ^_x10_syndromeUInt_T_159,
          ^_x10_syndromeUInt_T_156,
          ^_x10_syndromeUInt_T_153,
          ^_x10_syndromeUInt_T_150,
          ^_x10_syndromeUInt_T_147,
          x2_7},
        ^_x10_syndromeUInt_T_165,
        ^_x10_syndromeUInt_T_162,
        ^_x10_syndromeUInt_T_159,
        ^_x10_syndromeUInt_T_156,
        ^_x10_syndromeUInt_T_153,
        ^_x10_syndromeUInt_T_150,
        ^_x10_syndromeUInt_T_147,
        ^{^_x10_syndromeUInt_T_144,
          ^_x10_syndromeUInt_T_141,
          ^_x10_syndromeUInt_T_138,
          ^_x10_syndromeUInt_T_135,
          ^_x10_syndromeUInt_T_132,
          ^_x10_syndromeUInt_T_129,
          ^_x10_syndromeUInt_T_126,
          x2_6},
        ^_x10_syndromeUInt_T_144,
        ^_x10_syndromeUInt_T_141,
        ^_x10_syndromeUInt_T_138,
        ^_x10_syndromeUInt_T_135,
        ^_x10_syndromeUInt_T_132,
        ^_x10_syndromeUInt_T_129,
        ^_x10_syndromeUInt_T_126,
        ^{^_x10_syndromeUInt_T_123,
          ^_x10_syndromeUInt_T_120,
          ^_x10_syndromeUInt_T_117,
          ^_x10_syndromeUInt_T_114,
          ^_x10_syndromeUInt_T_111,
          ^_x10_syndromeUInt_T_108,
          ^_x10_syndromeUInt_T_105,
          x2_5},
        ^_x10_syndromeUInt_T_123,
        ^_x10_syndromeUInt_T_120,
        ^_x10_syndromeUInt_T_117,
        ^_x10_syndromeUInt_T_114,
        ^_x10_syndromeUInt_T_111,
        ^_x10_syndromeUInt_T_108,
        ^_x10_syndromeUInt_T_105,
        ^{^_x10_syndromeUInt_T_102,
          ^_x10_syndromeUInt_T_99,
          ^_x10_syndromeUInt_T_96,
          ^_x10_syndromeUInt_T_93,
          ^_x10_syndromeUInt_T_90,
          ^_x10_syndromeUInt_T_87,
          ^_x10_syndromeUInt_T_84,
          x2_4},
        ^_x10_syndromeUInt_T_102,
        ^_x10_syndromeUInt_T_99,
        ^_x10_syndromeUInt_T_96,
        ^_x10_syndromeUInt_T_93,
        ^_x10_syndromeUInt_T_90,
        ^_x10_syndromeUInt_T_87,
        ^_x10_syndromeUInt_T_84})
  );
  DataSel DataSel (
    .clock        (clock),
    .reset        (reset),
    .io_ecc_in_0  (_dataEccArray_0_io_r_resp_data_0[7:0]),
    .io_ecc_in_1  (_dataEccArray_1_io_r_resp_data_0[7:0]),
    .io_in_0      (_bankedData_0_io_r_resp_data_0),
    .io_in_1      (_bankedData_4_io_r_resp_data_0),
    .io_sel_0     ({sourceD_rreq_bankEn[4], sourceD_rreq_bankEn[0]}),
    .io_sel_1     ({sourceC_req_bankEn[4], sourceC_req_bankEn[0]}),
    .io_en_0      (_GEN_10),
    .io_en_1      (_GEN_11),
    .io_out_0     (_DataSel_io_out_0),
    .io_out_1     (_DataSel_io_out_1),
    .io_err_out_0 (_DataSel_io_err_out_0),
    .io_err_out_1 (_DataSel_io_err_out_1)
  );
  DataSel DataSel_1 (
    .clock        (clock),
    .reset        (reset),
    .io_ecc_in_0  (_dataEccArray_0_io_r_resp_data_0[15:8]),
    .io_ecc_in_1  (_dataEccArray_1_io_r_resp_data_0[15:8]),
    .io_in_0      (_bankedData_1_io_r_resp_data_0),
    .io_in_1      (_bankedData_5_io_r_resp_data_0),
    .io_sel_0     ({sourceD_rreq_bankEn[5], sourceD_rreq_bankEn[1]}),
    .io_sel_1     ({sourceC_req_bankEn[5], sourceC_req_bankEn[1]}),
    .io_en_0      (_GEN_10),
    .io_en_1      (_GEN_11),
    .io_out_0     (_DataSel_1_io_out_0),
    .io_out_1     (_DataSel_1_io_out_1),
    .io_err_out_0 (_DataSel_1_io_err_out_0),
    .io_err_out_1 (_DataSel_1_io_err_out_1)
  );
  DataSel DataSel_2 (
    .clock        (clock),
    .reset        (reset),
    .io_ecc_in_0  (_dataEccArray_0_io_r_resp_data_0[23:16]),
    .io_ecc_in_1  (_dataEccArray_1_io_r_resp_data_0[23:16]),
    .io_in_0      (_bankedData_2_io_r_resp_data_0),
    .io_in_1      (_bankedData_6_io_r_resp_data_0),
    .io_sel_0     ({sourceD_rreq_bankEn[6], sourceD_rreq_bankEn[2]}),
    .io_sel_1     ({sourceC_req_bankEn[6], sourceC_req_bankEn[2]}),
    .io_en_0      (_GEN_10),
    .io_en_1      (_GEN_11),
    .io_out_0     (_DataSel_2_io_out_0),
    .io_out_1     (_DataSel_2_io_out_1),
    .io_err_out_0 (_DataSel_2_io_err_out_0),
    .io_err_out_1 (_DataSel_2_io_err_out_1)
  );
  DataSel DataSel_3 (
    .clock        (clock),
    .reset        (reset),
    .io_ecc_in_0  (_dataEccArray_0_io_r_resp_data_0[31:24]),
    .io_ecc_in_1  (_dataEccArray_1_io_r_resp_data_0[31:24]),
    .io_in_0      (_bankedData_3_io_r_resp_data_0),
    .io_in_1      (_bankedData_7_io_r_resp_data_0),
    .io_sel_0     ({sourceD_rreq_bankEn[7], sourceD_rreq_bankEn[3]}),
    .io_sel_1     ({sourceC_req_bankEn[7], sourceC_req_bankEn[3]}),
    .io_en_0      (_GEN_10),
    .io_en_1      (_GEN_11),
    .io_out_0     (_DataSel_3_io_out_0),
    .io_out_1     (_DataSel_3_io_out_1),
    .io_err_out_0 (_DataSel_3_io_err_out_0),
    .io_err_out_1 (_DataSel_3_io_err_out_1)
  );
  assign io_sourceC_raddr_ready = io_sourceC_raddr_ready_0;
  assign io_sourceC_rdata_data =
    {_DataSel_3_io_out_1, _DataSel_2_io_out_1, _DataSel_1_io_out_1, _DataSel_io_out_1};
  assign io_sourceC_rdata_corrupt = |_io_sourceC_rdata_corrupt_T;
  assign io_sinkD_waddr_ready = _sinkD_wreq_io_sinkD_waddr_ready_T[0] & _GEN_3;
  assign io_sourceD_raddr_ready = io_sourceD_raddr_ready_0;
  assign io_sourceD_rdata_data =
    {_DataSel_3_io_out_0, _DataSel_2_io_out_0, _DataSel_1_io_out_0, _DataSel_io_out_0};
  assign io_sourceD_rdata_corrupt = |_io_sourceD_rdata_corrupt_T;
  assign io_sourceD_waddr_ready = _sourceD_wreq_io_sourceD_waddr_ready_T[0] & _GEN_2;
  assign io_sinkC_waddr_ready = _sinkC_req_io_sinkC_waddr_ready_T[0] & _GEN_4;
  assign io_ecc_valid = (|_io_sourceD_rdata_corrupt_T) | (|_io_sourceC_rdata_corrupt_T);
  assign io_ecc_bits_addr =
    {47'h0,
     (|_io_sourceD_rdata_corrupt_T)
       ? {d_addr_reg_set, d_addr_reg_way, d_addr_reg_beat}
       : {c_addr_reg_set, c_addr_reg_way, c_addr_reg_beat}};
endmodule

