Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/single_mp/system.qsys --block-symbol-file --output-directory=/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/single_mp/system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading single_mp/system.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 17.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding cpu0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu0
Progress: Adding cpu0_jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module cpu0_jtag_uart
Progress: Adding cpu0_ocm [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module cpu0_ocm
Progress: Adding datagen [data_gen 1.1]
Progress: Parameterizing module datagen
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.cpu0_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/single_mp/system.qsys --synthesis=VHDL --output-directory=/home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/single_mp/system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading single_mp/system.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 17.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding cpu0 [altera_nios2_gen2 17.0]
Progress: Parameterizing module cpu0
Progress: Adding cpu0_jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module cpu0_jtag_uart
Progress: Adding cpu0_ocm [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module cpu0_ocm
Progress: Adding datagen [data_gen 1.1]
Progress: Parameterizing module datagen
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.cpu0_jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll_0: Able to implement PLL with user settings
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: cpu0: "system" instantiated altera_nios2_gen2 "cpu0"
Info: cpu0_jtag_uart: Starting RTL generation for module 'system_cpu0_jtag_uart'
Info: cpu0_jtag_uart:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_cpu0_jtag_uart --dir=/tmp/alt7479_151719691151108755.dir/0028_cpu0_jtag_uart_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7479_151719691151108755.dir/0028_cpu0_jtag_uart_gen//system_cpu0_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: cpu0_jtag_uart: Done RTL generation for module 'system_cpu0_jtag_uart'
Info: cpu0_jtag_uart: "system" instantiated altera_avalon_jtag_uart "cpu0_jtag_uart"
Info: cpu0_ocm: Starting RTL generation for module 'system_cpu0_ocm'
Info: cpu0_ocm:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/bin/perl -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_cpu0_ocm --dir=/tmp/alt7479_151719691151108755.dir/0029_cpu0_ocm_gen/ --quartus_dir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus --verilog --config=/tmp/alt7479_151719691151108755.dir/0029_cpu0_ocm_gen//system_cpu0_ocm_component_configuration.pl  --do_build_sim=0  ]
Info: cpu0_ocm: Done RTL generation for module 'system_cpu0_ocm'
Info: cpu0_ocm: "system" instantiated altera_avalon_onchip_memory2 "cpu0_ocm"
Info: datagen: "system" instantiated data_gen "datagen"
Info: pll_0: "system" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_cpu0_cpu'
Info: cpu:   Generation command is [exec /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//eperlcmd -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64//perl/lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/europa -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin/perl_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/sopc_builder/bin -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/strahinja/tools/intelFPGA_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu0_cpu --dir=/tmp/alt7479_151719691151108755.dir/0034_cpu_gen/ --quartus_bindir=/home/strahinja/tools/intelFPGA_lite/17.0/quartus/linux64/ --verilog --config=/tmp/alt7479_151719691151108755.dir/0034_cpu_gen//system_cpu0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.11.09 20:48:15 (*) Starting Nios II generation
Info: cpu: # 2017.11.09 20:48:15 (*)   Checking for plaintext license.
Info: cpu: # 2017.11.09 20:48:15 (*)   Plaintext license not found.
Info: cpu: # 2017.11.09 20:48:15 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.11.09 20:48:16 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.11.09 20:48:16 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.11.09 20:48:16 (*)   Creating all objects for CPU
Info: cpu: # 2017.11.09 20:48:16 (*)     Testbench
Info: cpu: # 2017.11.09 20:48:17 (*)     Instruction decoding
Info: cpu: # 2017.11.09 20:48:17 (*)       Instruction fields
Info: cpu: # 2017.11.09 20:48:17 (*)       Instruction decodes
Info: cpu: # 2017.11.09 20:48:17 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.11.09 20:48:17 (*)       Instruction controls
Info: cpu: # 2017.11.09 20:48:17 (*)     Pipeline frontend
Info: cpu: # 2017.11.09 20:48:17 (*)     Pipeline backend
Info: cpu: # 2017.11.09 20:48:20 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.11.09 20:48:22 (*)   Creating encrypted RTL
Info: cpu: # 2017.11.09 20:48:24 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_cpu0_cpu'
Info: cpu: "cpu0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu0_data_master_translator"
Info: cpu0_jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "cpu0_jtag_uart_avalon_jtag_slave_translator"
Info: cpu0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu0_data_master_agent"
Info: cpu0_jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "cpu0_jtag_uart_avalon_jtag_slave_agent"
Info: cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "cpu0_jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cpu0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu0_data_master_limiter"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/single_mp/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/single_mp/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/single_mp/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/strahinja/data/faks/vezbe/IVS/vezbe/v1/code/single_mp/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 30 modules, 52 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
