library IEEE;
use IEEE.std_logic_1164.all;

entity lab04_2 is
	port( a, b, c, d: in std_logic;
			Y : out std_logic);  
	end lab04_2;


Architecture arch of lab04_2 is
	begin
		Y <= (NOT(A) AND B AND C) OR (NOT(B) AND C AND NOT(D)) OR (A AND B AND NOT(C) AND D);
	end arch; 