|singleCycleProc
ValueSelect[0] => RegisterFile_8x8:RegFile.in_Write_sel[0]
ValueSelect[1] => RegisterFile_8x8:RegFile.in_Write_sel[1]
ValueSelect[2] => RegisterFile_8x8:RegFile.in_Write_sel[2]
GClock => register8bit:ProgramCounter.in_clk
GClock => dataMem:DataMemory.clock
GClock => RegisterFile_8x8:RegFile.in_clk
GClock => instrMem:MemoryInstruction.clock
GReset => register8bit:ProgramCounter.in_resetbar
GReset => RegisterFile_8x8:RegFile.in_resetbar
MuxOut[0] <= MuxOut[0].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[1] <= MuxOut[1].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[2] <= MuxOut[2].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[3] <= MuxOut[3].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[4] <= MuxOut[4].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[5] <= MuxOut[5].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[6] <= MuxOut[6].DB_MAX_OUTPUT_PORT_TYPE
MuxOut[7] <= MuxOut[7].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[0] <= InstructionOut[0].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[1] <= InstructionOut[1].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[2] <= InstructionOut[2].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[3] <= InstructionOut[3].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[4] <= InstructionOut[4].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[5] <= InstructionOut[5].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[6] <= InstructionOut[6].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[7] <= InstructionOut[7].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[8] <= InstructionOut[8].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[9] <= InstructionOut[9].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[10] <= InstructionOut[10].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[11] <= InstructionOut[11].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[12] <= InstructionOut[12].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[13] <= InstructionOut[13].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[14] <= InstructionOut[14].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[15] <= InstructionOut[15].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[16] <= InstructionOut[16].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[17] <= InstructionOut[17].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[18] <= InstructionOut[18].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[19] <= InstructionOut[19].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[20] <= InstructionOut[20].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[21] <= InstructionOut[21].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[22] <= InstructionOut[22].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[23] <= InstructionOut[23].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[24] <= InstructionOut[24].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[25] <= InstructionOut[25].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[26] <= InstructionOut[26].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[27] <= InstructionOut[27].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[28] <= InstructionOut[28].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[29] <= InstructionOut[29].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[30] <= InstructionOut[30].DB_MAX_OUTPUT_PORT_TYPE
InstructionOut[31] <= InstructionOut[31].DB_MAX_OUTPUT_PORT_TYPE
BranchOut <= BranchOut.DB_MAX_OUTPUT_PORT_TYPE
ZeroOut <= ALU:RegisterALU.Zero
MemWriteOut <= MemWriteOut.DB_MAX_OUTPUT_PORT_TYPE
RegWriteOut <= comb.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|register8bit:ProgramCounter
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|register8bit:ProgramCounter|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|register8bit:ProgramCounter|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|register8bit:ProgramCounter|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|register8bit:ProgramCounter|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|register8bit:ProgramCounter|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|register8bit:ProgramCounter|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|register8bit:ProgramCounter|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|register8bit:ProgramCounter|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|signExtend16to32:signExtend
input16Bit[0] => output32Bit[0].DATAIN
input16Bit[1] => output32Bit[1].DATAIN
input16Bit[2] => output32Bit[2].DATAIN
input16Bit[3] => output32Bit[3].DATAIN
input16Bit[4] => output32Bit[4].DATAIN
input16Bit[5] => output32Bit[5].DATAIN
input16Bit[6] => output32Bit[6].DATAIN
input16Bit[7] => output32Bit[7].DATAIN
input16Bit[8] => output32Bit[8].DATAIN
input16Bit[9] => output32Bit[9].DATAIN
input16Bit[10] => output32Bit[10].DATAIN
input16Bit[11] => output32Bit[11].DATAIN
input16Bit[12] => output32Bit[12].DATAIN
input16Bit[13] => output32Bit[13].DATAIN
input16Bit[14] => output32Bit[14].DATAIN
input16Bit[15] => output32Bit[15].DATAIN
input16Bit[15] => output32Bit[31].DATAIN
input16Bit[15] => output32Bit[30].DATAIN
input16Bit[15] => output32Bit[29].DATAIN
input16Bit[15] => output32Bit[28].DATAIN
input16Bit[15] => output32Bit[27].DATAIN
input16Bit[15] => output32Bit[26].DATAIN
input16Bit[15] => output32Bit[25].DATAIN
input16Bit[15] => output32Bit[24].DATAIN
input16Bit[15] => output32Bit[23].DATAIN
input16Bit[15] => output32Bit[22].DATAIN
input16Bit[15] => output32Bit[21].DATAIN
input16Bit[15] => output32Bit[20].DATAIN
input16Bit[15] => output32Bit[19].DATAIN
input16Bit[15] => output32Bit[18].DATAIN
input16Bit[15] => output32Bit[17].DATAIN
input16Bit[15] => output32Bit[16].DATAIN
output32Bit[0] <= input16Bit[0].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[1] <= input16Bit[1].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[2] <= input16Bit[2].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[3] <= input16Bit[3].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[4] <= input16Bit[4].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[5] <= input16Bit[5].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[6] <= input16Bit[6].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[7] <= input16Bit[7].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[8] <= input16Bit[8].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[9] <= input16Bit[9].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[10] <= input16Bit[10].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[11] <= input16Bit[11].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[12] <= input16Bit[12].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[13] <= input16Bit[13].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[14] <= input16Bit[14].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[15] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[16] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[17] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[18] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[19] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[20] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[21] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[22] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[23] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[24] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[25] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[26] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[27] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[28] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[29] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[30] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE
output32Bit[31] <= input16Bit[15].DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|dataMem:DataMemory
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component
wren_a => altsyncram_h3g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h3g1:auto_generated.data_a[0]
data_a[1] => altsyncram_h3g1:auto_generated.data_a[1]
data_a[2] => altsyncram_h3g1:auto_generated.data_a[2]
data_a[3] => altsyncram_h3g1:auto_generated.data_a[3]
data_a[4] => altsyncram_h3g1:auto_generated.data_a[4]
data_a[5] => altsyncram_h3g1:auto_generated.data_a[5]
data_a[6] => altsyncram_h3g1:auto_generated.data_a[6]
data_a[7] => altsyncram_h3g1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h3g1:auto_generated.address_a[0]
address_a[1] => altsyncram_h3g1:auto_generated.address_a[1]
address_a[2] => altsyncram_h3g1:auto_generated.address_a[2]
address_a[3] => altsyncram_h3g1:auto_generated.address_a[3]
address_a[4] => altsyncram_h3g1:auto_generated.address_a[4]
address_a[5] => altsyncram_h3g1:auto_generated.address_a[5]
address_a[6] => altsyncram_h3g1:auto_generated.address_a[6]
address_a[7] => altsyncram_h3g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h3g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h3g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_h3g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_h3g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_h3g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_h3g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_h3g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_h3g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_h3g1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|singleCycleProc|dataMem:DataMemory|altsyncram:altsyncram_component|altsyncram_h3g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|singleCycleProc|RegisterFile_8x8:RegFile
in_Read1[0] => mux8_8to1:Read_mux1.i_SEL[0]
in_Read1[1] => mux8_8to1:Read_mux1.i_SEL[1]
in_Read1[2] => mux8_8to1:Read_mux1.i_SEL[2]
in_Read2[0] => mux8_8to1:Read_mux2.i_SEL[0]
in_Read2[1] => mux8_8to1:Read_mux2.i_SEL[1]
in_Read2[2] => mux8_8to1:Read_mux2.i_SEL[2]
in_Write_sel[0] => Decoder_3x8:Decoder.i_Input[0]
in_Write_sel[1] => Decoder_3x8:Decoder.i_Input[1]
in_Write_sel[2] => Decoder_3x8:Decoder.i_Input[2]
in_Write_Data[0] => register8bit:Register0.in_Input[0]
in_Write_Data[0] => register8bit:Register1.in_Input[0]
in_Write_Data[0] => register8bit:Register2.in_Input[0]
in_Write_Data[0] => register8bit:Register3.in_Input[0]
in_Write_Data[0] => register8bit:Register4.in_Input[0]
in_Write_Data[0] => register8bit:Register5.in_Input[0]
in_Write_Data[0] => register8bit:Register6.in_Input[0]
in_Write_Data[0] => register8bit:Register7.in_Input[0]
in_Write_Data[1] => register8bit:Register0.in_Input[1]
in_Write_Data[1] => register8bit:Register1.in_Input[1]
in_Write_Data[1] => register8bit:Register2.in_Input[1]
in_Write_Data[1] => register8bit:Register3.in_Input[1]
in_Write_Data[1] => register8bit:Register4.in_Input[1]
in_Write_Data[1] => register8bit:Register5.in_Input[1]
in_Write_Data[1] => register8bit:Register6.in_Input[1]
in_Write_Data[1] => register8bit:Register7.in_Input[1]
in_Write_Data[2] => register8bit:Register0.in_Input[2]
in_Write_Data[2] => register8bit:Register1.in_Input[2]
in_Write_Data[2] => register8bit:Register2.in_Input[2]
in_Write_Data[2] => register8bit:Register3.in_Input[2]
in_Write_Data[2] => register8bit:Register4.in_Input[2]
in_Write_Data[2] => register8bit:Register5.in_Input[2]
in_Write_Data[2] => register8bit:Register6.in_Input[2]
in_Write_Data[2] => register8bit:Register7.in_Input[2]
in_Write_Data[3] => register8bit:Register0.in_Input[3]
in_Write_Data[3] => register8bit:Register1.in_Input[3]
in_Write_Data[3] => register8bit:Register2.in_Input[3]
in_Write_Data[3] => register8bit:Register3.in_Input[3]
in_Write_Data[3] => register8bit:Register4.in_Input[3]
in_Write_Data[3] => register8bit:Register5.in_Input[3]
in_Write_Data[3] => register8bit:Register6.in_Input[3]
in_Write_Data[3] => register8bit:Register7.in_Input[3]
in_Write_Data[4] => register8bit:Register0.in_Input[4]
in_Write_Data[4] => register8bit:Register1.in_Input[4]
in_Write_Data[4] => register8bit:Register2.in_Input[4]
in_Write_Data[4] => register8bit:Register3.in_Input[4]
in_Write_Data[4] => register8bit:Register4.in_Input[4]
in_Write_Data[4] => register8bit:Register5.in_Input[4]
in_Write_Data[4] => register8bit:Register6.in_Input[4]
in_Write_Data[4] => register8bit:Register7.in_Input[4]
in_Write_Data[5] => register8bit:Register0.in_Input[5]
in_Write_Data[5] => register8bit:Register1.in_Input[5]
in_Write_Data[5] => register8bit:Register2.in_Input[5]
in_Write_Data[5] => register8bit:Register3.in_Input[5]
in_Write_Data[5] => register8bit:Register4.in_Input[5]
in_Write_Data[5] => register8bit:Register5.in_Input[5]
in_Write_Data[5] => register8bit:Register6.in_Input[5]
in_Write_Data[5] => register8bit:Register7.in_Input[5]
in_Write_Data[6] => register8bit:Register0.in_Input[6]
in_Write_Data[6] => register8bit:Register1.in_Input[6]
in_Write_Data[6] => register8bit:Register2.in_Input[6]
in_Write_Data[6] => register8bit:Register3.in_Input[6]
in_Write_Data[6] => register8bit:Register4.in_Input[6]
in_Write_Data[6] => register8bit:Register5.in_Input[6]
in_Write_Data[6] => register8bit:Register6.in_Input[6]
in_Write_Data[6] => register8bit:Register7.in_Input[6]
in_Write_Data[7] => register8bit:Register0.in_Input[7]
in_Write_Data[7] => register8bit:Register1.in_Input[7]
in_Write_Data[7] => register8bit:Register2.in_Input[7]
in_Write_Data[7] => register8bit:Register3.in_Input[7]
in_Write_Data[7] => register8bit:Register4.in_Input[7]
in_Write_Data[7] => register8bit:Register5.in_Input[7]
in_Write_Data[7] => register8bit:Register6.in_Input[7]
in_Write_Data[7] => register8bit:Register7.in_Input[7]
in_Write_en => int_Write_en[0].IN1
in_Write_en => int_Write_en[1].IN1
in_Write_en => int_Write_en[2].IN1
in_Write_en => int_Write_en[3].IN1
in_Write_en => int_Write_en[4].IN1
in_Write_en => int_Write_en[5].IN1
in_Write_en => int_Write_en[6].IN1
in_Write_en => int_Write_en[7].IN1
in_clk => register8bit:Register0.in_clk
in_clk => register8bit:Register1.in_clk
in_clk => register8bit:Register2.in_clk
in_clk => register8bit:Register3.in_clk
in_clk => register8bit:Register4.in_clk
in_clk => register8bit:Register5.in_clk
in_clk => register8bit:Register6.in_clk
in_clk => register8bit:Register7.in_clk
in_resetbar => register8bit:Register0.in_resetbar
in_resetbar => register8bit:Register1.in_resetbar
in_resetbar => register8bit:Register2.in_resetbar
in_resetbar => register8bit:Register3.in_resetbar
in_resetbar => register8bit:Register4.in_resetbar
in_resetbar => register8bit:Register5.in_resetbar
in_resetbar => register8bit:Register6.in_resetbar
in_resetbar => register8bit:Register7.in_resetbar
o_Data1[0] <= mux8_8to1:Read_mux1.o_MUX[0]
o_Data1[1] <= mux8_8to1:Read_mux1.o_MUX[1]
o_Data1[2] <= mux8_8to1:Read_mux1.o_MUX[2]
o_Data1[3] <= mux8_8to1:Read_mux1.o_MUX[3]
o_Data1[4] <= mux8_8to1:Read_mux1.o_MUX[4]
o_Data1[5] <= mux8_8to1:Read_mux1.o_MUX[5]
o_Data1[6] <= mux8_8to1:Read_mux1.o_MUX[6]
o_Data1[7] <= mux8_8to1:Read_mux1.o_MUX[7]
o_Data2[0] <= mux8_8to1:Read_mux2.o_MUX[0]
o_Data2[1] <= mux8_8to1:Read_mux2.o_MUX[1]
o_Data2[2] <= mux8_8to1:Read_mux2.o_MUX[2]
o_Data2[3] <= mux8_8to1:Read_mux2.o_MUX[3]
o_Data2[4] <= mux8_8to1:Read_mux2.o_MUX[4]
o_Data2[5] <= mux8_8to1:Read_mux2.o_MUX[5]
o_Data2[6] <= mux8_8to1:Read_mux2.o_MUX[6]
o_Data2[7] <= mux8_8to1:Read_mux2.o_MUX[7]


|singleCycleProc|RegisterFile_8x8:RegFile|Decoder_3x8:Decoder
i_Input[0] => int_sig.IN1
i_Input[0] => int_sig.IN1
i_Input[0] => int_sig.IN1
i_Input[0] => int_sig.IN1
i_Input[0] => int_sig.IN1
i_Input[0] => int_sig.IN1
i_Input[0] => int_sig.IN1
i_Input[0] => int_sig.IN1
i_Input[1] => int_sig.IN0
i_Input[1] => int_sig.IN0
i_Input[1] => int_sig.IN0
i_Input[1] => int_sig.IN0
i_Input[2] => int_sig.IN1
i_Input[2] => int_sig.IN1
i_Input[2] => int_sig.IN1
i_Input[2] => int_sig.IN1
o_Output[0] <= int_sig.DB_MAX_OUTPUT_PORT_TYPE
o_Output[1] <= int_sig.DB_MAX_OUTPUT_PORT_TYPE
o_Output[2] <= int_sig.DB_MAX_OUTPUT_PORT_TYPE
o_Output[3] <= int_sig.DB_MAX_OUTPUT_PORT_TYPE
o_Output[4] <= int_sig.DB_MAX_OUTPUT_PORT_TYPE
o_Output[5] <= int_sig.DB_MAX_OUTPUT_PORT_TYPE
o_Output[6] <= int_sig.DB_MAX_OUTPUT_PORT_TYPE
o_Output[7] <= int_sig.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register0|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register1|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register2|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register3|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register4|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register5|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register6|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7
in_Input[0] => enARdFF_2:DFF_0.i_d
in_Input[1] => enARdFF_2:DFF_1.i_d
in_Input[2] => enARdFF_2:DFF_2.i_d
in_Input[3] => enARdFF_2:DFF_3.i_d
in_Input[4] => enARdFF_2:DFF_4.i_d
in_Input[5] => enARdFF_2:DFF_5.i_d
in_Input[6] => enARdFF_2:DFF_6.i_d
in_Input[7] => enARdFF_2:DFF_7.i_d
in_clk => enARdFF_2:DFF_0.i_clock
in_clk => enARdFF_2:DFF_1.i_clock
in_clk => enARdFF_2:DFF_2.i_clock
in_clk => enARdFF_2:DFF_3.i_clock
in_clk => enARdFF_2:DFF_4.i_clock
in_clk => enARdFF_2:DFF_5.i_clock
in_clk => enARdFF_2:DFF_6.i_clock
in_clk => enARdFF_2:DFF_7.i_clock
in_en => enARdFF_2:DFF_0.i_enable
in_en => enARdFF_2:DFF_1.i_enable
in_en => enARdFF_2:DFF_2.i_enable
in_en => enARdFF_2:DFF_3.i_enable
in_en => enARdFF_2:DFF_4.i_enable
in_en => enARdFF_2:DFF_5.i_enable
in_en => enARdFF_2:DFF_6.i_enable
in_en => enARdFF_2:DFF_7.i_enable
in_resetbar => enARdFF_2:DFF_0.i_resetBar
in_resetbar => enARdFF_2:DFF_1.i_resetBar
in_resetbar => enARdFF_2:DFF_2.i_resetBar
in_resetbar => enARdFF_2:DFF_3.i_resetBar
in_resetbar => enARdFF_2:DFF_4.i_resetBar
in_resetbar => enARdFF_2:DFF_5.i_resetBar
in_resetbar => enARdFF_2:DFF_6.i_resetBar
in_resetbar => enARdFF_2:DFF_7.i_resetBar
o_Output[0] <= enARdFF_2:DFF_0.o_q
o_Output[1] <= enARdFF_2:DFF_1.o_q
o_Output[2] <= enARdFF_2:DFF_2.o_q
o_Output[3] <= enARdFF_2:DFF_3.o_q
o_Output[4] <= enARdFF_2:DFF_4.o_q
o_Output[5] <= enARdFF_2:DFF_5.o_q
o_Output[6] <= enARdFF_2:DFF_6.o_q
o_Output[7] <= enARdFF_2:DFF_7.o_q


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7|enARdFF_2:DFF_0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7|enARdFF_2:DFF_1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7|enARdFF_2:DFF_2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7|enARdFF_2:DFF_3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7|enARdFF_2:DFF_4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7|enARdFF_2:DFF_5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7|enARdFF_2:DFF_6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|register8bit:Register7|enARdFF_2:DFF_7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1
i_SEL[0] => mux8to1:mux0.i_SEL[0]
i_SEL[0] => mux8to1:mux1.i_SEL[0]
i_SEL[0] => mux8to1:mux2.i_SEL[0]
i_SEL[0] => mux8to1:mux3.i_SEL[0]
i_SEL[0] => mux8to1:mux4.i_SEL[0]
i_SEL[0] => mux8to1:mux5.i_SEL[0]
i_SEL[0] => mux8to1:mux6.i_SEL[0]
i_SEL[0] => mux8to1:mux7.i_SEL[0]
i_SEL[1] => mux8to1:mux0.i_SEL[1]
i_SEL[1] => mux8to1:mux1.i_SEL[1]
i_SEL[1] => mux8to1:mux2.i_SEL[1]
i_SEL[1] => mux8to1:mux3.i_SEL[1]
i_SEL[1] => mux8to1:mux4.i_SEL[1]
i_SEL[1] => mux8to1:mux5.i_SEL[1]
i_SEL[1] => mux8to1:mux6.i_SEL[1]
i_SEL[1] => mux8to1:mux7.i_SEL[1]
i_SEL[2] => mux8to1:mux0.i_SEL[2]
i_SEL[2] => mux8to1:mux1.i_SEL[2]
i_SEL[2] => mux8to1:mux2.i_SEL[2]
i_SEL[2] => mux8to1:mux3.i_SEL[2]
i_SEL[2] => mux8to1:mux4.i_SEL[2]
i_SEL[2] => mux8to1:mux5.i_SEL[2]
i_SEL[2] => mux8to1:mux6.i_SEL[2]
i_SEL[2] => mux8to1:mux7.i_SEL[2]
i_p0[0] => mux8to1:mux0.i_input[0]
i_p0[1] => mux8to1:mux1.i_input[0]
i_p0[2] => mux8to1:mux2.i_input[0]
i_p0[3] => mux8to1:mux3.i_input[0]
i_p0[4] => mux8to1:mux4.i_input[0]
i_p0[5] => mux8to1:mux5.i_input[0]
i_p0[6] => mux8to1:mux6.i_input[0]
i_p0[7] => mux8to1:mux7.i_input[0]
i_p1[0] => mux8to1:mux0.i_input[1]
i_p1[1] => mux8to1:mux1.i_input[1]
i_p1[2] => mux8to1:mux2.i_input[1]
i_p1[3] => mux8to1:mux3.i_input[1]
i_p1[4] => mux8to1:mux4.i_input[1]
i_p1[5] => mux8to1:mux5.i_input[1]
i_p1[6] => mux8to1:mux6.i_input[1]
i_p1[7] => mux8to1:mux7.i_input[1]
i_p2[0] => mux8to1:mux0.i_input[2]
i_p2[1] => mux8to1:mux1.i_input[2]
i_p2[2] => mux8to1:mux2.i_input[2]
i_p2[3] => mux8to1:mux3.i_input[2]
i_p2[4] => mux8to1:mux4.i_input[2]
i_p2[5] => mux8to1:mux5.i_input[2]
i_p2[6] => mux8to1:mux6.i_input[2]
i_p2[7] => mux8to1:mux7.i_input[2]
i_p3[0] => mux8to1:mux0.i_input[3]
i_p3[1] => mux8to1:mux1.i_input[3]
i_p3[2] => mux8to1:mux2.i_input[3]
i_p3[3] => mux8to1:mux3.i_input[3]
i_p3[4] => mux8to1:mux4.i_input[3]
i_p3[5] => mux8to1:mux5.i_input[3]
i_p3[6] => mux8to1:mux6.i_input[3]
i_p3[7] => mux8to1:mux7.i_input[3]
i_p4[0] => mux8to1:mux0.i_input[4]
i_p4[1] => mux8to1:mux1.i_input[4]
i_p4[2] => mux8to1:mux2.i_input[4]
i_p4[3] => mux8to1:mux3.i_input[4]
i_p4[4] => mux8to1:mux4.i_input[4]
i_p4[5] => mux8to1:mux5.i_input[4]
i_p4[6] => mux8to1:mux6.i_input[4]
i_p4[7] => mux8to1:mux7.i_input[4]
i_p5[0] => mux8to1:mux0.i_input[5]
i_p5[1] => mux8to1:mux1.i_input[5]
i_p5[2] => mux8to1:mux2.i_input[5]
i_p5[3] => mux8to1:mux3.i_input[5]
i_p5[4] => mux8to1:mux4.i_input[5]
i_p5[5] => mux8to1:mux5.i_input[5]
i_p5[6] => mux8to1:mux6.i_input[5]
i_p5[7] => mux8to1:mux7.i_input[5]
i_p6[0] => mux8to1:mux0.i_input[6]
i_p6[1] => mux8to1:mux1.i_input[6]
i_p6[2] => mux8to1:mux2.i_input[6]
i_p6[3] => mux8to1:mux3.i_input[6]
i_p6[4] => mux8to1:mux4.i_input[6]
i_p6[5] => mux8to1:mux5.i_input[6]
i_p6[6] => mux8to1:mux6.i_input[6]
i_p6[7] => mux8to1:mux7.i_input[6]
i_p7[0] => mux8to1:mux0.i_input[7]
i_p7[1] => mux8to1:mux1.i_input[7]
i_p7[2] => mux8to1:mux2.i_input[7]
i_p7[3] => mux8to1:mux3.i_input[7]
i_p7[4] => mux8to1:mux4.i_input[7]
i_p7[5] => mux8to1:mux5.i_input[7]
i_p7[6] => mux8to1:mux6.i_input[7]
i_p7[7] => mux8to1:mux7.i_input[7]
o_MUX[0] <= mux8to1:mux0.o_output
o_MUX[1] <= mux8to1:mux1.o_output
o_MUX[2] <= mux8to1:mux2.o_output
o_MUX[3] <= mux8to1:mux3.o_output
o_MUX[4] <= mux8to1:mux4.o_output
o_MUX[5] <= mux8to1:mux5.o_output
o_MUX[6] <= mux8to1:mux6.o_output
o_MUX[7] <= mux8to1:mux7.o_output


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1|mux8to1:mux0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1|mux8to1:mux1
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1|mux8to1:mux2
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1|mux8to1:mux3
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1|mux8to1:mux4
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1|mux8to1:mux5
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1|mux8to1:mux6
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux1|mux8to1:mux7
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2
i_SEL[0] => mux8to1:mux0.i_SEL[0]
i_SEL[0] => mux8to1:mux1.i_SEL[0]
i_SEL[0] => mux8to1:mux2.i_SEL[0]
i_SEL[0] => mux8to1:mux3.i_SEL[0]
i_SEL[0] => mux8to1:mux4.i_SEL[0]
i_SEL[0] => mux8to1:mux5.i_SEL[0]
i_SEL[0] => mux8to1:mux6.i_SEL[0]
i_SEL[0] => mux8to1:mux7.i_SEL[0]
i_SEL[1] => mux8to1:mux0.i_SEL[1]
i_SEL[1] => mux8to1:mux1.i_SEL[1]
i_SEL[1] => mux8to1:mux2.i_SEL[1]
i_SEL[1] => mux8to1:mux3.i_SEL[1]
i_SEL[1] => mux8to1:mux4.i_SEL[1]
i_SEL[1] => mux8to1:mux5.i_SEL[1]
i_SEL[1] => mux8to1:mux6.i_SEL[1]
i_SEL[1] => mux8to1:mux7.i_SEL[1]
i_SEL[2] => mux8to1:mux0.i_SEL[2]
i_SEL[2] => mux8to1:mux1.i_SEL[2]
i_SEL[2] => mux8to1:mux2.i_SEL[2]
i_SEL[2] => mux8to1:mux3.i_SEL[2]
i_SEL[2] => mux8to1:mux4.i_SEL[2]
i_SEL[2] => mux8to1:mux5.i_SEL[2]
i_SEL[2] => mux8to1:mux6.i_SEL[2]
i_SEL[2] => mux8to1:mux7.i_SEL[2]
i_p0[0] => mux8to1:mux0.i_input[0]
i_p0[1] => mux8to1:mux1.i_input[0]
i_p0[2] => mux8to1:mux2.i_input[0]
i_p0[3] => mux8to1:mux3.i_input[0]
i_p0[4] => mux8to1:mux4.i_input[0]
i_p0[5] => mux8to1:mux5.i_input[0]
i_p0[6] => mux8to1:mux6.i_input[0]
i_p0[7] => mux8to1:mux7.i_input[0]
i_p1[0] => mux8to1:mux0.i_input[1]
i_p1[1] => mux8to1:mux1.i_input[1]
i_p1[2] => mux8to1:mux2.i_input[1]
i_p1[3] => mux8to1:mux3.i_input[1]
i_p1[4] => mux8to1:mux4.i_input[1]
i_p1[5] => mux8to1:mux5.i_input[1]
i_p1[6] => mux8to1:mux6.i_input[1]
i_p1[7] => mux8to1:mux7.i_input[1]
i_p2[0] => mux8to1:mux0.i_input[2]
i_p2[1] => mux8to1:mux1.i_input[2]
i_p2[2] => mux8to1:mux2.i_input[2]
i_p2[3] => mux8to1:mux3.i_input[2]
i_p2[4] => mux8to1:mux4.i_input[2]
i_p2[5] => mux8to1:mux5.i_input[2]
i_p2[6] => mux8to1:mux6.i_input[2]
i_p2[7] => mux8to1:mux7.i_input[2]
i_p3[0] => mux8to1:mux0.i_input[3]
i_p3[1] => mux8to1:mux1.i_input[3]
i_p3[2] => mux8to1:mux2.i_input[3]
i_p3[3] => mux8to1:mux3.i_input[3]
i_p3[4] => mux8to1:mux4.i_input[3]
i_p3[5] => mux8to1:mux5.i_input[3]
i_p3[6] => mux8to1:mux6.i_input[3]
i_p3[7] => mux8to1:mux7.i_input[3]
i_p4[0] => mux8to1:mux0.i_input[4]
i_p4[1] => mux8to1:mux1.i_input[4]
i_p4[2] => mux8to1:mux2.i_input[4]
i_p4[3] => mux8to1:mux3.i_input[4]
i_p4[4] => mux8to1:mux4.i_input[4]
i_p4[5] => mux8to1:mux5.i_input[4]
i_p4[6] => mux8to1:mux6.i_input[4]
i_p4[7] => mux8to1:mux7.i_input[4]
i_p5[0] => mux8to1:mux0.i_input[5]
i_p5[1] => mux8to1:mux1.i_input[5]
i_p5[2] => mux8to1:mux2.i_input[5]
i_p5[3] => mux8to1:mux3.i_input[5]
i_p5[4] => mux8to1:mux4.i_input[5]
i_p5[5] => mux8to1:mux5.i_input[5]
i_p5[6] => mux8to1:mux6.i_input[5]
i_p5[7] => mux8to1:mux7.i_input[5]
i_p6[0] => mux8to1:mux0.i_input[6]
i_p6[1] => mux8to1:mux1.i_input[6]
i_p6[2] => mux8to1:mux2.i_input[6]
i_p6[3] => mux8to1:mux3.i_input[6]
i_p6[4] => mux8to1:mux4.i_input[6]
i_p6[5] => mux8to1:mux5.i_input[6]
i_p6[6] => mux8to1:mux6.i_input[6]
i_p6[7] => mux8to1:mux7.i_input[6]
i_p7[0] => mux8to1:mux0.i_input[7]
i_p7[1] => mux8to1:mux1.i_input[7]
i_p7[2] => mux8to1:mux2.i_input[7]
i_p7[3] => mux8to1:mux3.i_input[7]
i_p7[4] => mux8to1:mux4.i_input[7]
i_p7[5] => mux8to1:mux5.i_input[7]
i_p7[6] => mux8to1:mux6.i_input[7]
i_p7[7] => mux8to1:mux7.i_input[7]
o_MUX[0] <= mux8to1:mux0.o_output
o_MUX[1] <= mux8to1:mux1.o_output
o_MUX[2] <= mux8to1:mux2.o_output
o_MUX[3] <= mux8to1:mux3.o_output
o_MUX[4] <= mux8to1:mux4.o_output
o_MUX[5] <= mux8to1:mux5.o_output
o_MUX[6] <= mux8to1:mux6.o_output
o_MUX[7] <= mux8to1:mux7.o_output


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2|mux8to1:mux0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2|mux8to1:mux1
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2|mux8to1:mux2
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2|mux8to1:mux3
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2|mux8to1:mux4
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2|mux8to1:mux5
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2|mux8to1:mux6
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|RegisterFile_8x8:RegFile|mux8_8to1:Read_mux2|mux8to1:mux7
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|instrMem:MemoryInstruction
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dc91:auto_generated.address_a[0]
address_a[1] => altsyncram_dc91:auto_generated.address_a[1]
address_a[2] => altsyncram_dc91:auto_generated.address_a[2]
address_a[3] => altsyncram_dc91:auto_generated.address_a[3]
address_a[4] => altsyncram_dc91:auto_generated.address_a[4]
address_a[5] => altsyncram_dc91:auto_generated.address_a[5]
address_a[6] => altsyncram_dc91:auto_generated.address_a[6]
address_a[7] => altsyncram_dc91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dc91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dc91:auto_generated.q_a[0]
q_a[1] <= altsyncram_dc91:auto_generated.q_a[1]
q_a[2] <= altsyncram_dc91:auto_generated.q_a[2]
q_a[3] <= altsyncram_dc91:auto_generated.q_a[3]
q_a[4] <= altsyncram_dc91:auto_generated.q_a[4]
q_a[5] <= altsyncram_dc91:auto_generated.q_a[5]
q_a[6] <= altsyncram_dc91:auto_generated.q_a[6]
q_a[7] <= altsyncram_dc91:auto_generated.q_a[7]
q_a[8] <= altsyncram_dc91:auto_generated.q_a[8]
q_a[9] <= altsyncram_dc91:auto_generated.q_a[9]
q_a[10] <= altsyncram_dc91:auto_generated.q_a[10]
q_a[11] <= altsyncram_dc91:auto_generated.q_a[11]
q_a[12] <= altsyncram_dc91:auto_generated.q_a[12]
q_a[13] <= altsyncram_dc91:auto_generated.q_a[13]
q_a[14] <= altsyncram_dc91:auto_generated.q_a[14]
q_a[15] <= altsyncram_dc91:auto_generated.q_a[15]
q_a[16] <= altsyncram_dc91:auto_generated.q_a[16]
q_a[17] <= altsyncram_dc91:auto_generated.q_a[17]
q_a[18] <= altsyncram_dc91:auto_generated.q_a[18]
q_a[19] <= altsyncram_dc91:auto_generated.q_a[19]
q_a[20] <= altsyncram_dc91:auto_generated.q_a[20]
q_a[21] <= altsyncram_dc91:auto_generated.q_a[21]
q_a[22] <= altsyncram_dc91:auto_generated.q_a[22]
q_a[23] <= altsyncram_dc91:auto_generated.q_a[23]
q_a[24] <= altsyncram_dc91:auto_generated.q_a[24]
q_a[25] <= altsyncram_dc91:auto_generated.q_a[25]
q_a[26] <= altsyncram_dc91:auto_generated.q_a[26]
q_a[27] <= altsyncram_dc91:auto_generated.q_a[27]
q_a[28] <= altsyncram_dc91:auto_generated.q_a[28]
q_a[29] <= altsyncram_dc91:auto_generated.q_a[29]
q_a[30] <= altsyncram_dc91:auto_generated.q_a[30]
q_a[31] <= altsyncram_dc91:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|singleCycleProc|instrMem:MemoryInstruction|altsyncram:altsyncram_component|altsyncram_dc91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|singleCycleProc|mux8_2to1:RegDstMux
A_8bit[0] => mux2to1:mux8BitGenerate:0:mux_i.A
A_8bit[1] => mux2to1:mux8BitGenerate:1:mux_i.A
A_8bit[2] => mux2to1:mux8BitGenerate:2:mux_i.A
A_8bit[3] => mux2to1:mux8BitGenerate:3:mux_i.A
A_8bit[4] => mux2to1:mux8BitGenerate:4:mux_i.A
A_8bit[5] => mux2to1:mux8BitGenerate:5:mux_i.A
A_8bit[6] => mux2to1:mux8BitGenerate:6:mux_i.A
A_8bit[7] => mux2to1:mux8BitGenerate:7:mux_i.A
B_8bit[0] => mux2to1:mux8BitGenerate:0:mux_i.B
B_8bit[1] => mux2to1:mux8BitGenerate:1:mux_i.B
B_8bit[2] => mux2to1:mux8BitGenerate:2:mux_i.B
B_8bit[3] => mux2to1:mux8BitGenerate:3:mux_i.B
B_8bit[4] => mux2to1:mux8BitGenerate:4:mux_i.B
B_8bit[5] => mux2to1:mux8BitGenerate:5:mux_i.B
B_8bit[6] => mux2to1:mux8BitGenerate:6:mux_i.B
B_8bit[7] => mux2to1:mux8BitGenerate:7:mux_i.B
Sel_8bit => mux2to1:mux8BitGenerate:0:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:1:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:2:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:3:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:4:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:5:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:6:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:7:mux_i.Sel
O_8bit[0] <= mux2to1:mux8BitGenerate:0:mux_i.O
O_8bit[1] <= mux2to1:mux8BitGenerate:1:mux_i.O
O_8bit[2] <= mux2to1:mux8BitGenerate:2:mux_i.O
O_8bit[3] <= mux2to1:mux8BitGenerate:3:mux_i.O
O_8bit[4] <= mux2to1:mux8BitGenerate:4:mux_i.O
O_8bit[5] <= mux2to1:mux8BitGenerate:5:mux_i.O
O_8bit[6] <= mux2to1:mux8BitGenerate:6:mux_i.O
O_8bit[7] <= mux2to1:mux8BitGenerate:7:mux_i.O


|singleCycleProc|mux8_2to1:RegDstMux|mux2to1:\mux8BitGenerate:0:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:RegDstMux|mux2to1:\mux8BitGenerate:1:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:RegDstMux|mux2to1:\mux8BitGenerate:2:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:RegDstMux|mux2to1:\mux8BitGenerate:3:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:RegDstMux|mux2to1:\mux8BitGenerate:4:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:RegDstMux|mux2to1:\mux8BitGenerate:5:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:RegDstMux|mux2to1:\mux8BitGenerate:6:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:RegDstMux|mux2to1:\mux8BitGenerate:7:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU
Operand1[0] => comb.IN0
Operand1[0] => comb.IN0
Operand1[0] => Add0.IN8
Operand1[0] => Add1.IN16
Operand1[0] => eightBitComparator:SLTResult.A[0]
Operand1[1] => comb.IN0
Operand1[1] => comb.IN0
Operand1[1] => Add0.IN7
Operand1[1] => Add1.IN15
Operand1[1] => eightBitComparator:SLTResult.A[1]
Operand1[2] => comb.IN0
Operand1[2] => comb.IN0
Operand1[2] => Add0.IN6
Operand1[2] => Add1.IN14
Operand1[2] => eightBitComparator:SLTResult.A[2]
Operand1[3] => comb.IN0
Operand1[3] => comb.IN0
Operand1[3] => Add0.IN5
Operand1[3] => Add1.IN13
Operand1[3] => eightBitComparator:SLTResult.A[3]
Operand1[4] => comb.IN0
Operand1[4] => comb.IN0
Operand1[4] => Add0.IN4
Operand1[4] => Add1.IN12
Operand1[4] => eightBitComparator:SLTResult.A[4]
Operand1[5] => comb.IN0
Operand1[5] => comb.IN0
Operand1[5] => Add0.IN3
Operand1[5] => Add1.IN11
Operand1[5] => eightBitComparator:SLTResult.A[5]
Operand1[6] => comb.IN0
Operand1[6] => comb.IN0
Operand1[6] => Add0.IN2
Operand1[6] => Add1.IN10
Operand1[6] => eightBitComparator:SLTResult.A[6]
Operand1[7] => comb.IN0
Operand1[7] => comb.IN0
Operand1[7] => Add0.IN1
Operand1[7] => Add1.IN9
Operand1[7] => eightBitComparator:SLTResult.A[7]
Operand2[0] => comb.IN1
Operand2[0] => comb.IN1
Operand2[0] => Add0.IN16
Operand2[0] => eightBitComparator:SLTResult.B[0]
Operand2[0] => Add1.IN8
Operand2[1] => comb.IN1
Operand2[1] => comb.IN1
Operand2[1] => Add0.IN15
Operand2[1] => eightBitComparator:SLTResult.B[1]
Operand2[1] => Add1.IN7
Operand2[2] => comb.IN1
Operand2[2] => comb.IN1
Operand2[2] => Add0.IN14
Operand2[2] => eightBitComparator:SLTResult.B[2]
Operand2[2] => Add1.IN6
Operand2[3] => comb.IN1
Operand2[3] => comb.IN1
Operand2[3] => Add0.IN13
Operand2[3] => eightBitComparator:SLTResult.B[3]
Operand2[3] => Add1.IN5
Operand2[4] => comb.IN1
Operand2[4] => comb.IN1
Operand2[4] => Add0.IN12
Operand2[4] => eightBitComparator:SLTResult.B[4]
Operand2[4] => Add1.IN4
Operand2[5] => comb.IN1
Operand2[5] => comb.IN1
Operand2[5] => Add0.IN11
Operand2[5] => eightBitComparator:SLTResult.B[5]
Operand2[5] => Add1.IN3
Operand2[6] => comb.IN1
Operand2[6] => comb.IN1
Operand2[6] => Add0.IN10
Operand2[6] => eightBitComparator:SLTResult.B[6]
Operand2[6] => Add1.IN2
Operand2[7] => comb.IN1
Operand2[7] => comb.IN1
Operand2[7] => Add0.IN9
Operand2[7] => eightBitComparator:SLTResult.B[7]
Operand2[7] => Add1.IN1
OpSel[0] => mux8_8to1:ALUMUXSelect.i_SEL[0]
OpSel[1] => mux8_8to1:ALUMUXSelect.i_SEL[1]
OpSel[2] => mux8_8to1:ALUMUXSelect.i_SEL[2]
OpRes[0] <= mux8_8to1:ALUMUXSelect.o_MUX[0]
OpRes[1] <= mux8_8to1:ALUMUXSelect.o_MUX[1]
OpRes[2] <= mux8_8to1:ALUMUXSelect.o_MUX[2]
OpRes[3] <= mux8_8to1:ALUMUXSelect.o_MUX[3]
OpRes[4] <= mux8_8to1:ALUMUXSelect.o_MUX[4]
OpRes[5] <= mux8_8to1:ALUMUXSelect.o_MUX[5]
OpRes[6] <= mux8_8to1:ALUMUXSelect.o_MUX[6]
OpRes[7] <= mux8_8to1:ALUMUXSelect.o_MUX[7]
Zero <= Zero.DB_MAX_OUTPUT_PORT_TYPE
Overflow <= comb.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult
A[0] => oneBitComparator:comparatorGenerate:0:oneBitComparator_i.i_Ai
A[1] => oneBitComparator:comparatorGenerate:1:oneBitComparator_i.i_Ai
A[2] => oneBitComparator:comparatorGenerate:2:oneBitComparator_i.i_Ai
A[3] => oneBitComparator:comparatorGenerate:3:oneBitComparator_i.i_Ai
A[4] => oneBitComparator:comparatorGenerate:4:oneBitComparator_i.i_Ai
A[5] => oneBitComparator:comparatorGenerate:5:oneBitComparator_i.i_Ai
A[6] => oneBitComparator:comparatorGenerate:6:oneBitComparator_i.i_Ai
A[7] => oneBitComparator:comp7.i_Ai
B[0] => oneBitComparator:comparatorGenerate:0:oneBitComparator_i.i_Bi
B[1] => oneBitComparator:comparatorGenerate:1:oneBitComparator_i.i_Bi
B[2] => oneBitComparator:comparatorGenerate:2:oneBitComparator_i.i_Bi
B[3] => oneBitComparator:comparatorGenerate:3:oneBitComparator_i.i_Bi
B[4] => oneBitComparator:comparatorGenerate:4:oneBitComparator_i.i_Bi
B[5] => oneBitComparator:comparatorGenerate:5:oneBitComparator_i.i_Bi
B[6] => oneBitComparator:comparatorGenerate:6:oneBitComparator_i.i_Bi
B[7] => oneBitComparator:comp7.i_Bi
o_GT <= oneBitComparator:comparatorGenerate:0:oneBitComparator_i.o_GT
o_LT <= oneBitComparator:comparatorGenerate:0:oneBitComparator_i.o_LT
o_EQ <= o_EQ.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult|oneBitComparator:comp7
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult|oneBitComparator:\comparatorGenerate:6:oneBitComparator_i
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult|oneBitComparator:\comparatorGenerate:5:oneBitComparator_i
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult|oneBitComparator:\comparatorGenerate:4:oneBitComparator_i
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult|oneBitComparator:\comparatorGenerate:3:oneBitComparator_i
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult|oneBitComparator:\comparatorGenerate:2:oneBitComparator_i
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult|oneBitComparator:\comparatorGenerate:1:oneBitComparator_i
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|eightBitComparator:SLTResult|oneBitComparator:\comparatorGenerate:0:oneBitComparator_i
i_GTPrevious => int_GT2.IN0
i_GTPrevious => int_GT1.IN0
i_GTPrevious => int_LT2.IN0
i_LTPrevious => int_LT2.IN1
i_LTPrevious => int_GT1.IN1
i_LTPrevious => int_GT2.IN1
i_Ai => int_GT1.IN1
i_Ai => int_LT1.IN1
i_Bi => int_LT1.IN1
i_Bi => int_GT1.IN1
o_GT <= int_GT.DB_MAX_OUTPUT_PORT_TYPE
o_LT <= int_LT.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect
i_SEL[0] => mux8to1:mux0.i_SEL[0]
i_SEL[0] => mux8to1:mux1.i_SEL[0]
i_SEL[0] => mux8to1:mux2.i_SEL[0]
i_SEL[0] => mux8to1:mux3.i_SEL[0]
i_SEL[0] => mux8to1:mux4.i_SEL[0]
i_SEL[0] => mux8to1:mux5.i_SEL[0]
i_SEL[0] => mux8to1:mux6.i_SEL[0]
i_SEL[0] => mux8to1:mux7.i_SEL[0]
i_SEL[1] => mux8to1:mux0.i_SEL[1]
i_SEL[1] => mux8to1:mux1.i_SEL[1]
i_SEL[1] => mux8to1:mux2.i_SEL[1]
i_SEL[1] => mux8to1:mux3.i_SEL[1]
i_SEL[1] => mux8to1:mux4.i_SEL[1]
i_SEL[1] => mux8to1:mux5.i_SEL[1]
i_SEL[1] => mux8to1:mux6.i_SEL[1]
i_SEL[1] => mux8to1:mux7.i_SEL[1]
i_SEL[2] => mux8to1:mux0.i_SEL[2]
i_SEL[2] => mux8to1:mux1.i_SEL[2]
i_SEL[2] => mux8to1:mux2.i_SEL[2]
i_SEL[2] => mux8to1:mux3.i_SEL[2]
i_SEL[2] => mux8to1:mux4.i_SEL[2]
i_SEL[2] => mux8to1:mux5.i_SEL[2]
i_SEL[2] => mux8to1:mux6.i_SEL[2]
i_SEL[2] => mux8to1:mux7.i_SEL[2]
i_p0[0] => mux8to1:mux0.i_input[0]
i_p0[1] => mux8to1:mux1.i_input[0]
i_p0[2] => mux8to1:mux2.i_input[0]
i_p0[3] => mux8to1:mux3.i_input[0]
i_p0[4] => mux8to1:mux4.i_input[0]
i_p0[5] => mux8to1:mux5.i_input[0]
i_p0[6] => mux8to1:mux6.i_input[0]
i_p0[7] => mux8to1:mux7.i_input[0]
i_p1[0] => mux8to1:mux0.i_input[1]
i_p1[1] => mux8to1:mux1.i_input[1]
i_p1[2] => mux8to1:mux2.i_input[1]
i_p1[3] => mux8to1:mux3.i_input[1]
i_p1[4] => mux8to1:mux4.i_input[1]
i_p1[5] => mux8to1:mux5.i_input[1]
i_p1[6] => mux8to1:mux6.i_input[1]
i_p1[7] => mux8to1:mux7.i_input[1]
i_p2[0] => mux8to1:mux0.i_input[2]
i_p2[1] => mux8to1:mux1.i_input[2]
i_p2[2] => mux8to1:mux2.i_input[2]
i_p2[3] => mux8to1:mux3.i_input[2]
i_p2[4] => mux8to1:mux4.i_input[2]
i_p2[5] => mux8to1:mux5.i_input[2]
i_p2[6] => mux8to1:mux6.i_input[2]
i_p2[7] => mux8to1:mux7.i_input[2]
i_p3[0] => mux8to1:mux0.i_input[3]
i_p3[1] => mux8to1:mux1.i_input[3]
i_p3[2] => mux8to1:mux2.i_input[3]
i_p3[3] => mux8to1:mux3.i_input[3]
i_p3[4] => mux8to1:mux4.i_input[3]
i_p3[5] => mux8to1:mux5.i_input[3]
i_p3[6] => mux8to1:mux6.i_input[3]
i_p3[7] => mux8to1:mux7.i_input[3]
i_p4[0] => mux8to1:mux0.i_input[4]
i_p4[1] => mux8to1:mux1.i_input[4]
i_p4[2] => mux8to1:mux2.i_input[4]
i_p4[3] => mux8to1:mux3.i_input[4]
i_p4[4] => mux8to1:mux4.i_input[4]
i_p4[5] => mux8to1:mux5.i_input[4]
i_p4[6] => mux8to1:mux6.i_input[4]
i_p4[7] => mux8to1:mux7.i_input[4]
i_p5[0] => mux8to1:mux0.i_input[5]
i_p5[1] => mux8to1:mux1.i_input[5]
i_p5[2] => mux8to1:mux2.i_input[5]
i_p5[3] => mux8to1:mux3.i_input[5]
i_p5[4] => mux8to1:mux4.i_input[5]
i_p5[5] => mux8to1:mux5.i_input[5]
i_p5[6] => mux8to1:mux6.i_input[5]
i_p5[7] => mux8to1:mux7.i_input[5]
i_p6[0] => mux8to1:mux0.i_input[6]
i_p6[1] => mux8to1:mux1.i_input[6]
i_p6[2] => mux8to1:mux2.i_input[6]
i_p6[3] => mux8to1:mux3.i_input[6]
i_p6[4] => mux8to1:mux4.i_input[6]
i_p6[5] => mux8to1:mux5.i_input[6]
i_p6[6] => mux8to1:mux6.i_input[6]
i_p6[7] => mux8to1:mux7.i_input[6]
i_p7[0] => mux8to1:mux0.i_input[7]
i_p7[1] => mux8to1:mux1.i_input[7]
i_p7[2] => mux8to1:mux2.i_input[7]
i_p7[3] => mux8to1:mux3.i_input[7]
i_p7[4] => mux8to1:mux4.i_input[7]
i_p7[5] => mux8to1:mux5.i_input[7]
i_p7[6] => mux8to1:mux6.i_input[7]
i_p7[7] => mux8to1:mux7.i_input[7]
o_MUX[0] <= mux8to1:mux0.o_output
o_MUX[1] <= mux8to1:mux1.o_output
o_MUX[2] <= mux8to1:mux2.o_output
o_MUX[3] <= mux8to1:mux3.o_output
o_MUX[4] <= mux8to1:mux4.o_output
o_MUX[5] <= mux8to1:mux5.o_output
o_MUX[6] <= mux8to1:mux6.o_output
o_MUX[7] <= mux8to1:mux7.o_output


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect|mux8to1:mux0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect|mux8to1:mux1
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect|mux8to1:mux2
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect|mux8to1:mux3
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect|mux8to1:mux4
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect|mux8to1:mux5
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect|mux8to1:mux6
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALU:RegisterALU|mux8_8to1:ALUMUXSelect|mux8to1:mux7
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[0] => int_inputSEL.IN0
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[1] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_SEL[2] => int_inputSEL.IN1
i_input[0] => int_inputSEL[0].IN1
i_input[1] => int_inputSEL[1].IN1
i_input[2] => int_inputSEL[2].IN1
i_input[3] => int_inputSEL[3].IN1
i_input[4] => int_inputSEL[4].IN1
i_input[5] => int_inputSEL[5].IN1
i_input[6] => int_inputSEL[6].IN1
i_input[7] => int_inputSEL[7].IN1
o_output <= o_output.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:ALUOpMux
A_8bit[0] => mux2to1:mux8BitGenerate:0:mux_i.A
A_8bit[1] => mux2to1:mux8BitGenerate:1:mux_i.A
A_8bit[2] => mux2to1:mux8BitGenerate:2:mux_i.A
A_8bit[3] => mux2to1:mux8BitGenerate:3:mux_i.A
A_8bit[4] => mux2to1:mux8BitGenerate:4:mux_i.A
A_8bit[5] => mux2to1:mux8BitGenerate:5:mux_i.A
A_8bit[6] => mux2to1:mux8BitGenerate:6:mux_i.A
A_8bit[7] => mux2to1:mux8BitGenerate:7:mux_i.A
B_8bit[0] => mux2to1:mux8BitGenerate:0:mux_i.B
B_8bit[1] => mux2to1:mux8BitGenerate:1:mux_i.B
B_8bit[2] => mux2to1:mux8BitGenerate:2:mux_i.B
B_8bit[3] => mux2to1:mux8BitGenerate:3:mux_i.B
B_8bit[4] => mux2to1:mux8BitGenerate:4:mux_i.B
B_8bit[5] => mux2to1:mux8BitGenerate:5:mux_i.B
B_8bit[6] => mux2to1:mux8BitGenerate:6:mux_i.B
B_8bit[7] => mux2to1:mux8BitGenerate:7:mux_i.B
Sel_8bit => mux2to1:mux8BitGenerate:0:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:1:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:2:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:3:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:4:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:5:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:6:mux_i.Sel
Sel_8bit => mux2to1:mux8BitGenerate:7:mux_i.Sel
O_8bit[0] <= mux2to1:mux8BitGenerate:0:mux_i.O
O_8bit[1] <= mux2to1:mux8BitGenerate:1:mux_i.O
O_8bit[2] <= mux2to1:mux8BitGenerate:2:mux_i.O
O_8bit[3] <= mux2to1:mux8BitGenerate:3:mux_i.O
O_8bit[4] <= mux2to1:mux8BitGenerate:4:mux_i.O
O_8bit[5] <= mux2to1:mux8BitGenerate:5:mux_i.O
O_8bit[6] <= mux2to1:mux8BitGenerate:6:mux_i.O
O_8bit[7] <= mux2to1:mux8BitGenerate:7:mux_i.O


|singleCycleProc|mux8_2to1:ALUOpMux|mux2to1:\mux8BitGenerate:0:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:ALUOpMux|mux2to1:\mux8BitGenerate:1:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:ALUOpMux|mux2to1:\mux8BitGenerate:2:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:ALUOpMux|mux2to1:\mux8BitGenerate:3:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:ALUOpMux|mux2to1:\mux8BitGenerate:4:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:ALUOpMux|mux2to1:\mux8BitGenerate:5:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:ALUOpMux|mux2to1:\mux8BitGenerate:6:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|mux8_2to1:ALUOpMux|mux2to1:\mux8BitGenerate:7:mux_i
A => O.IN0
B => O.IN0
Sel => O.IN1
Sel => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|controlUnit:CPUControlUnit
i_Op[0] => int_lw.IN1
i_Op[0] => int_sw.IN1
i_Op[0] => int_rtype.IN1
i_Op[0] => int_beq.IN1
i_Op[0] => int_jump.IN1
i_Op[1] => int_lw.IN1
i_Op[1] => int_sw.IN1
i_Op[1] => int_jump.IN1
i_Op[1] => int_rtype.IN1
i_Op[1] => int_beq.IN1
i_Op[2] => int_beq.IN1
i_Op[2] => int_rtype.IN1
i_Op[2] => int_lw.IN1
i_Op[2] => int_sw.IN1
i_Op[3] => int_sw.IN1
i_Op[3] => int_rtype.IN1
i_Op[3] => int_lw.IN1
i_Op[4] => int_rtype.IN0
i_Op[4] => int_lw.IN0
i_Op[5] => int_lw.IN1
i_Op[5] => int_rtype.IN1
o_RegDst <= int_rtype.DB_MAX_OUTPUT_PORT_TYPE
o_ALUSrc <= o_ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
o_MemtoReg <= int_lw.DB_MAX_OUTPUT_PORT_TYPE
o_RegWrite <= o_RegWrite.DB_MAX_OUTPUT_PORT_TYPE
o_MemRead <= int_lw.DB_MAX_OUTPUT_PORT_TYPE
o_MemWrite <= int_sw.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= int_beq.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp0 <= int_beq.DB_MAX_OUTPUT_PORT_TYPE
o_ALUOp1 <= int_rtype.DB_MAX_OUTPUT_PORT_TYPE
o_jump <= int_jump.DB_MAX_OUTPUT_PORT_TYPE


|singleCycleProc|ALUControlUnit:RegisterALUControlUnit
i_Funct[0] => Operation0.IN0
i_Funct[1] => Operation2.IN0
i_Funct[2] => Operation1.IN0
i_Funct[3] => Operation0.IN1
i_Funct[4] => ~NO_FANOUT~
i_Funct[5] => ~NO_FANOUT~
i_ALUOp[0] => Operation2.IN1
i_ALUOp[1] => Operation2.IN1
i_ALUOp[1] => Operation0.IN1
i_ALUOp[1] => Operation1.IN1
o_Operation[0] <= Operation0.DB_MAX_OUTPUT_PORT_TYPE
o_Operation[1] <= Operation1.DB_MAX_OUTPUT_PORT_TYPE
o_Operation[2] <= Operation2.DB_MAX_OUTPUT_PORT_TYPE


