<?xml version="1.0" encoding="UTF-8"?>
<project name="kernel_gelinearsolver">
  <platform vendor="xilinx" boardid="u50" name="gen3x16_xdma" featureRomTime="0">
    <version major="201920" minor="3"/>
    <description/>
    <board name="xilinx.com:au50:1.0" vendor="xilinx.com" fpga="xcu50-fsvh2104-2-e">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="hbm" size="8GB"/>
      </memories>
      <images>
        <image name="au50_image.jpg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplusHBM:xcu50:fsvh2104:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="500.000000MHz"/>
          <clock port="DATA_CLK" frequency="300.000000MHz"/>
        </kernelClocks>
        <kernel name="kernel_gelinearsolver_0" language="c" vlnv="xilinx.com:hls:kernel_gelinearsolver_0:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="kernel_gelinearsolver_0">
            <module name="gelinearsolver_double_4_2_s" instName="grp_gelinearsolver_double_4_2_s_fu_82" type="NonDataflowHS">
              <rtlPort name="m_axi_gmem0_AWVALID" object="gmem0" protocol="m_axi"/>
              <rtlPort name="n" object="n" protocol="ap_none"/>
              <rtlPort name="A" object="A" protocol="ap_none"/>
              <rtlPort name="B" object="B" protocol="ap_none"/>
              <module name="getrf_core_double_2_4_2_s" instName="grp_getrf_core_double_2_4_2_s_fu_570" type="NonDataflowHS">
                <rtlPort name="m" object="m" protocol="ap_none"/>
                <rtlPort name="n" object="n" protocol="ap_none"/>
                <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                <rtlPort name="p_read2" object="p_read2" protocol="ap_none"/>
                <rtlPort name="p_read3" object="p_read3" protocol="ap_none"/>
                <rtlPort name="matA_1_d0" object="matA_1" protocol="ap_memory"/>
                <rtlPort name="matA_1_q0" object="matA_1" protocol="ap_memory"/>
                <rtlPort name="matA_1_d1" object="matA_1" protocol="ap_memory"/>
                <rtlPort name="matA_1_q1" object="matA_1" protocol="ap_memory"/>
                <rtlPort name="matA_0_d0" object="matA_0" protocol="ap_memory"/>
                <rtlPort name="matA_0_q0" object="matA_0" protocol="ap_memory"/>
                <rtlPort name="matA_0_d1" object="matA_0" protocol="ap_memory"/>
                <rtlPort name="matA_0_q1" object="matA_0" protocol="ap_memory"/>
              </module>
              <module name="trisolver_U_double_4_2_s" instName="grp_trisolver_U_double_4_2_s_fu_588" type="NonDataflowHS">
                <rtlPort name="n" object="n" protocol="ap_none"/>
                <rtlPort name="dataB_d0" object="dataB" protocol="ap_memory"/>
                <rtlPort name="dataB_q0" object="dataB" protocol="ap_memory"/>
                <rtlPort name="dataB_d1" object="dataB" protocol="ap_memory"/>
                <rtlPort name="dataB_q1" object="dataB" protocol="ap_memory"/>
                <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                <rtlPort name="p_read2" object="p_read2" protocol="ap_none"/>
                <rtlPort name="p_read3" object="p_read3" protocol="ap_none"/>
                <rtlPort name="matA_1_q0" object="matA_1" protocol="ap_memory"/>
                <rtlPort name="matA_0_q0" object="matA_0" protocol="ap_memory"/>
              </module>
              <module name="trisolver_L_double_4_2_s" instName="grp_trisolver_L_double_4_2_s_fu_602" type="NonDataflowHS">
                <rtlPort name="n" object="n" protocol="ap_none"/>
                <rtlPort name="dataB_d0" object="dataB" protocol="ap_memory"/>
                <rtlPort name="dataB_q0" object="dataB" protocol="ap_memory"/>
                <rtlPort name="dataB_d1" object="dataB" protocol="ap_memory"/>
                <rtlPort name="dataB_q1" object="dataB" protocol="ap_memory"/>
                <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                <rtlPort name="p_read2" object="p_read2" protocol="ap_none"/>
                <rtlPort name="p_read3" object="p_read3" protocol="ap_none"/>
                <rtlPort name="matA_0_q0" object="matA_0" protocol="ap_memory"/>
                <rtlPort name="matA_1_q0" object="matA_1" protocol="ap_memory"/>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM0" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="na" addressQualifier="0" id="0" port="S_AXI_CONTROL" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="dataA" addressQualifier="1" id="1" port="M_AXI_GMEM0" size="0x8" offset="0x18" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="dataB" addressQualifier="1" id="2" port="M_AXI_GMEM0" size="0x8" offset="0x24" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="kernel_gelinearsolver_0_1">
            <addrRemap base="0x0" port="none"/>
          </instance>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="interconnect_axilite_user_slr0_M01_AXI" dstType="kernel" dstInst="kernel_gelinearsolver_0_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="hmss_0" dstType="kernel" dstInst="kernel_gelinearsolver_0_1" dstPort="M_AXI_GMEM0"/>
      </core>
    </device>
  </platform>
</project>
