Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VgaDriver.v" in library work
Compiling verilog file "GameController.v" in library work
Module <VgaDriver> compiled
Compiling verilog file "GameBuilder.v" in library work
Module <GameController> compiled
Compiling verilog file "TopModule.v" in library work
Module <GameBuilder> compiled
Module <TopModule> compiled
No errors in compilation
Analysis of file <"TopModule.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <TopModule> in library <work>.

Analyzing hierarchy for module <GameController> in library <work> with parameters.
	H = "00000000000000000000000000001111"
	W = "00000000000000000000000000010100"
	playerSize = "00000000000000000000000000000100"

Analyzing hierarchy for module <GameBuilder> in library <work> with parameters.
	H = "00000000000000000000000000001111"
	W = "00000000000000000000000000010100"
	playerSize = "00000000000000000000000000000100"

Analyzing hierarchy for module <VgaDriver> in library <work> with parameters.
	H_BACKP_CLOCKS = "00000000000000000000000000110000"
	H_CLOCKS = "00000000000000000000001100100000"
	H_DISP_CLOCKS = "00000000000000000000001010000000"
	H_FRONTP_CLOCKS = "00000000000000000000000000010000"
	H_PULSEW_CLOCKS = "00000000000000000000000001100000"
	V_BACKP_LINES = "00000000000000000000000000011101"
	V_DISP_LINES = "00000000000000000000000111100000"
	V_FRONTP_LINES = "00000000000000000000000000001010"
	V_LINES = "00000000000000000000001000001001"
	V_PULSEW_LINES = "00000000000000000000000000000010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <TopModule>.
Module <TopModule> is correct for synthesis.
 
Analyzing module <GameController> in library <work>.
	H = 32'sb00000000000000000000000000001111
	W = 32'sb00000000000000000000000000010100
	playerSize = 32'sb00000000000000000000000000000100
Module <GameController> is correct for synthesis.
 
Analyzing module <GameBuilder> in library <work>.
	H = 32'sb00000000000000000000000000001111
	W = 32'sb00000000000000000000000000010100
	playerSize = 32'sb00000000000000000000000000000100
Module <GameBuilder> is correct for synthesis.
 
Analyzing module <VgaDriver> in library <work>.
	H_BACKP_CLOCKS = 32'sb00000000000000000000000000110000
	H_CLOCKS = 32'sb00000000000000000000001100100000
	H_DISP_CLOCKS = 32'sb00000000000000000000001010000000
	H_FRONTP_CLOCKS = 32'sb00000000000000000000000000010000
	H_PULSEW_CLOCKS = 32'sb00000000000000000000000001100000
	V_BACKP_LINES = 32'sb00000000000000000000000000011101
	V_DISP_LINES = 32'sb00000000000000000000000111100000
	V_FRONTP_LINES = 32'sb00000000000000000000000000001010
	V_LINES = 32'sb00000000000000000000001000001001
	V_PULSEW_LINES = 32'sb00000000000000000000000000000010
WARNING:Xst:2337 - "VgaDriver.v" line 60: File argument of function $fdisplay is not constant. Skipping call to system function.
WARNING:Xst:2323 - "VgaDriver.v" line 88: Parameter 2 is not constant in call of system task $display.
"VgaDriver.v" line 88: $display : %d
WARNING:Xst:905 - "VgaDriver.v" line 87: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RGB_in>
Module <VgaDriver> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <GameController>.
    Related source file is "GameController.v".
WARNING:Xst:653 - Signal <comPos> is used but never assigned. This sourceless signal will be automatically connected to value 0111.
WARNING:Xst:1780 - Signal <ballVY<1:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ballVX<1:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ballNextY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ballNextX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit adder carry out for signal <add0000$addsub0000> created at line 104.
    Found 4-bit adder carry out for signal <add0001$addsub0000> created at line 121.
    Found 1-bit register for signal <ballVX<2>>.
    Found 1-bit register for signal <ballVY<2>>.
    Found 5-bit register for signal <ballX>.
    Found 4-bit comparator greater for signal <ballX$cmp_gt0000> created at line 104.
    Found 4-bit comparator greater for signal <ballX$cmp_gt0001> created at line 121.
    Found 5-bit comparator less for signal <ballX$cmp_lt0000> created at line 104.
    Found 5-bit comparator less for signal <ballX$cmp_lt0001> created at line 121.
    Found 4-bit register for signal <ballY>.
    Found 5-bit adder for signal <old_ballNextX_3$add0000> created at line 92.
    Found 5-bit subtractor for signal <old_ballNextX_3$sub0000> created at line 92.
    Found 4-bit adder for signal <old_ballNextY_5$add0000> created at line 93.
    Found 4-bit subtractor for signal <old_ballNextY_5$sub0000> created at line 93.
    Found 4-bit adder for signal <old_playerPos_1$add0001> created at line 70.
    Found 4-bit adder carry out for signal <old_playerPos_1$addsub0000> created at line 69.
    Found 4-bit comparator greater for signal <old_playerPos_1$cmp_gt0000> created at line 67.
    Found 5-bit comparator less for signal <old_playerPos_1$cmp_lt0000> created at line 69.
    Found 4-bit subtractor for signal <old_playerPos_1$sub0000> created at line 68.
    Found 4-bit adder for signal <old_playerPos_4$add0001> created at line 78.
    Found 4-bit adder carry out for signal <old_playerPos_4$addsub0000> created at line 77.
    Found 5-bit comparator less for signal <old_playerPos_4$cmp_lt0000> created at line 77.
    Found 4-bit subtractor for signal <old_playerPos_4$sub0000> created at line 76.
    Found 4-bit register for signal <playerPos>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred   7 Comparator(s).
Unit <GameController> synthesized.


Synthesizing Unit <GameBuilder>.
    Related source file is "GameBuilder.v".
WARNING:Xst:647 - Input <xCoord<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <yCoord<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <RGB_out>.
    Found 4-bit adder carry out for signal <RGB_out$addsub0002> created at line 46.
    Found 4-bit adder carry out for signal <RGB_out$addsub0003> created at line 48.
    Found 5-bit comparator equal for signal <RGB_out$cmp_eq0000> created at line 44.
    Found 5-bit comparator equal for signal <RGB_out$cmp_eq0001> created at line 44.
    Found 5-bit comparator greatequal for signal <RGB_out$cmp_ge0000> created at line 46.
    Found 5-bit comparator greatequal for signal <RGB_out$cmp_ge0001> created at line 48.
    Found 5-bit comparator lessequal for signal <RGB_out$cmp_le0000> created at line 46.
    Found 5-bit comparator lessequal for signal <RGB_out$cmp_le0001> created at line 48.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <GameBuilder> synthesized.


Synthesizing Unit <VgaDriver>.
    Related source file is "VgaDriver.v".
WARNING:Xst:1872 - Variable <mon> is used but never assigned.
    Found 32-bit up accumulator for signal <count>.
    Found 10-bit up counter for signal <H_COUNT>.
    Found 10-bit adder carry out for signal <H_COUNT$addsub0000> created at line 61.
    Found 10-bit comparator less for signal <H_SYNC$cmp_lt0000> created at line 73.
    Found 1-bit register for signal <PXL_CLK>.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0000> created at line 90.
    Found 10-bit comparator greatequal for signal <RGB$cmp_ge0001> created at line 90.
    Found 10-bit comparator less for signal <RGB$cmp_lt0000> created at line 90.
    Found 10-bit comparator less for signal <RGB$cmp_lt0001> created at line 90.
    Found 10-bit up counter for signal <V_COUNT>.
    Found 10-bit adder carry out for signal <V_COUNT$addsub0001> created at line 64.
    Found 10-bit comparator less for signal <V_SYNC$cmp_lt0000> created at line 74.
    Found 10-bit subtractor for signal <xCoord$addsub0000> created at line 76.
    Found 10-bit subtractor for signal <xCoord$addsub0001> created at line 76.
    Found 10-bit subtractor for signal <yCoord$addsub0000> created at line 79.
    Found 10-bit subtractor for signal <yCoord$addsub0001> created at line 79.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <VgaDriver> synthesized.


Synthesizing Unit <TopModule>.
    Related source file is "TopModule.v".
Unit <TopModule> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 4
 4-bit adder                                           : 3
 4-bit adder carry out                                 : 6
 4-bit subtractor                                      : 3
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 7
 1-bit register                                        : 3
 4-bit register                                        : 2
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 19
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4
 4-bit comparator greater                              : 3
 5-bit comparator equal                                : 2
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 4
 5-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <RGB_out_0> in Unit <builder> is equivalent to the following 7 FFs/Latches, which will be removed : <RGB_out_1> <RGB_out_2> <RGB_out_3> <RGB_out_4> <RGB_out_5> <RGB_out_6> <RGB_out_7> 

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 20
 10-bit adder carry out                                : 2
 10-bit subtractor                                     : 4
 4-bit adder                                           : 3
 4-bit adder carry out                                 : 6
 4-bit subtractor                                      : 3
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 19
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4
 4-bit comparator greater                              : 3
 5-bit comparator equal                                : 2
 5-bit comparator greatequal                           : 2
 5-bit comparator less                                 : 4
 5-bit comparator lessequal                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <RGB_out_0> in Unit <GameBuilder> is equivalent to the following 7 FFs/Latches, which will be removed : <RGB_out_1> <RGB_out_2> <RGB_out_3> <RGB_out_4> <RGB_out_5> <RGB_out_6> <RGB_out_7> 

Optimizing unit <TopModule> ...

Optimizing unit <GameController> ...

Optimizing unit <GameBuilder> ...

Optimizing unit <VgaDriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopModule.ngr
Top Level Output File Name         : TopModule
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 327
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 39
#      LUT2                        : 7
#      LUT2_D                      : 3
#      LUT2_L                      : 1
#      LUT3                        : 26
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 86
#      LUT4_D                      : 6
#      LUT4_L                      : 14
#      MUXCY                       : 54
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 37
#      FD                          : 3
#      FDE                         : 6
#      FDR                         : 13
#      FDRE                        : 10
#      FDRS                        : 3
#      FDS                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      110  out of   4656     2%  
 Number of Slice Flip Flops:             37  out of   9312     0%  
 Number of 4 input LUTs:                204  out of   9312     2%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
V_SYNC_OBUF(driver/V_SYNC13_f5:O)  | NONE(*)(controller/ballVX_2)| 16    |
driver/PXL_CLK1                    | BUFG                        | 20    |
CLK_IN                             | BUFGP                       | 1     |
-----------------------------------+-----------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 11.093ns (Maximum Frequency: 90.147MHz)
   Minimum input arrival time before clock: 10.953ns
   Maximum output required time after clock: 8.828ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'V_SYNC_OBUF'
  Clock period: 11.093ns (frequency: 90.147MHz)
  Total number of paths / destination ports: 3913 / 27
-------------------------------------------------------------------------
Delay:               11.093ns (Levels of Logic = 7)
  Source:            controller/playerPos_2 (FF)
  Destination:       controller/ballX_4 (FF)
  Source Clock:      V_SYNC_OBUF rising
  Destination Clock: V_SYNC_OBUF rising

  Data Path: controller/playerPos_2 to controller/ballX_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.591   1.057  controller/playerPos_2 (controller/playerPos_2)
     LUT2_D:I0->O          1   0.704   0.424  controller/_old_playerPos_1<0>_SW0 (N40)
     LUT4_D:I3->O          5   0.704   0.712  controller/_old_playerPos_1<0> (controller/Madd_old_playerPos_4_add0001_cy<0>)
     LUT4:I1->O            1   0.704   0.424  controller/ballX_cmp_lt0000_SW2 (N79)
     LUT4:I3->O            3   0.704   0.566  controller/ballX_cmp_lt0000 (controller/ballX_cmp_lt00001)
     LUT4:I2->O            7   0.704   0.712  controller/ballVX_2_not000127 (controller/ballVX_2_not000127)
     LUT4_L:I3->LO         1   0.704   0.135  controller/ballX_and00001_SW0 (N94)
     LUT3:I2->O            5   0.704   0.633  controller/ballX_and00001 (controller/ballX_and0000)
     FDR:R                     0.911          controller/ballX_0
    ----------------------------------------
    Total                     11.093ns (6.430ns logic, 4.663ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'driver/PXL_CLK1'
  Clock period: 9.464ns (frequency: 105.664MHz)
  Total number of paths / destination ports: 2710 / 50
-------------------------------------------------------------------------
Delay:               9.464ns (Levels of Logic = 9)
  Source:            driver/H_COUNT_4 (FF)
  Destination:       driver/V_COUNT_9 (FF)
  Source Clock:      driver/PXL_CLK1 rising
  Destination Clock: driver/PXL_CLK1 rising

  Data Path: driver/H_COUNT_4 to driver/V_COUNT_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  driver/H_COUNT_4 (driver/H_COUNT_4)
     LUT1:I0->O            1   0.704   0.000  driver/Madd_H_COUNT_addsub0000_cy<4>_rt (driver/Madd_H_COUNT_addsub0000_cy<4>_rt)
     MUXCY:S->O            1   0.464   0.000  driver/Madd_H_COUNT_addsub0000_cy<4> (driver/Madd_H_COUNT_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  driver/Madd_H_COUNT_addsub0000_cy<5> (driver/Madd_H_COUNT_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  driver/Madd_H_COUNT_addsub0000_cy<6> (driver/Madd_H_COUNT_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  driver/Madd_H_COUNT_addsub0000_cy<7> (driver/Madd_H_COUNT_addsub0000_cy<7>)
     XORCY:CI->O           1   0.804   0.424  driver/Madd_H_COUNT_addsub0000_xor<8> (driver/H_COUNT_addsub0000<8>)
     LUT4:I3->O            1   0.704   0.424  driver/V_COUNT_and0000116_SW1 (N99)
     LUT4:I3->O           21   0.704   1.163  driver/V_COUNT_and0000143 (driver/H_COUNT_cmp_eq0000)
     LUT3:I2->O           10   0.704   0.882  driver/V_COUNT_and000057 (driver/V_COUNT_and0000)
     FDRE:R                    0.911          driver/V_COUNT_0
    ----------------------------------------
    Total                      9.464ns (5.763ns logic, 3.701ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 1.949ns (frequency: 513.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.949ns (Levels of Logic = 0)
  Source:            driver/PXL_CLK (FF)
  Destination:       driver/PXL_CLK (FF)
  Source Clock:      CLK_IN rising
  Destination Clock: CLK_IN rising

  Data Path: driver/PXL_CLK to driver/PXL_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  driver/PXL_CLK (driver/PXL_CLK1)
     FDR:R                     0.911          driver/PXL_CLK
    ----------------------------------------
    Total                      1.949ns (1.502ns logic, 0.447ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'V_SYNC_OBUF'
  Total number of paths / destination ports: 753 / 16
-------------------------------------------------------------------------
Offset:              10.953ns (Levels of Logic = 8)
  Source:            BUTTONS<0> (PAD)
  Destination:       controller/ballX_4 (FF)
  Destination Clock: V_SYNC_OBUF rising

  Data Path: BUTTONS<0> to controller/ballX_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   0.961  BUTTONS_0_IBUF (BUTTONS_0_IBUF)
     LUT3:I1->O            1   0.704   0.000  controller/_old_playerPos_1<1>_G (N144)
     MUXF5:I1->O           5   0.321   0.712  controller/_old_playerPos_1<1> (controller/Madd_old_playerPos_4_add0001_lut<1>)
     LUT3:I1->O            3   0.704   0.535  controller/Madd_add0000_addsub0000_cy<2>11 (controller/N10)
     LUT4:I3->O            4   0.704   0.591  controller/Madd_add0000_addsub0000_lut<3>1 (controller/Madd_add0000_addsub0000_lut<3>)
     LUT4:I3->O            7   0.704   0.712  controller/ballVX_2_not000127 (controller/ballVX_2_not000127)
     LUT4_L:I3->LO         1   0.704   0.135  controller/ballX_and00001_SW0 (N94)
     LUT3:I2->O            5   0.704   0.633  controller/ballX_and00001 (controller/ballX_and0000)
     FDR:R                     0.911          controller/ballX_0
    ----------------------------------------
    Total                     10.953ns (6.674ns logic, 4.279ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'driver/PXL_CLK1'
  Total number of paths / destination ports: 190 / 10
-------------------------------------------------------------------------
Offset:              8.828ns (Levels of Logic = 4)
  Source:            driver/V_COUNT_3 (FF)
  Destination:       G<2> (PAD)
  Source Clock:      driver/PXL_CLK1 rising

  Data Path: driver/V_COUNT_3 to G<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  driver/V_COUNT_3 (driver/V_COUNT_3)
     LUT3:I0->O            1   0.704   0.595  driver/RGB_cmp_lt0001121 (driver/RGB_cmp_lt0001121)
     LUT3:I0->O            7   0.704   0.883  driver/RGB_cmp_lt0001135 (driver/RGB_cmp_lt0001)
     LUT4:I0->O            3   0.704   0.531  driver/RGB<4>1 (G_0_OBUF)
     OBUF:I->O                 3.272          G_0_OBUF (G<0>)
    ----------------------------------------
    Total                      8.828ns (5.975ns logic, 2.853ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'V_SYNC_OBUF'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.822ns (Levels of Logic = 2)
  Source:            builder/RGB_out_0 (FF)
  Destination:       B<1> (PAD)
  Source Clock:      V_SYNC_OBUF rising

  Data Path: builder/RGB_out_0 to B<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.622  builder/RGB_out_0 (builder/RGB_out_0)
     LUT4:I0->O            5   0.704   0.633  driver/RGB<7>1 (B_0_OBUF)
     OBUF:I->O                 3.272          B_0_OBUF (B<0>)
    ----------------------------------------
    Total                      5.822ns (4.567ns logic, 1.255ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.50 secs
 
--> 

Total memory usage is 261864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    3 (   0 filtered)

