#Build: Synplify Pro (R) Q-2020.03M-SP1, Build 166R, Oct 19 2020
#install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
#OS: Windows 7 6.1
#Hostname: WIN7-2020MEADRD

# Wed Aug  4 11:32:01 2021

#Implementation: synthesis


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys HDL Compiler, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202003synp2, Build 170R, Built Oct 21 2020 10:52:30, @

@N|Running in 64-bit mode
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\820\igloo\work\cordic.v" (library work)
@I::"D:\820\igloo\work\wavegen.v" (library work)
@I::"D:\820\igloo\work\GEN_DDS.v" (library work)
@I::"D:\820\igloo\work\sound.v" (library work)
@I::"D:\820\igloo\work\ram.v" (library work)
@W: CG1337 :"D:\820\igloo\work\ram.v":545:7:545:17|Net almost_full is not declared.
@W: CG1337 :"D:\820\igloo\work\ram.v":546:7:546:18|Net almost_empty is not declared.
@I::"D:\820\igloo\work\crc7.v" (library work)
@I::"D:\820\igloo\work\bigfifo.v" (library work)
@I::"D:\820\igloo\work\sd.v" (library work)
@I::"D:\820\igloo\work\test.v" (library work)
@W: CG921 :"D:\820\igloo\work\test.v":284:5:284:8|wbck is already declared in this scope.
@I:"D:\820\igloo\work\test.v":"D:\820\igloo\work\adc96.v" (library work)
@I:"D:\820\igloo\work\test.v":"D:\820\igloo\work\down_rom.v" (library work)
@I:"D:\820\igloo\work\test.v":"D:\820\igloo\work\down882.v" (library work)
@I:"D:\820\igloo\work\test.v":"D:\820\igloo\work\down441.v" (library work)
@I:"D:\820\igloo\work\test.v":"D:\820\igloo\work\dsd128filter.v" (library work)
@I:"D:\820\igloo\work\test.v":"D:\820\igloo\work\dsd128_rom.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"D:\820\igloo\soc\sdio25\component\work\u8_sb\u8_sb.v" (library work)
@I::"D:\820\igloo\soc\sdio25\component\work\u8\u8.v" (library work)
Verilog syntax check successful!
File D:\820\igloo\work\test.v changed - recompiling
Selecting top level module u8
@N: CG775 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2639:2:2639:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":286:7:286:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":367:7:367:21|Synthesizing module CLKINT_PRESERVE in library work.
Running optimization stage 1 on CLKINT_PRESERVE .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N: CG364 :"D:\820\igloo\work\crc7.v":47:7:47:11|Synthesizing module crc16 in library work.
@N: CG179 :"D:\820\igloo\work\crc7.v":72:20:72:22|Removing redundant assignment.
Running optimization stage 1 on crc16 .......
@N: CG364 :"D:\820\igloo\work\sd.v":1190:7:1190:13|Synthesizing module sd_data in library work.
@N: CG179 :"D:\820\igloo\work\sd.v":1284:22:1284:22|Removing redundant assignment.
Running optimization stage 1 on sd_data .......
@W: CL169 :"D:\820\igloo\work\sd.v":1304:0:1304:5|Pruning unused register demo[17:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\work\sd.v":1272:0:1272:5|Pruning unused register dbg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\820\igloo\work\sd.v":1304:0:1304:5|Pruning unused bits 31 to 28 of odin[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"D:\820\igloo\work\sd.v":1304:0:1304:5|Feedback mux created for signal db[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"D:\820\igloo\work\sd.v":1304:0:1304:5|All reachable assignments to db[7:0] assign 0, register removed by optimization
@N: CG364 :"D:\820\igloo\work\ram.v":402:7:402:16|Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000001
   Generated name = sync_logic_1s
Running optimization stage 1 on sync_logic_1s .......
@N: CG364 :"D:\820\igloo\work\ram.v":402:7:402:16|Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000011
   Generated name = sync_logic_3s
Running optimization stage 1 on sync_logic_3s .......
@N: CG364 :"D:\820\igloo\work\bigfifo.v":6:7:6:13|Synthesizing module bigfifo in library work.
Running optimization stage 1 on bigfifo .......
@W: CL169 :"D:\820\igloo\work\bigfifo.v":110:0:110:5|Pruning unused register c3[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\work\bigfifo.v":109:0:109:5|Pruning unused register c2[31:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\820\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\820\igloo\work\bigfifo.v":142:0:142:5|Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"D:\820\igloo\work\ram.v":15:7:15:20|Synthesizing module mem_controller in library work.
Running optimization stage 1 on mem_controller .......
@W: CL169 :"D:\820\igloo\work\ram.v":115:0:115:5|Pruning unused register fifo_clear_i2s. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\820\igloo\work\ram.v":464:7:464:20|Synthesizing module adc_controller in library work.
@W: CG133 :"D:\820\igloo\work\ram.v":518:38:518:55|Object n_write_block_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\820\igloo\work\ram.v":521:20:521:32|Removing wire read_addr_inc, as there is no assignment to it.
Running optimization stage 1 on adc_controller .......
@W: CL169 :"D:\820\igloo\work\ram.v":619:0:619:5|Pruning unused register dbg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\work\ram.v":619:0:619:5|Pruning unused register write_block_addr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\work\ram.v":619:0:619:5|Pruning unused register ready. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\820\igloo\work\ram.v":619:0:619:5|Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\820\igloo\work\ram.v":619:0:619:5|Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"D:\820\igloo\work\sound.v":1275:7:1275:21|Synthesizing module simple_pcm_gear in library work.
Running optimization stage 1 on simple_pcm_gear .......
@N: CG364 :"D:\820\igloo\work\crc7.v":6:7:6:10|Synthesizing module crc7 in library work.
@N: CG179 :"D:\820\igloo\work\crc7.v":33:20:33:22|Removing redundant assignment.
Running optimization stage 1 on crc7 .......
@N: CG364 :"D:\820\igloo\work\sd.v":48:7:48:11|Synthesizing module sdtop in library work.
@W: CS263 :"D:\820\igloo\work\sd.v":225:14:225:24|Port-width mismatch for port pcm_left. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\820\igloo\work\sd.v":225:39:225:50|Port-width mismatch for port pcm_right. The port definition is 32 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\820\igloo\work\sd.v":224:55:224:65|Port-width mismatch for port dsd138_ctrl. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"D:\820\igloo\work\sd.v":266:11:266:19|Removing wire adc_debug, as there is no assignment to it.
Running optimization stage 1 on sdtop .......
@W: CL190 :"D:\820\igloo\work\sd.v":382:0:382:5|Optimizing register bit sound_card_ctrl[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\sd.v":382:0:382:5|Optimizing register bit sound_card_ctrl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\820\igloo\work\sd.v":382:0:382:5|Pruning register bits 4 to 3 of sound_card_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\820\igloo\work\cordic.v":17:7:17:12|Synthesizing module cordic in library work.
Running optimization stage 1 on cordic .......
@W: CL169 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning unused register z[31][31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning unused bits 30 to 0 of z[30][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\820\igloo\work\wavegen.v":4:7:4:13|Synthesizing module wavegen in library work.
Running optimization stage 1 on wavegen .......
@W: CL265 :"D:\820\igloo\work\wavegen.v":53:0:53:5|Removing unused bit 71 of AX[71:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"D:\820\igloo\work\wavegen.v":53:0:53:5|Pruning unused bits 30 to 0 of AX[71:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL265 :"D:\820\igloo\work\wavegen.v":53:0:53:5|Removing unused bit 71 of BX[71:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"D:\820\igloo\work\wavegen.v":53:0:53:5|Pruning unused bits 30 to 0 of BX[71:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\820\igloo\work\GEN_DDS.v":23:7:23:13|Synthesizing module GEN_DDS in library work.
@N: CG179 :"D:\820\igloo\work\GEN_DDS.v":70:27:70:29|Removing redundant assignment.
Running optimization stage 1 on GEN_DDS .......
@N: CG364 :"D:\820\igloo\work\sound.v":1202:7:1202:12|Synthesizing module pcm_tx in library work.
@W: CG133 :"D:\820\igloo\work\sound.v":1215:11:1215:14|Object word is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on pcm_tx .......
@N: CG364 :"D:\820\igloo\work\dsd128_rom.v":1:7:1:16|Synthesizing module dsd128_rom in library work.
Running optimization stage 1 on dsd128_rom .......
@N: CG364 :"D:\820\igloo\work\dsd128filter.v":28:7:28:16|Synthesizing module dsd128_176 in library work.
@N: CG793 :"D:\820\igloo\work\dsd128filter.v":107:20:107:27|Ignoring system task $display
@N: CG179 :"D:\820\igloo\work\dsd128filter.v":123:23:123:28|Removing redundant assignment.
@N: CG179 :"D:\820\igloo\work\dsd128filter.v":124:23:124:28|Removing redundant assignment.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":40:37:40:52|Object n_sample_shift_l is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":40:71:40:86|Object n_sample_shift_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":41:25:41:34|Object n_sample_l is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":41:47:41:56|Object n_sample_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":43:14:43:16|Object n_i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":70:32:70:38|Object n_sum_l is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":70:41:70:47|Object n_sum_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":71:34:71:41|Object n_dout_l is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\820\igloo\work\dsd128filter.v":71:44:71:51|Object n_dout_r is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on dsd128_176 .......
@N: CG364 :"D:\820\igloo\work\adc96.v":160:7:160:16|Synthesizing module kill_dc176 in library work.
@N: CG793 :"D:\820\igloo\work\adc96.v":204:24:204:31|Ignoring system task $display
Running optimization stage 1 on kill_dc176 .......
@W: CL271 :"D:\820\igloo\work\adc96.v":193:0:193:5|Pruning unused bits 37 to 36 of result[37:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\820\igloo\work\adc96.v":193:0:193:5|Pruning unused bits 3 to 0 of result[37:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\820\igloo\work\down_rom.v":1:7:1:14|Synthesizing module down_rom in library work.
Running optimization stage 1 on down_rom .......
@N: CG364 :"D:\820\igloo\work\down882.v":5:7:5:14|Synthesizing module down_882 in library work.
@N: CG179 :"D:\820\igloo\work\down882.v":81:23:81:29|Removing redundant assignment.
@N: CG179 :"D:\820\igloo\work\down882.v":82:23:82:29|Removing redundant assignment.
@N: CG179 :"D:\820\igloo\work\down882.v":83:61:83:69|Removing redundant assignment.
@N: CG179 :"D:\820\igloo\work\down882.v":84:61:84:69|Removing redundant assignment.
@N: CG179 :"D:\820\igloo\work\down882.v":91:25:91:29|Removing redundant assignment.
@N: CG179 :"D:\820\igloo\work\down882.v":92:25:92:29|Removing redundant assignment.
Running optimization stage 1 on down_882 .......
@N: CG364 :"D:\820\igloo\work\adc96.v":6:7:6:11|Synthesizing module adc96 in library work.
@W: CG133 :"D:\820\igloo\work\adc96.v":48:13:48:15|Object n_i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on adc96 .......
@W: CL207 :"D:\820\igloo\work\adc96.v":57:0:57:5|All reachable assignments to latch1394 assign 0, register removed by optimization.
@W: CL279 :"D:\820\igloo\work\adc96.v":117:0:117:5|Pruning register bits 3 to 1 of dsd_lnn[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\adc96.v":117:0:117:5|Pruning register bits 3 to 1 of dsd_rnn[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\adc96.v":117:0:117:5|Pruning register bits 3 to 1 of dsd_lpp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\adc96.v":117:0:117:5|Pruning register bits 3 to 1 of dsd_rpp[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"D:\820\igloo\work\test.v":40:7:40:10|Synthesizing module test in library work.
@W: CG360 :"D:\820\igloo\work\test.v":269:12:269:17|Removing wire lrck_g, as there is no assignment to it.
@W: CG360 :"D:\820\igloo\work\test.v":269:20:269:25|Removing wire data_g, as there is no assignment to it.
Running optimization stage 1 on test .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v":5:7:5:22|Synthesizing module u8_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on u8_sb_CCC_0_FCCC .......
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2639:2:2639:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z3
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z3 .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b1
	SC_1=1'b0
	SC_2=1'b1
	SC_3=1'b0
	SC_4=1'b1
	SC_5=1'b0
	SC_6=1'b1
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000001010101
   Generated name = CoreAHBLite_Z4
Running optimization stage 1 on CoreAHBLite_Z4 .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z5
Running optimization stage 1 on CoreResetP_Z5 .......
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":5:7:5:24|Synthesizing module u8_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on u8_sb_FABOSC_0_OSC .......
@W: CL318 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v":5:7:5:13|Synthesizing module MSS_025 in library work.
Running optimization stage 1 on MSS_025 .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v":9:7:9:16|Synthesizing module u8_sb_HPMS in library work.
Running optimization stage 1 on u8_sb_HPMS .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\u8_sb.v":9:7:9:11|Synthesizing module u8_sb in library work.
Running optimization stage 1 on u8_sb .......
@N: CG364 :"D:\820\igloo\soc\sdio25\component\work\u8\u8.v":9:7:9:8|Synthesizing module u8 in library work.
Running optimization stage 1 on u8 .......
Running optimization stage 2 on u8 .......
Running optimization stage 2 on u8_sb .......
Running optimization stage 2 on u8_sb_HPMS .......
@W: CL247 :"D:\820\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v":51:14:51:31|Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused

Running optimization stage 2 on MSS_025 .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on u8_sb_FABOSC_0_OSC .......
@N: CL159 :"D:\820\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Running optimization stage 2 on CoreResetP_Z5 .......
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Running optimization stage 2 on CoreAHBLite_Z4 .......
@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":120:15:120:23|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":131:15:131:23|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":142:15:142:23|Input port bit 0 of HTRANS_M2[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":153:15:153:23|Input port bit 0 of HTRANS_M3[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":163:15:163:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":176:15:176:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":189:15:189:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":202:15:202:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":215:15:215:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":228:15:228:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":241:15:241:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":254:15:254:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":267:15:267:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":280:15:280:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":293:15:293:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":306:15:306:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":319:15:319:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":332:15:332:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":345:15:345:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":358:15:358:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":371:15:371:23|Input port bit 1 of HRESP_S16[1:0] is unused

@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s .......
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z3 .......
@N: CL201 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log D:\820\igloo\soc\sdio25\synthesis\synlog\u8_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
@W: CL246 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\820\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......
Running optimization stage 2 on u8_sb_CCC_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on test .......
Running optimization stage 2 on adc96 .......
Running optimization stage 2 on down_882 .......
@W: CL246 :"D:\820\igloo\work\down882.v":8:20:8:21|Input port bits 3 to 0 of x0[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\820\igloo\work\down882.v":9:20:9:21|Input port bits 3 to 0 of x1[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on down_rom .......
Running optimization stage 2 on kill_dc176 .......
@W: CL190 :"D:\820\igloo\work\adc96.v":193:0:193:5|Optimizing register bit AX[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\adc96.v":193:0:193:5|Optimizing register bit AX[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\adc96.v":193:0:193:5|Optimizing register bit AX[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\adc96.v":193:0:193:5|Optimizing register bit AX[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\820\igloo\work\adc96.v":193:0:193:5|Pruning register bits 3 to 0 of AX[37:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\adc96.v":193:0:193:5|Pruning register bits 37 to 36 of AX[37:4]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on dsd128_176 .......
Running optimization stage 2 on dsd128_rom .......
Running optimization stage 2 on pcm_tx .......
Running optimization stage 2 on GEN_DDS .......
Running optimization stage 2 on wavegen .......
@N: CL201 :"D:\820\igloo\work\wavegen.v":53:0:53:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
Running optimization stage 2 on cordic .......
@W: CL260 :"D:\820\igloo\work\cordic.v":71:0:71:5|Pruning register bit 31 of z[0][31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL177 :"D:\820\igloo\work\cordic.v":97:0:97:5|Sharing sequential element z[1]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[1][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[2][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[3][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[4][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[5][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[6][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[7][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[8][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[9][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[10][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[11][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[12][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[13][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[14][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[15][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[16][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[17][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[18][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[19][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[20][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[21][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[22][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[23][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[24][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[25][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[26][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[27][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[28][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\820\igloo\work\cordic.v":97:0:97:5|Pruning register bits 31 to 30 of z[29][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on sdtop .......
@N: CL201 :"D:\820\igloo\work\sd.v":382:0:382:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 13 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
@N: CL201 :"D:\820\igloo\work\sd.v":382:0:382:5|Trying to extract state machine for register bus_state.
@W: CL156 :"D:\820\igloo\work\sd.v":224:9:224:18|*Input master_bck to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\820\igloo\work\sd.v":224:28:224:38|*Input master_lrck to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on crc7 .......
Running optimization stage 2 on simple_pcm_gear .......
Running optimization stage 2 on adc_controller .......
@N: CL135 :"D:\820\igloo\work\ram.v":584:0:584:5|Found sequential shift c2 with address depth of 3 words and data bit width of 32.
@W: CL190 :"D:\820\igloo\work\ram.v":619:0:619:5|Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\ram.v":619:0:619:5|Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\ram.v":619:0:619:5|Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\ram.v":619:0:619:5|Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\820\igloo\work\ram.v":619:0:619:5|Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\820\igloo\work\ram.v":619:0:619:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\820\igloo\work\ram.v":478:12:478:15|Input port bits 7 to 6 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\820\igloo\work\ram.v":478:12:478:15|Input port bits 4 to 0 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on mem_controller .......
@N: CL201 :"D:\820\igloo\work\ram.v":115:0:115:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"D:\820\igloo\work\ram.v":29:12:29:15|Input port bits 4 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on bigfifo .......
@W: CL190 :"D:\820\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\820\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\820\igloo\work\bigfifo.v":142:0:142:5|Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\820\igloo\work\bigfifo.v":142:0:142:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on sync_logic_3s .......
Running optimization stage 2 on sync_logic_1s .......
Running optimization stage 2 on sd_data .......
@W: CL190 :"D:\820\igloo\work\sd.v":1272:0:1272:5|Optimizing register bit k[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\820\igloo\work\sd.v":1272:0:1272:5|Pruning register bit 3 of k[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\820\igloo\work\sd.v":1304:0:1304:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
Running optimization stage 2 on crc16 .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CLKINT_PRESERVE .......
Running optimization stage 2 on BIBUF .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\820\igloo\soc\sdio25\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 163MB peak: 186MB)

Process took 0h:00m:27s realtime, 0h:00m:27s cputime

Process completed successfully.
# Wed Aug  4 11:32:29 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode
File D:\820\igloo\soc\sdio25\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug  4 11:32:29 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\820\igloo\soc\sdio25\synthesis\synwork\u8_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:28s; CPU Time elapsed 0h:00m:28s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:28s realtime, 0h:00m:28s cputime

Process completed successfully.
# Wed Aug  4 11:32:29 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode
File D:\820\igloo\soc\sdio25\synthesis\synwork\u8_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug  4 11:32:31 2021

###########################################################]
Premap Report

# Wed Aug  4 11:32:31 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

Reading constraint file: D:\820\igloo\soc\sdio25\designer\u8\synthesis.fdc
@L: D:\820\igloo\soc\sdio25\synthesis\u8_scck.rpt 
See clock summary report "D:\820\igloo\soc\sdio25\synthesis\u8_scck.rpt"
@W: BN238 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":18:0:18:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { gl0 }] -to test_0*
@W: BN238 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":19:0:19:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*
@W: BN238 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":20:0:20:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u100*
@W: BN238 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":21:0:21:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to test_0.mclk_d2*
@W: BN238 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":22:0:22:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *ufifo*
@W: BN238 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":23:0:23:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*
@W: BN238 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":24:0:24:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *uctrl*
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 156MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 156MB peak: 156MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 163MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 165MB)

@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3212:2:3212:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3166:2:3166:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance u8_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_1 (in view: work.sdtop(verilog)) on net led_1 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_2 (in view: work.sdtop(verilog)) on net led_2 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_3 (in view: work.sdtop(verilog)) on net led_3 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_4 (in view: work.sdtop(verilog)) on net led_4 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_5 (in view: work.sdtop(verilog)) on net led_5 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_6 (in view: work.sdtop(verilog)) on net led_6 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_7 (in view: work.sdtop(verilog)) on net led_7 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_8 (in view: work.sdtop(verilog)) on net led_8 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\soc\sdio25\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance u8_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance write_addr[13:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance write_block_addr[13:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\sd.v":382:0:382:5|Removing sequential instance demo_mute (in view: work.sdtop(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance pcm_left[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance pcm_right[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance bck_divider[2:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance sound_card_start (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\wavegen.v":53:0:53:5|Removing sequential instance working (in view: work.wavegen(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\work\adc96.v":109:9:109:14|Removing instance DUT700 (in view: work.adc96(verilog)) of type view:work.down_882(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance addr[13:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance HWDATA[31:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance HTRANS_1[1] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\down882.v":38:0:38:5|Removing sequential instance final_l[31:0] (in view: work.down_882(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\down882.v":38:0:38:5|Removing sequential instance final_r[31:0] (in view: work.down_882(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\work\adc96.v":105:11:105:15|Removing instance UKDC2 (in view: work.adc96(verilog)) of type view:work.kill_dc176_0(verilog) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\work\adc96.v":104:11:104:15|Removing instance UKDC1 (in view: work.adc96(verilog)) of type view:work.kill_dc176_1(verilog) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance use_dsd (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\adc96.v":193:0:193:5|Removing sequential instance result[35:4] (in view: work.kill_dc176_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\work\adc96.v":99:11:99:16|Removing instance DUT600 (in view: work.adc96(verilog)) of type view:work.dsd128_176(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\adc96.v":193:0:193:5|Removing sequential instance result[35:4] (in view: work.kill_dc176_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":108:0:108:5|Removing sequential instance c1[31:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\work\ram.v":61:33:61:40|Removing instance usync101 (in view: work.mem_controller(verilog)) of type view:work.sync_logic_1s_1(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\dsd128filter.v":88:0:88:5|Removing sequential instance dout_l[31:0] (in view: work.dsd128_176(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\dsd128filter.v":88:0:88:5|Removing sequential instance dout_r[31:0] (in view: work.dsd128_176(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\adc96.v":57:0:57:5|Removing sequential instance rdsd_clk (in view: work.adc96(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":107:0:107:5|Removing sequential instance c0[31:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance data_buf_sync[0] (in view: work.sync_logic_1s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance data_buf[0] (in view: work.sync_logic_1s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=31,dsps=34 on top level netlist u8 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 205MB peak: 205MB)

@W: MT548 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":8:0:8:0|Source for clock gl0 not found in netlist.


Clock Summary
******************

          Start                                                         Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                         Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       sdclk_n                                                       62.5 MHz      16.000        declared     u8grps_4                532  
                                                                                                                                              
0 -       mclk4549                                                      62.5 MHz      16.000        declared     u8grps_3                270  
                                                                                                                                              
0 -       mclk                                                          125.0 MHz     8.000         declared     u8grps_2                2    
                                                                                                                                              
0 -       wavegen|pclk_div2_inferred_clock                              100.0 MHz     10.000        inferred     Inferred_clkgroup_8     3672 
                                                                                                                                              
0 -       adc96|clkd16_inferred_clock                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_7     114  
                                                                                                                                              
0 -       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0     113  
                                                                                                                                              
0 -       u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
                                                                                                                                              
0 -       u8|sdclk                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_9     5    
                                                                                                                                              
0 -       adc96|clkd2_inferred_clock                                    100.0 MHz     10.000        inferred     Inferred_clkgroup_4     1    
                                                                                                                                              
0 -       adc96|clkd4_inferred_clock                                    100.0 MHz     10.000        inferred     Inferred_clkgroup_5     1    
                                                                                                                                              
0 -       adc96|clkd8_inferred_clock                                    100.0 MHz     10.000        inferred     Inferred_clkgroup_6     1    
                                                                                                                                              
0 -       test|c1_inferred_clock                                        100.0 MHz     10.000        inferred     Inferred_clkgroup_2     1    
                                                                                                                                              
0 -       test|c2_inferred_clock                                        100.0 MHz     10.000        inferred     Inferred_clkgroup_3     1    
==============================================================================================================================================



Clock Load Summary
***********************

                                                              Clock     Source                                                       Clock Pin                                        Non-clock Pin                           Non-clock Pin                                              
Clock                                                         Load      Pin                                                          Seq Example                                      Seq Example                             Comb Example                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sdclk_n                                                       532       test_0.UCK3.Y(CLKINT_PRESERVE)                               test_0.u100.no_crc.C                             -                                       test_0.u100.uctrl.ufifo.sdclk_n_1.I[0](keepbuf)            
                                                                                                                                                                                                                                                                                         
mclk4549                                                      270       test_0.UCK1.Y(CLKINT_PRESERVE)                               test_0.UADC.clkd2.C                              -                                       test_0.u100.uctrl.ufifo.mclk_1.I[0](keepbuf)               
                                                                                                                                                                                                                                                                                         
mclk                                                          2         mclk(port)                                                   test_0.c1.C                                      -                                       -                                                          
                                                                                                                                                                                                                                                                                         
wavegen|pclk_div2_inferred_clock                              3672      test_0.uGEN_DDS.U100.pclk_div2.Q[0](dffr)                    test_0.uGEN_DDS.U100.xstart[39:0].C              -                                       -                                                          
                                                                                                                                                                                                                                                                                         
adc96|clkd16_inferred_clock                                   114       test_0.UADC.clkd16.Q[0](dffr)                                test_0.u_pcm_tx.d1.C                             test_0.u100.UADC.sync_bck[2:0].D[0]     test_0.UDAT20.I(IOBUF)                                     
                                                                                                                                                                                                                                                                                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       113       u8_sb_0.CCC_0.CCC_INST.GL0(CCC)                              u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST.CLK_BASE     -                                       u8_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                         
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     15        u8_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     u8_sb_0.CORERESETP_0.release_sdif0_core.C        -                                       u8_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                         
u8|sdclk                                                      5         sdclk(port)                                                  test_0.u100.cmd0.C                               -                                       test_0.ns.I[0](inv)                                        
                                                                                                                                                                                                                                                                                         
adc96|clkd2_inferred_clock                                    1         test_0.UADC.clkd2.Q[0](dffr)                                 test_0.UADC.clkd4.C                              -                                       -                                                          
                                                                                                                                                                                                                                                                                         
adc96|clkd4_inferred_clock                                    1         test_0.UADC.clkd4.Q[0](dffr)                                 test_0.UADC.clkd8.C                              -                                       -                                                          
                                                                                                                                                                                                                                                                                         
adc96|clkd8_inferred_clock                                    1         test_0.UADC.clkd8.Q[0](dffr)                                 test_0.UADC.clkd16.C                             -                                       -                                                          
                                                                                                                                                                                                                                                                                         
test|c1_inferred_clock                                        1         test_0.c1.Q[0](dff)                                          test_0.c2.C                                      -                                       -                                                          
                                                                                                                                                                                                                                                                                         
test|c2_inferred_clock                                        1         test_0.c2.Q[0](dff)                                          test_0.c3.C                                      -                                       -                                                          
=========================================================================================================================================================================================================================================================================================

@W: MT530 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\work\test.v":129:0:129:5|Found inferred clock test|c1_inferred_clock which controls 1 sequential elements including test_0.c2. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\work\test.v":130:0:130:5|Found inferred clock test|c2_inferred_clock which controls 1 sequential elements including test_0.c3. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\work\adc96.v":89:0:89:5|Found inferred clock adc96|clkd2_inferred_clock which controls 1 sequential elements including test_0.UADC.clkd4. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\work\adc96.v":92:0:92:5|Found inferred clock adc96|clkd4_inferred_clock which controls 1 sequential elements including test_0.UADC.clkd8. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\work\adc96.v":95:0:95:5|Found inferred clock adc96|clkd8_inferred_clock which controls 1 sequential elements including test_0.UADC.clkd16. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\work\ram.v":612:0:612:5|Found inferred clock adc96|clkd16_inferred_clock which controls 114 sequential elements including test_0.u100.UADC.sync_bck[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\work\cordic.v":71:0:71:5|Found inferred clock wavegen|pclk_div2_inferred_clock which controls 3672 sequential elements including test_0.uGEN_DDS.U100.UCORD.y\[0\][39:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"d:\820\igloo\work\sd.v":1299:0:1299:5|Found inferred clock u8|sdclk which controls 5 sequential elements including test_0.u100.UD100.data0[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\820\igloo\soc\sdio25\synthesis\u8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 205MB)

Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\820\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
@N: BN115 :"d:\820\igloo\work\ram.v":64:33:64:40|Removing instance usync102 (in view: work.mem_controller(verilog)) of type view:work.sync_logic_3s(verilog) because it does not drive other instances.
Encoding state machine state[4:0] (in view: work.adc_controller(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
Encoding state machine state[7:0] (in view: work.wavegen(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
   111 -> 111
@N: MO225 :"d:\820\igloo\work\wavegen.v":53:0:53:5|There are no possible illegal states for state machine state[7:0] (in view: work.wavegen(verilog)); safe FSM implementation is not required.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 200MB peak: 205MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\820\igloo\soc\sdio25\synthesis\u8_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 203MB peak: 205MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 110MB peak: 205MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Wed Aug  4 11:32:35 2021

###########################################################]
Map & Optimize Report

# Wed Aug  4 11:32:36 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_1 (in view: work.sdtop(verilog)) on net led_1 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_2 (in view: work.sdtop(verilog)) on net led_2 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_3 (in view: work.sdtop(verilog)) on net led_3 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_4 (in view: work.sdtop(verilog)) on net led_4 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_5 (in view: work.sdtop(verilog)) on net led_5 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_6 (in view: work.sdtop(verilog)) on net led_6 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_7 (in view: work.sdtop(verilog)) on net led_7 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"d:\820\igloo\work\sd.v":266:11:266:19|Tristate driver led_8 (in view: work.sdtop(verilog)) on net led_8 (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led0_t (in view: work.test(verilog)) on net led0 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver led1_t (in view: work.test(verilog)) on net led1 (in view: work.test(verilog)) has its enable tied to GND.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance flag (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\sd.v":382:0:382:5|Removing sequential instance demo[17:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"d:\820\igloo\work\wavegen.v":53:0:53:5|Removing sequential instance test_0.uGEN_DDS.U100.ystart_rep[39:0] because it is equivalent to instance test_0.uGEN_DDS.U100.ystart[39:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\wavegen.v":53:0:53:5|Removing sequential instance test_0.uGEN_DDS.U100.xstart_rep[39:0] because it is equivalent to instance test_0.uGEN_DDS.U100.xstart[39:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance j[3:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":114:0:114:5|Removing sequential instance isl[1:0] (in view: work.bigfifo(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 183MB)

Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@N: MO230 :"d:\820\igloo\work\sd.v":382:0:382:5|Found up-down counter in view:work.sdtop(verilog) instance i[7:0]  
@N: MO231 :"d:\820\igloo\work\sd.v":382:0:382:5|Found counter in view:work.sdtop(verilog) instance buffer_under_run[7:0] 
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[31] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[26] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[25] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[24] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[23] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[21] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[19] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[16] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[15] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[14] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[11] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[9] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[8] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[7] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[6] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[5] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[3] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[2] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Register bit UADC_GEAR.din[0] (in view view:work.sdtop(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[27] because it is equivalent to instance test_0.u100.UADC_GEAR.din[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[22] because it is equivalent to instance test_0.u100.UADC_GEAR.din[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[20] because it is equivalent to instance test_0.u100.UADC_GEAR.din[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[18] because it is equivalent to instance test_0.u100.UADC_GEAR.din[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[17] because it is equivalent to instance test_0.u100.UADC_GEAR.din[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[13] because it is equivalent to instance test_0.u100.UADC_GEAR.din[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[12] because it is equivalent to instance test_0.u100.UADC_GEAR.din[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[4] because it is equivalent to instance test_0.u100.UADC_GEAR.din[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[1] because it is equivalent to instance test_0.u100.UADC_GEAR.din[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[30] because it is equivalent to instance test_0.u100.UADC_GEAR.din[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[29] because it is equivalent to instance test_0.u100.UADC_GEAR.din[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\sound.v":1340:0:1340:5|Removing instance test_0.u100.UADC_GEAR.din[28] because it is equivalent to instance test_0.u100.UADC_GEAR.din[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
@N: MO231 :"d:\820\igloo\work\sd.v":1304:0:1304:5|Found counter in view:work.sd_data(verilog) instance i[9:0] 
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\820\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance usync102.data_buf_sync[2:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance usync102.data_buf[2:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO231 :"d:\820\igloo\work\ram.v":115:0:115:5|Found counter in view:work.mem_controller(verilog) instance k[4:0] 
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance state[1] (in view: work.mem_controller(verilog)) because it does not drive other instances.
@W: BN132 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing instance test_0.u100.uctrl.k[3] because it is equivalent to instance test_0.u100.uctrl.k[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing instance test_0.u100.uctrl.k[2] because it is equivalent to instance test_0.u100.uctrl.k[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing instance test_0.u100.uctrl.k[1] because it is equivalent to instance test_0.u100.uctrl.k[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing instance test_0.u100.uctrl.k[4] because it is equivalent to instance test_0.u100.uctrl.k[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance k[0] (in view: work.mem_controller(verilog)) because it does not drive other instances.
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Found counter in view:work.bigfifo(verilog) instance read_addr[13:0] 
@N: MO231 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Found counter in view:work.bigfifo(verilog) instance i[7:0] 
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance state[3] (in view: work.bigfifo(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance state[4] (in view: work.bigfifo(verilog)) because it does not drive other instances.
Encoding state machine state[4:0] (in view: work.adc_controller(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"d:\820\igloo\work\ram.v":619:0:619:5|Found counter in view:work.adc_controller(verilog) instance i[7:0] 
@N: MO231 :"d:\820\igloo\work\ram.v":619:0:619:5|Found counter in view:work.adc_controller(verilog) instance read_addr[13:0] 
@N: MO231 :"d:\820\igloo\work\ram.v":619:0:619:5|Found counter in view:work.adc_controller(verilog) instance write_addr[13:0] 
@N: MO231 :"d:\820\igloo\work\gen_dds.v":62:0:62:5|Found counter in view:work.GEN_DDS(verilog) instance i[9:0] 
Encoding state machine state[7:0] (in view: work.wavegen(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
   110 -> 110
   111 -> 111
@N: MO225 :"d:\820\igloo\work\wavegen.v":53:0:53:5|There are no possible illegal states for state machine state[7:0] (in view: work.wavegen(verilog)); safe FSM implementation is not required.
@N: MO231 :"d:\820\igloo\work\wavegen.v":53:0:53:5|Found counter in view:work.wavegen(verilog) instance i[9:0] 
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing sequential instance test_0.uGEN_DDS.U100.UCORD.z[0][9] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing sequential instance test_0.uGEN_DDS.U100.UCORD.z[0][21:19] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][16:14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][7] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][8] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][10] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][11] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][17] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][18] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][22] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][24] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][25] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][26] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][27] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\820\igloo\work\cordic.v":97:0:97:5|Sequential instance test_0.uGEN_DDS.U100.UCORD.z[1][28] is reduced to a combinational gate by constant propagation.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][19] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][20] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][21] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][9] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][16] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][15] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][6] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][5] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][4] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][3] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":71:0:71:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[0][23] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][29] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][3] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][4] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][5] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][6] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][23]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][23] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][16] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[1][15] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\820\igloo\work\sound.v":1218:0:1218:5|Found counter in view:work.pcm_tx(verilog) instance i[5:0] 
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[1] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 195MB)

@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[2] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[16] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[15] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[14] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[11] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[9] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[8] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[7] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[6] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[5] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[3] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[31] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[26] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[25] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[24] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[23] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[21] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[19] because it is equivalent to instance test_0.u100.UADC.HWDATA[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[12] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[17] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[20] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[27] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[29] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[30] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[28] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[22] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[13] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[1] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[4] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing instance test_0.u100.UADC.HWDATA[18] because it is equivalent to instance test_0.u100.UADC.HWDATA[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\sd.v":1304:0:1304:5|Removing sequential instance UD100.is_last_data (in view: work.sdtop(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":619:0:619:5|Removing sequential instance UADC.HWDATA[0] (in view: work.sdtop(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[6] (in view: work.u8(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 203MB peak: 203MB)

@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"d:\820\igloo\work\wavegen.v":113:15:113:31|Multiplier test_0.uGEN_DDS.U100.n_AX_3[68:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: FF150 :"d:\820\igloo\work\wavegen.v":114:15:114:31|Multiplier test_0.uGEN_DDS.U100.n_BX_3[68:0] implemented with multiple MACC blocks using cascade/shift feature.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[2][2] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[1][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[2][0] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[0][14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.state[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.state[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":118:0:118:5|Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance test_0.u100.uctrl.read_en (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":118:0:118:5|Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":118:0:118:5|Removing sequential instance test_0.u100.uctrl.ufifo.sync_wen[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":115:0:115:5|Removing sequential instance test_0.u100.uctrl.state[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.data_buf_sync[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.data_buf_sync[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.i[7:0] (in view: work.u8(verilog)) of type view:PrimLib.counter(prim) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync100.data_buf[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync600.data_buf[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.state[0] (in view: work.u8(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 211MB peak: 226MB)

@W: BN132 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.u8(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 218MB peak: 226MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 218MB peak: 226MB)

@W: BN132 :"d:\820\igloo\work\cordic.v":97:0:97:5|Removing instance test_0.uGEN_DDS.U100.UCORD.z[3][0] because it is equivalent to instance test_0.uGEN_DDS.U100.UCORD.z[2][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:12s; Memory used current: 219MB peak: 226MB)

@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[5] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[4] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_ack (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync102.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync102.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync102.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync600.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync600.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_ack (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync600.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":98:0:98:5|Removing sequential instance test_0.u100.uctrl.ufifo.wen_toggle (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync100.update_ack_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync100.update_ack_dly[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_ack (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":428:0:428:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\ram.v":444:0:444:5|Removing sequential instance test_0.u100.uctrl.usync100.update_strobe_dly[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\sd.v":1304:0:1304:5|Removing sequential instance test_0.u100.UD100.wen (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[4] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"d:\820\igloo\work\bigfifo.v":142:0:142:5|Removing sequential instance test_0.u100.uctrl.ufifo.read_addr[5] (in view: work.u8(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log D:\820\igloo\soc\sdio25\synthesis\synlog\u8_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Finished preparing to map (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 219MB peak: 226MB)


Finished technology mapping (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 253MB peak: 253MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:17s		     0.62ns		4872 /      4396
   2		0h:00m:18s		     0.62ns		4765 /      4396
@N: FP130 |Promoting Net test_0.uGEN_DDS.U100.reset_n_arst on CLKINT  I_3432 
@N: FP130 |Promoting Net test_0.uGEN_DDS.U100.pclk_div2 on CLKINT  I_3433 
@N: FP130 |Promoting Net MSS_HPMS_READY_int_arst on CLKINT  I_3434 
@N: FP130 |Promoting Net test_0.u100.reset_n_arst on CLKINT  I_3435 
@N: FP130 |Promoting Net test_0.u_pcm_tx.reset_n on CLKINT  I_3436 
@N: FP130 |Promoting Net test_0.u_pcm_tx.in_bck_1 on CLKINT  I_3437 
@N: FP130 |Promoting Net test_0.u100.UD100.crc_clr on CLKINT  I_3438 
@N: FP130 |Promoting Net mclk_c on CLKINT  I_3439 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 264MB peak: 264MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 265MB peak: 267MB)

@N: MT611 :|Automatically generated clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
4 non-gated/non-generated clock tree(s) driving 671 clock pin(s) of sequential element(s)
8 gated/generated clock tree(s) driving 3727 clock pin(s) of sequential element(s)
0 instances converted, 3727 sequential instances remain driven by gated/generated clocks

============================================ Non-Gated/Non-Generated Clocks ============================================
Clock Tree ID     Driving Element     Drive Element Type                      Fanout     Sample Instance                
------------------------------------------------------------------------------------------------------------------------
@K:CKID0009       sdclk               port                                    5          test_0.u100.cmd0               
@K:CKID0010       test_0.UCK3         clock definition on CLKINT_PRESERVE     493        test_0.u100.buffer_under_run[7]
@K:CKID0011       test_0.UCK1         clock definition on CLKINT_PRESERVE     171        test_0.UADC.dsd_rpp[0]         
@K:CKID0012       mclk                clock definition on port                2          test_0.mclk_d2                 
========================================================================================================================
================================================================================= Gated/Generated Clocks =================================================================================
Clock Tree ID     Driving Element                    Drive Element Type     Fanout     Sample Instance                         Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       test_0.uGEN_DDS.U100.pclk_div2     SLE                    3605       test_0.uGEN_DDS.U100.ystart[0]          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       test_0.UADC.clkd16                 SLE                    80         test_0.u_pcm_tx.i[5]                    No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       u8_sb_0.CCC_0.CCC_INST             CCC                    37         u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     No gated clock conversion method for cell cell:work.MSS_025
@K:CKID0004       test_0.UADC.clkd8                  SLE                    1          test_0.UADC.clkd16                      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       test_0.UADC.clkd4                  SLE                    1          test_0.UADC.clkd8                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0006       test_0.UADC.clkd2                  SLE                    1          test_0.UADC.clkd4                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       test_0.c2                          SLE                    1          test_0.c3                               No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       test_0.c1                          SLE                    1          test_0.c2                               No gated clock conversion method for cell cell:ACG4.SLE    
==========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 206MB peak: 267MB)

Writing Analyst data base D:\820\igloo\soc\sdio25\synthesis\synwork\u8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:30s; CPU Time elapsed 0h:00m:30s; Memory used current: 252MB peak: 267MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\820\igloo\soc\sdio25\synthesis\u8.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":25:0:25:0|Clock 10024 in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":25:0:25:0|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW150 :|Clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
Writing FDC file D:\820\igloo\soc\sdio25\synthesis\u8_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 257MB peak: 267MB)


Start final timing analysis (Real Time elapsed 0h:00m:36s; CPU Time elapsed 0h:00m:36s; Memory used current: 251MB peak: 267MB)

@W: MT246 :"d:\820\igloo\soc\sdio25\component\work\u8_sb\ccc_0\u8_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock mclk with period 8.00ns 
@N: MT615 |Found clock sdclk_n with period 16.00ns 
@N: MT615 |Found clock mclk4549 with period 16.00ns 
@W: MT420 |Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u8_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock test|c1_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.c1.
@W: MT420 |Found inferred clock test|c2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.c2.
@W: MT420 |Found inferred clock adc96|clkd2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd2.
@W: MT420 |Found inferred clock adc96|clkd4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd4.
@W: MT420 |Found inferred clock adc96|clkd8_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd8.
@W: MT420 |Found inferred clock adc96|clkd16_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.UADC.clkd16.
@W: MT420 |Found inferred clock wavegen|pclk_div2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.uGEN_DDS.U100.pclk_div2_0.
@W: MT420 |Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on port sdclk.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Aug  4 11:33:13 2021
#


Top view:               u8
Requested Frequency:    62.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\820\igloo\soc\sdio25\designer\u8\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.


Performance Summary
*******************


Worst slack in design: -3.273

                                            Requested     Estimated      Requested     Estimated                Clock        Clock              
Starting Clock                              Frequency     Frequency      Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------
adc96|clkd2_inferred_clock                  100.0 MHz     1189.8 MHz     10.000        0.841         9.159      inferred     Inferred_clkgroup_4
adc96|clkd4_inferred_clock                  100.0 MHz     1189.8 MHz     10.000        0.841         9.159      inferred     Inferred_clkgroup_5
adc96|clkd8_inferred_clock                  100.0 MHz     626.7 MHz      10.000        1.596         8.404      inferred     Inferred_clkgroup_6
adc96|clkd16_inferred_clock                 100.0 MHz     281.7 MHz      10.000        3.549         6.451      inferred     Inferred_clkgroup_7
mclk                                        125.0 MHz     426.3 MHz      8.000         2.346         5.654      declared     u8grps_2           
mclk4549                                    62.5 MHz      170.9 MHz      16.000        5.850         10.150     declared     u8grps_3           
sdclk_n                                     62.5 MHz      111.7 MHz      16.000        8.951         7.049      declared     u8grps_4           
test|c1_inferred_clock                      100.0 MHz     1189.8 MHz     10.000        0.841         9.159      inferred     Inferred_clkgroup_2
test|c2_inferred_clock                      100.0 MHz     628.7 MHz      10.000        1.591         8.409      inferred     Inferred_clkgroup_3
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     117.1 MHz      10.000        8.539         1.462      inferred     Inferred_clkgroup_0
u8|sdclk                                    100.0 MHz     NA             10.000        NA            NA         inferred     Inferred_clkgroup_9
wavegen|pclk_div2_inferred_clock            100.0 MHz     75.3 MHz       10.000        13.273        -3.273     inferred     Inferred_clkgroup_8
System                                      100.0 MHz     NA             10.000        NA            NA         system       system_clkgroup    
================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mclk                                     System                                   |  8.000       5.876   |  No paths    -      |  No paths    -      |  No paths    -    
mclk                                     mclk                                     |  8.000       5.654   |  No paths    -      |  No paths    -      |  No paths    -    
sdclk_n                                  sdclk_n                                  |  16.000      7.049   |  No paths    -      |  No paths    -      |  No paths    -    
sdclk_n                                  mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 mclk                                     |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 sdclk_n                                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 mclk4549                                 |  16.000      10.150  |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
mclk4549                                 adc96|clkd16_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      1.462   |  No paths    -      |  No paths    -      |  No paths    -    
test|c1_inferred_clock                   test|c1_inferred_clock                   |  10.000      9.160   |  No paths    -      |  No paths    -      |  No paths    -    
test|c2_inferred_clock                   test|c2_inferred_clock                   |  10.000      8.409   |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd2_inferred_clock               adc96|clkd2_inferred_clock               |  10.000      9.160   |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd4_inferred_clock               adc96|clkd4_inferred_clock               |  10.000      9.160   |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd8_inferred_clock               mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd8_inferred_clock               adc96|clkd8_inferred_clock               |  10.000      8.404   |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd16_inferred_clock              mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
adc96|clkd16_inferred_clock              adc96|clkd16_inferred_clock              |  10.000      6.451   |  No paths    -      |  No paths    -      |  No paths    -    
wavegen|pclk_div2_inferred_clock         mclk4549                                 |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
wavegen|pclk_div2_inferred_clock         wavegen|pclk_div2_inferred_clock         |  10.000      -3.273  |  No paths    -      |  No paths    -      |  No paths    -    
u8|sdclk                                 sdclk_n                                  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************



Output Ports: 

Port        Starting              User                      Arrival     Required          
Name        Reference             Constraint                Time        Time         Slack
            Clock                                                                         
------------------------------------------------------------------------------------------
cmd         sdclk_n (rising)      0.500(sdclk_n rising)     7.756       15.500       7.744
dsd_ln0     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_ln1     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_ln2     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_ln3     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_ln4     System                3.700(mclk rising)        NA          NA           NA   
dsd_ln5     System                3.700(mclk rising)        NA          NA           NA   
dsd_ln6     System                3.700(mclk rising)        NA          NA           NA   
dsd_ln7     System                3.700(mclk rising)        NA          NA           NA   
dsd_lp0     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_lp1     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_lp2     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_lp3     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_lp4     System                3.700(mclk rising)        NA          NA           NA   
dsd_lp5     System                3.700(mclk rising)        NA          NA           NA   
dsd_lp6     System                3.700(mclk rising)        NA          NA           NA   
dsd_lp7     System                3.700(mclk rising)        NA          NA           NA   
dsd_rn0     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rn1     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rn2     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rn3     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rn4     System                3.700(mclk rising)        NA          NA           NA   
dsd_rn5     System                3.700(mclk rising)        NA          NA           NA   
dsd_rn6     System                3.700(mclk rising)        NA          NA           NA   
dsd_rn7     System                3.700(mclk rising)        NA          NA           NA   
dsd_rp0     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rp1     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rp2     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rp3     mclk4549 (rising)     3.700(mclk rising)        7.766       NA           NA   
dsd_rp4     System                3.700(mclk rising)        NA          NA           NA   
dsd_rp5     System                3.700(mclk rising)        NA          NA           NA   
dsd_rp6     System                3.700(mclk rising)        NA          NA           NA   
dsd_rp7     System                3.700(mclk rising)        NA          NA           NA   
sd_d0       sdclk_n (rising)      0.500(sdclk_n rising)     7.766       15.500       7.734
sd_d1       sdclk_n (rising)      0.500(sdclk_n rising)     7.766       15.500       7.734
sd_d2       sdclk_n (rising)      0.500(sdclk_n rising)     7.766       15.500       7.734
sd_d3       sdclk_n (rising)      0.500(sdclk_n rising)     7.766       15.500       7.734
==========================================================================================



====================================
Detailed Report for Clock: adc96|clkd2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                    Arrival          
Instance              Reference                      Type     Pin     Net         Time        Slack
                      Clock                                                                        
---------------------------------------------------------------------------------------------------
test_0.UADC.clkd4     adc96|clkd2_inferred_clock     SLE      Q       clkd4_i     0.094       9.159
===================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                      Required          
Instance              Reference                      Type     Pin     Net           Time         Slack
                      Clock                                                                           
------------------------------------------------------------------------------------------------------
test_0.UADC.clkd4     adc96|clkd2_inferred_clock     SLE      D       clkd4_i_i     9.778        9.159
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      0.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.160

    Number of logic level(s):                1
    Starting point:                          test_0.UADC.clkd4 / Q
    Ending point:                            test_0.UADC.clkd4 / D
    The start point is clocked by            adc96|clkd2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            adc96|clkd2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
test_0.UADC.clkd4         SLE      Q        Out     0.094     0.094 f     -         
clkd4_i                   Net      -        -       0.221     -           2         
test_0.UADC.clkd4_RNO     CFG1     A        In      -         0.316 f     -         
test_0.UADC.clkd4_RNO     CFG1     Y        Out     0.087     0.402 r     -         
clkd4_i_i                 Net      -        -       0.216     -           1         
test_0.UADC.clkd4         SLE      D        In      -         0.619 r     -         
====================================================================================
Total path delay (propagation time + setup) of 0.840 is 0.403(48.0%) logic and 0.437(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: adc96|clkd4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                    Arrival          
Instance              Reference                      Type     Pin     Net         Time        Slack
                      Clock                                                                        
---------------------------------------------------------------------------------------------------
test_0.UADC.clkd8     adc96|clkd4_inferred_clock     SLE      Q       clkd8_i     0.094       9.159
===================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                      Required          
Instance              Reference                      Type     Pin     Net           Time         Slack
                      Clock                                                                           
------------------------------------------------------------------------------------------------------
test_0.UADC.clkd8     adc96|clkd4_inferred_clock     SLE      D       clkd8_i_i     9.778        9.159
======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      0.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.160

    Number of logic level(s):                1
    Starting point:                          test_0.UADC.clkd8 / Q
    Ending point:                            test_0.UADC.clkd8 / D
    The start point is clocked by            adc96|clkd4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            adc96|clkd4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                      Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
test_0.UADC.clkd8         SLE      Q        Out     0.094     0.094 f     -         
clkd8_i                   Net      -        -       0.221     -           2         
test_0.UADC.clkd8_RNO     CFG1     A        In      -         0.316 f     -         
test_0.UADC.clkd8_RNO     CFG1     Y        Out     0.087     0.402 r     -         
clkd8_i_i                 Net      -        -       0.216     -           1         
test_0.UADC.clkd8         SLE      D        In      -         0.619 r     -         
====================================================================================
Total path delay (propagation time + setup) of 0.840 is 0.403(48.0%) logic and 0.437(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: adc96|clkd8_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                     Arrival          
Instance               Reference                      Type     Pin     Net          Time        Slack
                       Clock                                                                         
-----------------------------------------------------------------------------------------------------
test_0.UADC.clkd16     adc96|clkd8_inferred_clock     SLE      Q       clkd16_i     0.094       8.404
=====================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                       Required          
Instance               Reference                      Type     Pin     Net            Time         Slack
                       Clock                                                                            
--------------------------------------------------------------------------------------------------------
test_0.UADC.clkd16     adc96|clkd8_inferred_clock     SLE      D       clkd16_i_i     9.778        8.404
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.374
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.404

    Number of logic level(s):                1
    Starting point:                          test_0.UADC.clkd16 / Q
    Ending point:                            test_0.UADC.clkd16 / D
    The start point is clocked by            adc96|clkd8_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            adc96|clkd8_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.UADC.clkd16         SLE      Q        Out     0.094     0.094 f     -         
clkd16_i                   Net      -        -       0.977     -           3         
test_0.UADC.clkd16_RNO     CFG1     A        In      -         1.071 f     -         
test_0.UADC.clkd16_RNO     CFG1     Y        Out     0.087     1.158 r     -         
clkd16_i_i                 Net      -        -       0.216     -           1         
test_0.UADC.clkd16         SLE      D        In      -         1.374 r     -         
=====================================================================================
Total path delay (propagation time + setup) of 1.596 is 0.403(25.3%) logic and 1.193(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: adc96|clkd16_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                   Arrival          
Instance                       Reference                       Type     Pin     Net       Time        Slack
                               Clock                                                                       
-----------------------------------------------------------------------------------------------------------
test_0.u_pcm_tx.i[0]           adc96|clkd16_inferred_clock     SLE      Q       i[0]      0.094       6.451
test_0.u_pcm_tx.i[5]           adc96|clkd16_inferred_clock     SLE      Q       wlrck     0.094       6.703
test_0.u_pcm_tx.i[1]           adc96|clkd16_inferred_clock     SLE      Q       i[1]      0.094       6.735
test_0.u_pcm_tx.i[2]           adc96|clkd16_inferred_clock     SLE      Q       i[2]      0.094       6.774
test_0.u_pcm_tx.i[3]           adc96|clkd16_inferred_clock     SLE      Q       i[3]      0.094       6.841
test_0.u100.UADC_GEAR.i[0]     adc96|clkd16_inferred_clock     SLE      Q       i[0]      0.076       6.932
test_0.u100.UADC_GEAR.i[1]     adc96|clkd16_inferred_clock     SLE      Q       i[1]      0.076       7.055
test_0.u_pcm_tx.i[4]           adc96|clkd16_inferred_clock     SLE      Q       i[4]      0.094       7.066
test_0.u100.UADC_GEAR.i[4]     adc96|clkd16_inferred_clock     SLE      Q       i[4]      0.094       7.090
test_0.u100.UADC_GEAR.i[3]     adc96|clkd16_inferred_clock     SLE      Q       i[3]      0.076       7.413
===========================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                      Required          
Instance                   Reference                       Type     Pin     Net          Time         Slack
                           Clock                                                                           
-----------------------------------------------------------------------------------------------------------
test_0.u_pcm_tx.t1[1]      adc96|clkd16_inferred_clock     SLE      D       t1_4[1]      9.778        6.451
test_0.u_pcm_tx.t1[2]      adc96|clkd16_inferred_clock     SLE      D       t1_4[2]      9.778        6.451
test_0.u_pcm_tx.t1[3]      adc96|clkd16_inferred_clock     SLE      D       t1_4[3]      9.778        6.451
test_0.u_pcm_tx.t1[4]      adc96|clkd16_inferred_clock     SLE      D       t1_4[4]      9.778        6.451
test_0.u_pcm_tx.t1[5]      adc96|clkd16_inferred_clock     SLE      D       t1_4[5]      9.778        6.451
test_0.u_pcm_tx.t1[6]      adc96|clkd16_inferred_clock     SLE      D       t1_4[6]      9.778        6.451
test_0.u_pcm_tx.t1[7]      adc96|clkd16_inferred_clock     SLE      D       t1_4[7]      9.778        6.451
test_0.u_pcm_tx.t1[8]      adc96|clkd16_inferred_clock     SLE      D       t1_4[8]      9.778        6.451
test_0.u_pcm_tx.t1[9]      adc96|clkd16_inferred_clock     SLE      D       t1_4[9]      9.778        6.451
test_0.u_pcm_tx.t1[10]     adc96|clkd16_inferred_clock     SLE      D       t1_4[10]     9.778        6.451
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      3.327
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.451

    Number of logic level(s):                3
    Starting point:                          test_0.u_pcm_tx.i[0] / Q
    Ending point:                            test_0.u_pcm_tx.t1[1] / D
    The start point is clocked by            adc96|clkd16_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            adc96|clkd16_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
test_0.u_pcm_tx.i[0]        SLE      Q        Out     0.094     0.094 f     -         
i[0]                        Net      -        -       0.648     -           3         
test_0.u_pcm_tx.t19_3       CFG4     D        In      -         0.742 f     -         
test_0.u_pcm_tx.t19_3       CFG4     Y        Out     0.250     0.993 f     -         
t19_3                       Net      -        -       0.432     -           2         
test_0.u_pcm_tx.t19         CFG3     A        In      -         1.425 f     -         
test_0.u_pcm_tx.t19         CFG3     Y        Out     0.076     1.500 f     -         
t19                         Net      -        -       1.415     -           63        
test_0.u_pcm_tx.t1_4[1]     CFG3     C        In      -         2.915 f     -         
test_0.u_pcm_tx.t1_4[1]     CFG3     Y        Out     0.196     3.111 r     -         
t1_4[1]                     Net      -        -       0.216     -           1         
test_0.u_pcm_tx.t1[1]       SLE      D        In      -         3.327 r     -         
======================================================================================
Total path delay (propagation time + setup) of 3.549 is 0.838(23.6%) logic and 2.711(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: mclk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                   Arrival          
Instance           Reference     Type     Pin     Net         Time        Slack
                   Clock                                                       
-------------------------------------------------------------------------------
test_0.mclk_d2     mclk          SLE      Q       mclk_d2     0.094       5.654
test_0.c1          mclk          SLE      Q       c1_i        0.094       7.160
===============================================================================


Ending Points with Worst Slack
******************************

                           Starting                                      Required          
Instance                   Reference     Type     Pin      Net           Time         Slack
                           Clock                                                           
-------------------------------------------------------------------------------------------
test_0.mclk_d2             mclk          SLE      D        mclk_d2_i     7.778        5.654
u8_sb_0.CCC_0.CCC_INST     mclk          CCC      CLK0     mclk_d2_i     8.000        5.876
test_0.c1                  mclk          SLE      D        c1_i_i        7.778        7.160
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.778

    - Propagation time:                      2.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.654

    Number of logic level(s):                1
    Starting point:                          test_0.mclk_d2 / Q
    Ending point:                            test_0.mclk_d2 / D
    The start point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK
    The end   point is clocked by            mclk [rising] (rise=0.000 fall=4.000 period=8.000) on pin CLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.mclk_d2             SLE      Q        Out     0.094     0.094 f     -         
mclk_d2                    Net      -        -       0.971     -           2         
test_0.mclk_d2_RNIPAT8     CFG1     A        In      -         1.066 f     -         
test_0.mclk_d2_RNIPAT8     CFG1     Y        Out     0.087     1.153 r     -         
mclk_d2_i                  Net      -        -       0.971     -           2         
test_0.mclk_d2             SLE      D        In      -         2.124 r     -         
=====================================================================================
Total path delay (propagation time + setup) of 2.346 is 0.403(17.2%) logic and 1.943(82.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: mclk4549
====================================



Starting Points with Worst Slack
********************************

                          Starting                                Arrival           
Instance                  Reference     Type     Pin     Net      Time        Slack 
                          Clock                                                     
------------------------------------------------------------------------------------
test_0.u100.UADC.i[0]     mclk4549      SLE      Q       i[0]     0.076       10.150
test_0.u100.UADC.i[3]     mclk4549      SLE      Q       i[3]     0.094       10.159
test_0.u100.UADC.i[2]     mclk4549      SLE      Q       i[2]     0.094       10.198
test_0.u100.UADC.i[1]     mclk4549      SLE      Q       i[1]     0.076       10.198
test_0.u100.UADC.i[7]     mclk4549      SLE      Q       i[7]     0.076       10.309
test_0.u100.UADC.i[6]     mclk4549      SLE      Q       i[6]     0.094       10.340
test_0.u100.UADC.i[5]     mclk4549      SLE      Q       i[5]     0.094       10.704
test_0.u100.UADC.i[4]     mclk4549      SLE      Q       i[4]     0.094       10.774
test_0.u100.UADC.j[0]     mclk4549      SLE      Q       j[0]     0.094       11.211
test_0.u100.UADC.j[2]     mclk4549      SLE      Q       j[2]     0.094       11.314
====================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                  Required           
Instance                  Reference     Type     Pin     Net        Time         Slack 
                          Clock                                                        
---------------------------------------------------------------------------------------
test_0.u100.UADC.i[7]     mclk4549      SLE      D       i_s[7]     15.778       10.150
test_0.u100.UADC.i[6]     mclk4549      SLE      D       i_s[6]     15.778       10.164
test_0.u100.UADC.i[5]     mclk4549      SLE      D       i_s[5]     15.778       10.178
test_0.u100.UADC.i[1]     mclk4549      SLE      D       i_s[1]     15.778       10.191
test_0.u100.UADC.i[2]     mclk4549      SLE      D       i_s[2]     15.778       10.191
test_0.u100.UADC.i[3]     mclk4549      SLE      D       i_s[3]     15.778       10.191
test_0.u100.UADC.i[4]     mclk4549      SLE      D       i_s[4]     15.778       10.191
test_0.u100.UADC.i[0]     mclk4549      SLE      EN      ie         15.707       10.577
test_0.u100.UADC.i[1]     mclk4549      SLE      EN      ie         15.707       10.577
test_0.u100.UADC.i[2]     mclk4549      SLE      EN      ie         15.707       10.577
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.778

    - Propagation time:                      5.628
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 10.150

    Number of logic level(s):                12
    Starting point:                          test_0.u100.UADC.i[0] / Q
    Ending point:                            test_0.u100.UADC.i[7] / D
    The start point is clocked by            mclk4549 [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            mclk4549 [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
test_0.u100.UADC.i[0]                          SLE      Q        Out     0.076     0.076 r     -         
i[0]                                           Net      -        -       0.708     -           4         
test_0.u100.UADC.state_ns_a2_4[4]              CFG4     D        In      -         0.784 r     -         
test_0.u100.UADC.state_ns_a2_4[4]              CFG4     Y        Out     0.284     1.068 f     -         
state_ns_a2_4[4]                               Net      -        -       0.216     -           1         
test_0.u100.UADC.state_ns_a2[4]                CFG4     D        In      -         1.284 f     -         
test_0.u100.UADC.state_ns_a2[4]                CFG4     Y        Out     0.250     1.534 f     -         
N_186                                          Net      -        -       0.648     -           3         
test_0.u100.UADC.n_addr6_0_a2                  CFG2     A        In      -         2.183 f     -         
test_0.u100.UADC.n_addr6_0_a2                  CFG2     Y        Out     0.076     2.258 f     -         
n_addr6                                        Net      -        -       0.744     -           5         
test_0.u100.UADC.state_ns_i_o3[0]              CFG2     A        In      -         3.002 f     -         
test_0.u100.UADC.state_ns_i_o3[0]              CFG2     Y        Out     0.076     3.078 f     -         
n_HTRANS                                       Net      -        -       1.017     -           19        
test_0.u100.UADC.state_ns_i_o3_RNIE4NF1[0]     ARI1     C        In      -         4.095 f     -         
test_0.u100.UADC.state_ns_i_o3_RNIE4NF1[0]     ARI1     Y        Out     0.194     4.289 r     -         
state_ns_i_o3_RNIE4NF1_Y[0]                    Net      -        -       0.814     -           7         
test_0.u100.UADC.i_RNI1SKA6[1]                 ARI1     B        In      -         5.103 r     -         
test_0.u100.UADC.i_RNI1SKA6[1]                 ARI1     FCO      Out     0.174     5.277 f     -         
i_cry[1]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNICP3O8[2]                 ARI1     FCI      In      -         5.277 f     -         
test_0.u100.UADC.i_RNICP3O8[2]                 ARI1     FCO      Out     0.014     5.292 f     -         
i_cry[2]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNIAAQGA[3]                 ARI1     FCI      In      -         5.292 f     -         
test_0.u100.UADC.i_RNIAAQGA[3]                 ARI1     FCO      Out     0.014     5.306 f     -         
i_cry[3]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNIN99UC[4]                 ARI1     FCI      In      -         5.306 f     -         
test_0.u100.UADC.i_RNIN99UC[4]                 ARI1     FCO      Out     0.014     5.320 f     -         
i_cry[4]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNI5AOBF[5]                 ARI1     FCI      In      -         5.320 f     -         
test_0.u100.UADC.i_RNI5AOBF[5]                 ARI1     FCO      Out     0.014     5.334 f     -         
i_cry[5]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNI6UE4H[6]                 ARI1     FCI      In      -         5.334 f     -         
test_0.u100.UADC.i_RNI6UE4H[6]                 ARI1     FCO      Out     0.014     5.348 f     -         
i_cry[6]                                       Net      -        -       0.000     -           1         
test_0.u100.UADC.i_RNO[7]                      ARI1     FCI      In      -         5.348 f     -         
test_0.u100.UADC.i_RNO[7]                      ARI1     S        Out     0.063     5.412 r     -         
i_s[7]                                         Net      -        -       0.216     -           1         
test_0.u100.UADC.i[7]                          SLE      D        In      -         5.628 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.850 is 1.486(25.4%) logic and 4.364(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdclk_n
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                          Arrival          
Instance                          Reference     Type     Pin     Net                Time        Slack
                                  Clock                                                              
-----------------------------------------------------------------------------------------------------
test_0.u100.UD100.i[3]            sdclk_n       SLE      Q       i[3]               0.094       7.049
test_0.u100.UD100.i[2]            sdclk_n       SLE      Q       i[2]               0.094       7.101
test_0.u100.UD100.i[0]            sdclk_n       SLE      Q       N_3790_i           0.076       7.157
test_0.u100.UD100.i[1]            sdclk_n       SLE      Q       i[1]               0.076       7.204
test_0.u100.UD100.i[4]            sdclk_n       SLE      Q       i[4]               0.094       7.657
test_0.u100.UD100.i[5]            sdclk_n       SLE      Q       i[5]               0.094       7.699
test_0.u100.UD100.data_out_en     sdclk_n       SLE      Q       sd_data_out_en     0.094       7.734
test_0.u100.cmden                 sdclk_n       SLE      Q       cmd_out_en         0.094       7.744
test_0.u100.cmdo                  sdclk_n       SLE      Q       cmd_out            0.094       7.744
test_0.u100.UD100.data_out[0]     sdclk_n       SLE      Q       sd_data_out[0]     0.094       7.744
=====================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                  Required          
Instance                   Reference     Type     Pin     Net        Time         Slack
                           Clock                                                       
---------------------------------------------------------------------------------------
test_0.u100.UD100.i[9]     sdclk_n       SLE      D       i_s[9]     15.778       7.049
test_0.u100.UD100.i[8]     sdclk_n       SLE      D       i_s[8]     15.778       7.063
test_0.u100.UD100.i[7]     sdclk_n       SLE      D       i_s[7]     15.778       7.077
test_0.u100.UD100.i[6]     sdclk_n       SLE      D       i_s[6]     15.778       7.091
test_0.u100.UD100.i[1]     sdclk_n       SLE      D       i_s[1]     15.778       7.106
test_0.u100.UD100.i[5]     sdclk_n       SLE      D       i_s[5]     15.778       7.106
test_0.u100.UD100.i[4]     sdclk_n       SLE      D       i_s[4]     15.778       7.120
test_0.u100.UD100.i[3]     sdclk_n       SLE      D       i_s[3]     15.778       7.134
test_0.u100.UD100.i[2]     sdclk_n       SLE      D       i_s[2]     15.778       7.148
test_0.u100.UD100.i[0]     sdclk_n       SLE      D       i_s[0]     15.778       7.642
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      16.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         15.778

    - Propagation time:                      8.729
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.049

    Number of logic level(s):                17
    Starting point:                          test_0.u100.UD100.i[3] / Q
    Ending point:                            test_0.u100.UD100.i[9] / D
    The start point is clocked by            sdclk_n [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK
    The end   point is clocked by            sdclk_n [rising] (rise=0.000 fall=8.000 period=16.000) on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                         Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
test_0.u100.UD100.i[3]                       SLE      Q        Out     0.094     0.094 f     -         
i[3]                                         Net      -        -       1.010     -           18        
test_0.u100.UD100.i_RNIPMOC[3]               CFG2     B        In      -         1.104 f     -         
test_0.u100.UD100.i_RNIPMOC[3]               CFG2     Y        Out     0.143     1.247 f     -         
N_240                                        Net      -        -       0.814     -           7         
test_0.u100.UD100.state_ns_0_0_0_o2_0[6]     CFG4     D        In      -         2.061 f     -         
test_0.u100.UD100.state_ns_0_0_0_o2_0[6]     CFG4     Y        Out     0.250     2.311 f     -         
N_252                                        Net      -        -       0.432     -           2         
test_0.u100.UD100.un24_0_0_a2_0              CFG2     A        In      -         2.743 f     -         
test_0.u100.UD100.un24_0_0_a2_0              CFG2     Y        Out     0.076     2.819 f     -         
N_494                                        Net      -        -       0.744     -           5         
test_0.u100.UD100.un24_0_0_a2_0_RNI25AD      ARI1     B        In      -         3.563 f     -         
test_0.u100.UD100.un24_0_0_a2_0_RNI25AD      ARI1     Y        Out     0.143     3.705 f     -         
un24_0_0_a2_0_RNI25AD_Y                      Net      -        -       0.958     -           11        
test_0.u100.UD100.un1_state_20_0_0_0         CFG4     D        In      -         4.663 f     -         
test_0.u100.UD100.un1_state_20_0_0_0         CFG4     Y        Out     0.250     4.914 f     -         
un1_state_20_i                               Net      -        -       0.849     -           8         
test_0.u100.UD100.n_i_e3                     CFG4     B        In      -         5.763 f     -         
test_0.u100.UD100.n_i_e3                     CFG4     Y        Out     0.143     5.906 f     -         
n_i_e3                                       Net      -        -       0.648     -           3         
test_0.u100.UD100.n_i[1]                     CFG3     C        In      -         6.554 f     -         
test_0.u100.UD100.n_i[1]                     CFG3     Y        Out     0.182     6.736 f     -         
N_687                                        Net      -        -       0.708     -           4         
test_0.u100.UD100.n_i_0_iv[1]                CFG4     D        In      -         7.444 f     -         
test_0.u100.UD100.n_i_0_iv[1]                CFG4     Y        Out     0.250     7.695 f     -         
n_i[1]                                       Net      -        -       0.216     -           1         
test_0.u100.UD100.n_i_0_iv_RNILK302[1]       ARI1     D        In      -         7.911 f     -         
test_0.u100.UD100.n_i_0_iv_RNILK302[1]       ARI1     FCO      Out     0.439     8.350 f     -         
i_cry[1]                                     Net      -        -       0.000     -           1         
test_0.u100.UD100.n_i_0_iv_RNI9DVJ2[2]       ARI1     FCI      In      -         8.350 f     -         
test_0.u100.UD100.n_i_0_iv_RNI9DVJ2[2]       ARI1     FCO      Out     0.014     8.364 f     -         
i_cry[2]                                     Net      -        -       0.000     -           1         
test_0.u100.UD100.n_i_0_iv_RNIV7R73[3]       ARI1     FCI      In      -         8.364 f     -         
test_0.u100.UD100.n_i_0_iv_RNIV7R73[3]       ARI1     FCO      Out     0.014     8.379 f     -         
i_cry[3]                                     Net      -        -       0.000     -           1         
test_0.u100.UD100.n_i_0_iv_RNIN4NR3[4]       ARI1     FCI      In      -         8.379 f     -         
test_0.u100.UD100.n_i_0_iv_RNIN4NR3[4]       ARI1     FCO      Out     0.014     8.393 f     -         
i_cry[4]                                     Net      -        -       0.000     -           1         
test_0.u100.UD100.n_i_0_iv_RNIH3JF4[5]       ARI1     FCI      In      -         8.393 f     -         
test_0.u100.UD100.n_i_0_iv_RNIH3JF4[5]       ARI1     FCO      Out     0.014     8.407 f     -         
i_cry[5]                                     Net      -        -       0.000     -           1         
test_0.u100.UD100.i_RNIURIL5[6]              ARI1     FCI      In      -         8.407 f     -         
test_0.u100.UD100.i_RNIURIL5[6]              ARI1     FCO      Out     0.014     8.421 f     -         
i_cry[6]                                     Net      -        -       0.000     -           1         
test_0.u100.UD100.i_RNIDMIR6[7]              ARI1     FCI      In      -         8.421 f     -         
test_0.u100.UD100.i_RNIDMIR6[7]              ARI1     FCO      Out     0.014     8.435 f     -         
i_cry[7]                                     Net      -        -       0.000     -           1         
test_0.u100.UD100.i_RNIUII18[8]              ARI1     FCI      In      -         8.435 f     -         
test_0.u100.UD100.i_RNIUII18[8]              ARI1     FCO      Out     0.014     8.450 f     -         
i_cry[8]                                     Net      -        -       0.000     -           1         
test_0.u100.UD100.i_RNO[9]                   ARI1     FCI      In      -         8.450 f     -         
test_0.u100.UD100.i_RNO[9]                   ARI1     S        Out     0.063     8.513 r     -         
i_s[9]                                       Net      -        -       0.216     -           1         
test_0.u100.UD100.i[9]                       SLE      D        In      -         8.729 r     -         
=======================================================================================================
Total path delay (propagation time + setup) of 8.951 is 2.355(26.3%) logic and 6.596(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: test|c1_inferred_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                             Arrival          
Instance      Reference                  Type     Pin     Net      Time        Slack
              Clock                                                                 
------------------------------------------------------------------------------------
test_0.c2     test|c1_inferred_clock     SLE      Q       c2_i     0.094       9.159
====================================================================================


Ending Points with Worst Slack
******************************

              Starting                                               Required          
Instance      Reference                  Type     Pin     Net        Time         Slack
              Clock                                                                    
---------------------------------------------------------------------------------------
test_0.c2     test|c1_inferred_clock     SLE      D       c2_i_i     9.778        9.159
=======================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      0.619
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 9.160

    Number of logic level(s):                1
    Starting point:                          test_0.c2 / Q
    Ending point:                            test_0.c2 / D
    The start point is clocked by            test|c1_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|c1_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
test_0.c2          SLE      Q        Out     0.094     0.094 f     -         
c2_i               Net      -        -       0.221     -           2         
test_0.c2_RNO      CFG1     A        In      -         0.316 f     -         
test_0.c2_RNO      CFG1     Y        Out     0.087     0.402 r     -         
c2_i_i             Net      -        -       0.216     -           1         
test_0.c2          SLE      D        In      -         0.619 r     -         
=============================================================================
Total path delay (propagation time + setup) of 0.840 is 0.403(48.0%) logic and 0.437(52.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: test|c2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

              Starting                                                   Arrival          
Instance      Reference                  Type     Pin     Net            Time        Slack
              Clock                                                                       
------------------------------------------------------------------------------------------
test_0.c3     test|c2_inferred_clock     SLE      Q       spdif_tx_c     0.094       8.409
==========================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                     Required          
Instance      Reference                  Type     Pin     Net              Time         Slack
              Clock                                                                          
---------------------------------------------------------------------------------------------
test_0.c3     test|c2_inferred_clock     SLE      D       spdif_tx_c_i     9.778        8.409
=============================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.409

    Number of logic level(s):                1
    Starting point:                          test_0.c3 / Q
    Ending point:                            test_0.c3 / D
    The start point is clocked by            test|c2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|c2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net              Pin      Pin               Arrival     No. of    
Name               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------
test_0.c3          SLE      Q        Out     0.094     0.094 f     -         
spdif_tx_c         Net      -        -       0.971     -           2         
test_0.c3_RNO      CFG1     A        In      -         1.066 f     -         
test_0.c3_RNO      CFG1     Y        Out     0.087     1.153 r     -         
spdif_tx_c_i       Net      -        -       0.216     -           1         
test_0.c3          SLE      D        In      -         1.369 r     -         
=============================================================================
Total path delay (propagation time + setup) of 1.591 is 0.403(25.3%) logic and 1.188(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                                                                                        Arrival          
Instance                                                                                  Reference                                   Type        Pin                Net                                  Time        Slack
                                                                                          Clock                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                           u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  masterRegAddrSel                     0.094       1.462
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[1]              0.094       1.668
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHTRANS                            0.094       1.759
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[13]     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[13]             0.094       2.058
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[2]              0.094       2.404
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[0]              0.094       2.873
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_READYOUT     CoreAHBLite_0_AHBmslave16_HREADY     4.166       2.883
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[3]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[3]              0.094       2.975
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]                               u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[16]                         0.094       4.400
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29]                               u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[29]                         0.094       4.599
===========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                                           Required          
Instance                                Reference                                   Type        Pin                Net                                     Time         Slack
                                        Clock                                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_TRANS1       CoreAHBLite_0_AHBmslave16_HTRANS[1]     5.949        1.462
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_WRITE        CoreAHBLite_0_AHBmslave16_HWRITE        6.142        1.480
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[29]     CoreAHBLite_0_AHBmslave16_HADDR[29]     6.422        1.935
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[10]     CoreAHBLite_0_AHBmslave16_HADDR[10]     6.597        1.935
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[14]     CoreAHBLite_0_AHBmslave16_HADDR[14]     6.607        1.945
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[30]     CoreAHBLite_0_AHBmslave16_HADDR[30]     6.439        1.952
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[8]      CoreAHBLite_0_AHBmslave16_HADDR[8]      6.631        1.969
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[9]      CoreAHBLite_0_AHBmslave16_HADDR[9]      6.648        1.986
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[7]      CoreAHBLite_0_AHBmslave16_HADDR[7]      6.706        2.044
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[15]     CoreAHBLite_0_AHBmslave16_HADDR[15]     6.730        2.068
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            4.051
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.949

    - Propagation time:                      4.487
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.462

    Number of logic level(s):                3
    Starting point:                          u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                                                                Pin              Pin               Arrival     No. of    
Name                                                                                              Type        Name             Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                                   SLE         Q                Out     0.094     0.094 f     -         
masterRegAddrSel                                                                                  Net         -                -       1.040     -           22        
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                                        CFG3        A                In      -         1.135 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                                        CFG3        Y                Out     0.087     1.222 f     -         
m0s16AddrSel                                                                                      Net         -                -       0.920     -           11        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIKBHC1[3]     CFG4        D                In      -         2.142 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_RNIKBHC1[3]     CFG4        Y                Out     0.250     2.392 f     -         
HREADYOUT_m_1                                                                                     Net         -                -       1.048     -           24        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_1                                           CFG2        A                In      -         3.440 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_1                                           CFG2        Y                Out     0.076     3.516 f     -         
CoreAHBLite_0_AHBmslave16_HTRANS[1]                                                               Net         -                -       0.971     -           1         
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                               MSS_025     F_FM0_TRANS1     In      -         4.487 f     -         
=======================================================================================================================================================================
Total path delay (propagation time + setup) of 8.538 is 4.558(53.4%) logic and 3.980(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: wavegen|pclk_div2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                            Arrival           
Instance                           Reference                            Type     Pin     Net           Time        Slack 
                                   Clock                                                                                 
-------------------------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[0]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[0]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[1]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[1]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[2]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[2]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[3]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[3]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[4]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[4]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[5]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[5]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[6]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[6]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[7]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[7]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[8]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[8]     0.076       -3.273
test_0.uGEN_DDS.U100.xstart[9]     wavegen|pclk_div2_inferred_clock     SLE      Q       xstart[9]     0.076       -3.273
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                             Required           
Instance                        Reference                            Type     Pin     Net            Time         Slack 
                                Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.AX[53]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[53]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[54]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[54]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[55]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[55]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[56]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[56]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[57]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[57]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[58]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[58]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[59]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[59]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[60]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[60]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[61]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[61]     9.778        -3.273
test_0.uGEN_DDS.U100.AX[62]     wavegen|pclk_div2_inferred_clock     SLE      D       n_AX_3[62]     9.778        -3.273
========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[0] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[0]        SLE      Q             Out     0.076     0.076 r      -         
xstart[0]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[0]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[1] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[1]        SLE      Q             Out     0.076     0.076 r      -         
xstart[1]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[1]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[2] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[2]        SLE      Q             Out     0.076     0.076 r      -         
xstart[2]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[2]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[3] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[3]        SLE      Q             Out     0.076     0.076 r      -         
xstart[3]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[3]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      13.051
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.273

    Number of logic level(s):                6
    Starting point:                          test_0.uGEN_DDS.U100.xstart[4] / Q
    Ending point:                            test_0.uGEN_DDS.U100.AX[70] / D
    The start point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            wavegen|pclk_div2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                 Pin           Pin               Arrival      No. of    
Name                                  Type     Name          Dir     Delay     Time         Fan Out(s)
------------------------------------------------------------------------------------------------------
test_0.uGEN_DDS.U100.xstart[4]        SLE      Q             Out     0.076     0.076 r      -         
xstart[4]                             Net      -             -       0.520     -            3         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     A[4]          In      -         0.596 r      -         
test_0.uGEN_DDS.U100.WideMult_0_0     MACC     CDOUT[17]     Out     2.288     2.885 r      -         
WideMult_1_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDIN[17]      In      -         3.155 r      -         
test_0.uGEN_DDS.U100.WideMult_1_0     MACC     CDOUT[17]     Out     1.728     4.883 r      -         
WideMult_1_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDIN[17]      In      -         5.153 r      -         
test_0.uGEN_DDS.U100.WideMult_1_1     MACC     CDOUT[17]     Out     1.728     6.881 r      -         
WideMult_2_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDIN[17]      In      -         7.151 r      -         
test_0.uGEN_DDS.U100.WideMult_2_0     MACC     CDOUT[17]     Out     1.728     8.879 r      -         
WideMult_2_1_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDIN[17]      In      -         9.149 r      -         
test_0.uGEN_DDS.U100.WideMult_2_1     MACC     CDOUT[17]     Out     1.728     10.877 r     -         
WideMult_3_0_cas[17]                  Net      -             -       0.270     -            1         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     CDIN[17]      In      -         11.147 r     -         
test_0.uGEN_DDS.U100.WideMult_3_0     MACC     P[17]         Out     1.688     12.835 r     -         
n_AX_3[70]                            Net      -             -       0.216     -            1         
test_0.uGEN_DDS.U100.AX[70]           SLE      D             In      -         13.051 r     -         
======================================================================================================
Total path delay (propagation time + setup) of 13.273 is 11.187(84.3%) logic and 2.086(15.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":13:0:13:0|Timing constraint (from [get_ports { DEVRST_N* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":14:0:14:0|Timing constraint (to [get_ports { en45* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":15:0:15:0|Timing constraint (to [get_ports { en49* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":16:0:16:0|Timing constraint (to [get_ports { led* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":17:0:17:0|Timing constraint (to [get_ports { spdif_en* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":18:0:18:0|Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":20:0:20:0|Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":21:0:21:0|Timing constraint (from [get_clocks { mclk4549 }] to test_0.mclk_d2*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":22:0:22:0|Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":23:0:23:0|Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"d:/820/igloo/soc/sdio25/designer/u8/synthesis.fdc":24:0:24:0|Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 251MB peak: 267MB)


Finished timing report (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 251MB peak: 267MB)

---------------------------------------
Resource Usage Report for u8 

Mapping to part: m2gl025vf400-1
Cell usage:
CCC             1 use
CLKINT          11 uses
CLKINT_PRESERVE  2 uses
MSS_025         1 use
SYSRESET        1 use
CFG1           52 uses
CFG2           232 uses
CFG3           310 uses
CFG4           502 uses

Carry cells:
ARI1            3476 uses - used for arithmetic functions
ARI1            40 uses - used for Wide-Mux implementation
Total ARI1      3516 uses


Sequential Cells: 
SLE            4397 uses

DSP Blocks:   12 of 34 (35%)
 MACC:        10 MultAdds
 MACC:         2 Mults

I/O ports: 56
I/O primitives: 55
BIBUF          40 uses
INBUF          3 uses
OUTBUF         4 uses
TRIBUFF        8 uses


Global Clock Buffers: 11

Total LUTs:    4612

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 432; LUTs = 432;

Total number of SLEs after P&R:  4397 + 0 + 0 + 432 = 4829;
Total number of LUTs after P&R:  4612 + 0 + 0 + 432 = 5044;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:41s; CPU Time elapsed 0h:00m:41s; Memory used current: 89MB peak: 267MB)

Process took 0h:00m:41s realtime, 0h:00m:41s cputime
# Wed Aug  4 11:33:18 2021

###########################################################]
