1727136917 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab01-reg/register.sv
1518181990 /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab01-reg/register_test.sv
