FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: MIT */
#ifndef __NV50_GR_H__
#define __NV50_GR_H__
#define nv50_gr(p) container_of((p), struct nv50_gr, base)
#include "priv.h"

struct nv50_gr {
	struct nvkm_gr base;
	const struct nv50_gr_func *func;
	spinlock_t lock;
	u32 size;
};

int nv50_gr_new_(const struct nvkm_gr_func *, struct nvkm_device *, enum nvkm_subdev_type, int,
		 struct nvkm_gr **);
/* bench 23753.2.0 a8f7b6baae62 */
/* bench 23753.2.1 a55b5059f147 */
/* bench 23753.2.2 8668abfb9f21 */
/* bench 23753.2.3 6ca4f04ccd3e */
/* bench 23753.2.4 1a8a9ca934a3 */
/* bench 23753.2.5 91355a848eee */
/* bench 23753.2.6 ab9cf8b2f22f */
/* bench 23753.2.7 be58c01d9c2f */
/* bench 23753.2.8 122551f17167 */
/* bench 23753.2.9 99cc3df44dfd */
void nv50_gr_intr(struct nvkm_gr *);
u64 nv50_gr_units(struct nvkm_gr *);

int g84_gr_tlb_flush(struct nvkm_gr *);

#define nv50_gr_chan(p) container_of((p), struct nv50_gr_chan, object)
#include <core/object.h>

/* bench 14294.4.0 eb88bcf7af69 */
/* bench 14294.4.1 4aac29166991 */
};

int nv50_gr_chan_new(struct nvkm_gr *, struct nvkm_fifo_chan *,
		     const struct nvkm_oclass *, struct nvkm_object **);

extern const struct nvkm_object_func nv50_gr_object;

int  nv50_grctx_init(struct nvkm_device *, u32 *size);
void nv50_grctx_fill(struct nvkm_device *, struct nvkm_gpuobj *);
#endif
