<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="c466c373159a5d2e8099a67aa41d0f8c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_core/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="7"/>
      </probeOptions>
      <nets>
        <net name="u_core/trigger_enables[6]"/>
        <net name="u_core/trigger_enables[5]"/>
        <net name="u_core/trigger_enables[4]"/>
        <net name="u_core/trigger_enables[3]"/>
        <net name="u_core/trigger_enables[2]"/>
        <net name="u_core/trigger_enables[1]"/>
        <net name="u_core/trigger_enables[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="83bf8c28802f50fba3d11bb662d0206a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/serial_axis_bridge_0/inst/DBG_ILA.u_ila"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TDATA[7]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TDATA[6]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TDATA[5]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TDATA[4]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TDATA[3]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TDATA[2]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TDATA[1]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="83bf8c28802f50fba3d11bb662d0206a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/serial_axis_bridge_0/inst/DBG_ILA.u_ila"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="83bf8c28802f50fba3d11bb662d0206a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/serial_axis_bridge_0/inst/DBG_ILA.u_ila"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TID[2]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TID[1]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TID[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="83bf8c28802f50fba3d11bb662d0206a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/serial_axis_bridge_0/inst/DBG_ILA.u_ila"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/M_AXIS_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="83bf8c28802f50fba3d11bb662d0206a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/serial_axis_bridge_0/inst/DBG_ILA.u_ila"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/rx_state[1]"/>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/rx_state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="83bf8c28802f50fba3d11bb662d0206a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/serial_axis_bridge_0/inst/DBG_ILA.u_ila"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/serial_rxbuffer_not_empty"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="83bf8c28802f50fba3d11bb662d0206a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/serial_axis_bridge_0/inst/DBG_ILA.u_ila"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/serial_rx_i"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="83bf8c28802f50fba3d11bb662d0206a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/serial_axis_bridge_0/inst/DBG_ILA.u_ila"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/serial_axis_bridge_0/inst/en_16_x_baud"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_ar_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[15]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[14]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[13]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[12]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[11]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[10]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[9]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[8]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[7]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[6]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[5]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[4]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arburst[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arburst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arcache[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arcache[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arcache[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arcache[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[7]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[6]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[5]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[4]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlock"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arprot[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arprot[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arqos[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arqos[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arqos[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arqos[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arsize[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arsize[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_aw_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[15]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[14]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[13]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[12]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[11]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[10]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[9]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[8]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[7]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[6]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[5]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[4]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awburst[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awburst[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awcache[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awcache[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awcache[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awcache[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[7]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[6]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[5]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[4]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlock"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awprot[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awprot[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awprot[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awqos[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awqos[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awqos[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awqos[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awsize[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awsize[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awsize[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_b_cnt[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_b_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_bresp[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_bresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_r_cnt[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_r_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[31]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[30]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[29]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[28]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[27]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[26]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[25]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[24]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[23]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[22]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[21]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[20]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[19]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[18]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[17]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[16]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[15]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[14]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[13]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[12]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[11]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[10]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[9]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[8]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[7]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[6]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[5]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[4]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rresp[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rresp[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[31]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[30]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[29]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[28]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[27]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[26]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[25]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[24]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[23]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[22]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[21]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[20]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[19]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[18]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[17]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[16]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[15]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[14]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[13]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[12]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[11]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[10]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[9]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[8]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[7]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[6]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[5]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[4]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wstrb[3]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wstrb[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wstrb[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wstrb[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="2"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:2"/>
        <Option Id="CORE_UUID" value="21e9fe007d3254a2bba18e63e658a2b8"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_cores/axi_cores_i/system_ila_0/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="3"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[1]"/>
        <net name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="6a48b0b2251f570e91f1ee1e1f5320ec"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_cores/axi_cores_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/vio_0_probe_out0"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:3"/>
        <Option Id="CORE_UUID" value="6a48b0b2251f570e91f1ee1e1f5320ec"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_cores/axi_cores_i/vio_0"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_cores/axi_cores_i/vio_0_probe_out1"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="u_decode/s_axis_tdata[63]"/>
        <net name="u_decode/s_axis_tdata[62]"/>
        <net name="u_decode/s_axis_tdata[61]"/>
        <net name="u_decode/s_axis_tdata[60]"/>
        <net name="u_decode/s_axis_tdata[59]"/>
        <net name="u_decode/s_axis_tdata[58]"/>
        <net name="u_decode/s_axis_tdata[57]"/>
        <net name="u_decode/s_axis_tdata[56]"/>
        <net name="u_decode/s_axis_tdata[55]"/>
        <net name="u_decode/s_axis_tdata[54]"/>
        <net name="u_decode/s_axis_tdata[53]"/>
        <net name="u_decode/s_axis_tdata[52]"/>
        <net name="u_decode/s_axis_tdata[51]"/>
        <net name="u_decode/s_axis_tdata[50]"/>
        <net name="u_decode/s_axis_tdata[49]"/>
        <net name="u_decode/s_axis_tdata[48]"/>
        <net name="u_decode/s_axis_tdata[47]"/>
        <net name="u_decode/s_axis_tdata[46]"/>
        <net name="u_decode/s_axis_tdata[45]"/>
        <net name="u_decode/s_axis_tdata[44]"/>
        <net name="u_decode/s_axis_tdata[43]"/>
        <net name="u_decode/s_axis_tdata[42]"/>
        <net name="u_decode/s_axis_tdata[41]"/>
        <net name="u_decode/s_axis_tdata[40]"/>
        <net name="u_decode/s_axis_tdata[39]"/>
        <net name="u_decode/s_axis_tdata[38]"/>
        <net name="u_decode/s_axis_tdata[37]"/>
        <net name="u_decode/s_axis_tdata[36]"/>
        <net name="u_decode/s_axis_tdata[35]"/>
        <net name="u_decode/s_axis_tdata[34]"/>
        <net name="u_decode/s_axis_tdata[33]"/>
        <net name="u_decode/s_axis_tdata[32]"/>
        <net name="u_decode/s_axis_tdata[31]"/>
        <net name="u_decode/s_axis_tdata[30]"/>
        <net name="u_decode/s_axis_tdata[29]"/>
        <net name="u_decode/s_axis_tdata[28]"/>
        <net name="u_decode/s_axis_tdata[27]"/>
        <net name="u_decode/s_axis_tdata[26]"/>
        <net name="u_decode/s_axis_tdata[25]"/>
        <net name="u_decode/s_axis_tdata[24]"/>
        <net name="u_decode/s_axis_tdata[23]"/>
        <net name="u_decode/s_axis_tdata[22]"/>
        <net name="u_decode/s_axis_tdata[21]"/>
        <net name="u_decode/s_axis_tdata[20]"/>
        <net name="u_decode/s_axis_tdata[19]"/>
        <net name="u_decode/s_axis_tdata[18]"/>
        <net name="u_decode/s_axis_tdata[17]"/>
        <net name="u_decode/s_axis_tdata[16]"/>
        <net name="u_decode/s_axis_tdata[15]"/>
        <net name="u_decode/s_axis_tdata[14]"/>
        <net name="u_decode/s_axis_tdata[13]"/>
        <net name="u_decode/s_axis_tdata[12]"/>
        <net name="u_decode/s_axis_tdata[11]"/>
        <net name="u_decode/s_axis_tdata[10]"/>
        <net name="u_decode/s_axis_tdata[9]"/>
        <net name="u_decode/s_axis_tdata[8]"/>
        <net name="u_decode/s_axis_tdata[7]"/>
        <net name="u_decode/s_axis_tdata[6]"/>
        <net name="u_decode/s_axis_tdata[5]"/>
        <net name="u_decode/s_axis_tdata[4]"/>
        <net name="u_decode/s_axis_tdata[3]"/>
        <net name="u_decode/s_axis_tdata[2]"/>
        <net name="u_decode/s_axis_tdata[1]"/>
        <net name="u_decode/s_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_decode/s_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_decode/s_axis_tkeep[7]"/>
        <net name="u_decode/s_axis_tkeep[6]"/>
        <net name="u_decode/s_axis_tkeep[5]"/>
        <net name="u_decode/s_axis_tkeep[4]"/>
        <net name="u_decode/s_axis_tkeep[3]"/>
        <net name="u_decode/s_axis_tkeep[2]"/>
        <net name="u_decode/s_axis_tkeep[1]"/>
        <net name="u_decode/s_axis_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_decode/s_axis_tuser[3]"/>
        <net name="u_decode/s_axis_tuser[2]"/>
        <net name="u_decode/s_axis_tuser[1]"/>
        <net name="u_decode/s_axis_tuser[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_decode/s_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_decode/reg_en_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_decode/reg_dat_o[15]"/>
        <net name="u_decode/reg_dat_o[14]"/>
        <net name="u_decode/reg_dat_o[13]"/>
        <net name="u_decode/reg_dat_o[12]"/>
        <net name="u_decode/reg_dat_o[11]"/>
        <net name="u_decode/reg_dat_o[10]"/>
        <net name="u_decode/reg_dat_o[9]"/>
        <net name="u_decode/reg_dat_o[8]"/>
        <net name="u_decode/reg_dat_o[7]"/>
        <net name="u_decode/reg_dat_o[6]"/>
        <net name="u_decode/reg_dat_o[5]"/>
        <net name="u_decode/reg_dat_o[4]"/>
        <net name="u_decode/reg_dat_o[3]"/>
        <net name="u_decode/reg_dat_o[2]"/>
        <net name="u_decode/reg_dat_o[1]"/>
        <net name="u_decode/reg_dat_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_decode/reg_adr_o[15]"/>
        <net name="u_decode/reg_adr_o[14]"/>
        <net name="u_decode/reg_adr_o[13]"/>
        <net name="u_decode/reg_adr_o[12]"/>
        <net name="u_decode/reg_adr_o[11]"/>
        <net name="u_decode/reg_adr_o[10]"/>
        <net name="u_decode/reg_adr_o[9]"/>
        <net name="u_decode/reg_adr_o[8]"/>
        <net name="u_decode/reg_adr_o[7]"/>
        <net name="u_decode/reg_adr_o[6]"/>
        <net name="u_decode/reg_adr_o[5]"/>
        <net name="u_decode/reg_adr_o[4]"/>
        <net name="u_decode/reg_adr_o[3]"/>
        <net name="u_decode/reg_adr_o[2]"/>
        <net name="u_decode/reg_adr_o[1]"/>
        <net name="u_decode/reg_adr_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_decode/reg_wr_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_decode/reg_dat_i[15]"/>
        <net name="u_decode/reg_dat_i[14]"/>
        <net name="u_decode/reg_dat_i[13]"/>
        <net name="u_decode/reg_dat_i[12]"/>
        <net name="u_decode/reg_dat_i[11]"/>
        <net name="u_decode/reg_dat_i[10]"/>
        <net name="u_decode/reg_dat_i[9]"/>
        <net name="u_decode/reg_dat_i[8]"/>
        <net name="u_decode/reg_dat_i[7]"/>
        <net name="u_decode/reg_dat_i[6]"/>
        <net name="u_decode/reg_dat_i[5]"/>
        <net name="u_decode/reg_dat_i[4]"/>
        <net name="u_decode/reg_dat_i[3]"/>
        <net name="u_decode/reg_dat_i[2]"/>
        <net name="u_decode/reg_dat_i[1]"/>
        <net name="u_decode/reg_dat_i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_decode/reg_update_o"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:4"/>
        <Option Id="CORE_UUID" value="5c57e9658c5351aeb88c709e40e79601"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_decode/u_ila"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="u_decode/state[3]"/>
        <net name="u_decode/state[2]"/>
        <net name="u_decode/state[1]"/>
        <net name="u_decode/state[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="CORE_UUID" value="e547f2d860445243a25224f4047ce908"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_event/u_ila"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="u_event/m_axis_tdata[63]"/>
        <net name="u_event/m_axis_tdata[62]"/>
        <net name="u_event/m_axis_tdata[61]"/>
        <net name="u_event/m_axis_tdata[60]"/>
        <net name="u_event/m_axis_tdata[59]"/>
        <net name="u_event/m_axis_tdata[58]"/>
        <net name="u_event/m_axis_tdata[57]"/>
        <net name="u_event/m_axis_tdata[56]"/>
        <net name="u_event/m_axis_tdata[55]"/>
        <net name="u_event/m_axis_tdata[54]"/>
        <net name="u_event/m_axis_tdata[53]"/>
        <net name="u_event/m_axis_tdata[52]"/>
        <net name="u_event/m_axis_tdata[51]"/>
        <net name="u_event/m_axis_tdata[50]"/>
        <net name="u_event/m_axis_tdata[49]"/>
        <net name="u_event/m_axis_tdata[48]"/>
        <net name="u_event/m_axis_tdata[47]"/>
        <net name="u_event/m_axis_tdata[46]"/>
        <net name="u_event/m_axis_tdata[45]"/>
        <net name="u_event/m_axis_tdata[44]"/>
        <net name="u_event/m_axis_tdata[43]"/>
        <net name="u_event/m_axis_tdata[42]"/>
        <net name="u_event/m_axis_tdata[41]"/>
        <net name="u_event/m_axis_tdata[40]"/>
        <net name="u_event/m_axis_tdata[39]"/>
        <net name="u_event/m_axis_tdata[38]"/>
        <net name="u_event/m_axis_tdata[37]"/>
        <net name="u_event/m_axis_tdata[36]"/>
        <net name="u_event/m_axis_tdata[35]"/>
        <net name="u_event/m_axis_tdata[34]"/>
        <net name="u_event/m_axis_tdata[33]"/>
        <net name="u_event/m_axis_tdata[32]"/>
        <net name="u_event/m_axis_tdata[31]"/>
        <net name="u_event/m_axis_tdata[30]"/>
        <net name="u_event/m_axis_tdata[29]"/>
        <net name="u_event/m_axis_tdata[28]"/>
        <net name="u_event/m_axis_tdata[27]"/>
        <net name="u_event/m_axis_tdata[26]"/>
        <net name="u_event/m_axis_tdata[25]"/>
        <net name="u_event/m_axis_tdata[24]"/>
        <net name="u_event/m_axis_tdata[23]"/>
        <net name="u_event/m_axis_tdata[22]"/>
        <net name="u_event/m_axis_tdata[21]"/>
        <net name="u_event/m_axis_tdata[20]"/>
        <net name="u_event/m_axis_tdata[19]"/>
        <net name="u_event/m_axis_tdata[18]"/>
        <net name="u_event/m_axis_tdata[17]"/>
        <net name="u_event/m_axis_tdata[16]"/>
        <net name="u_event/m_axis_tdata[15]"/>
        <net name="u_event/m_axis_tdata[14]"/>
        <net name="u_event/m_axis_tdata[13]"/>
        <net name="u_event/m_axis_tdata[12]"/>
        <net name="u_event/m_axis_tdata[11]"/>
        <net name="u_event/m_axis_tdata[10]"/>
        <net name="u_event/m_axis_tdata[9]"/>
        <net name="u_event/m_axis_tdata[8]"/>
        <net name="u_event/m_axis_tdata[7]"/>
        <net name="u_event/m_axis_tdata[6]"/>
        <net name="u_event/m_axis_tdata[5]"/>
        <net name="u_event/m_axis_tdata[4]"/>
        <net name="u_event/m_axis_tdata[3]"/>
        <net name="u_event/m_axis_tdata[2]"/>
        <net name="u_event/m_axis_tdata[1]"/>
        <net name="u_event/m_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="CORE_UUID" value="e547f2d860445243a25224f4047ce908"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_event/u_ila"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_event/m_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="CORE_UUID" value="e547f2d860445243a25224f4047ce908"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_event/u_ila"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_event/m_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="CORE_UUID" value="e547f2d860445243a25224f4047ce908"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_event/u_ila"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_event/m_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:5"/>
        <Option Id="CORE_UUID" value="e547f2d860445243a25224f4047ce908"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_event/u_ila"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_event/tflag_sysclk_i"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="CORE_UUID" value="96477f54bdcc588896deb6dc2fdb9d9c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_id/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_id/muxed_data_out[0]_0[15]"/>
        <net name="u_id/muxed_data_out[0]_0[14]"/>
        <net name="u_id/muxed_data_out[0]_0[13]"/>
        <net name="u_id/muxed_data_out[0]_0[12]"/>
        <net name="u_id/muxed_data_out[0]_0[11]"/>
        <net name="u_id/muxed_data_out[0]_0[10]"/>
        <net name="u_id/muxed_data_out[0]_0[9]"/>
        <net name="u_id/muxed_data_out[0]_0[8]"/>
        <net name="u_id/muxed_data_out[0]_0[7]"/>
        <net name="u_id/muxed_data_out[0]_0[6]"/>
        <net name="u_id/muxed_data_out[0]_0[5]"/>
        <net name="u_id/muxed_data_out[0]_0[4]"/>
        <net name="u_id/muxed_data_out[0]_0[3]"/>
        <net name="u_id/muxed_data_out[0]_0[2]"/>
        <net name="u_id/muxed_data_out[0]_0[1]"/>
        <net name="u_id/muxed_data_out[0]_0[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="CORE_UUID" value="96477f54bdcc588896deb6dc2fdb9d9c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_id/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_id/muxed_data_out[1]_1[15]"/>
        <net name="u_id/muxed_data_out[1]_1[14]"/>
        <net name="u_id/muxed_data_out[1]_1[13]"/>
        <net name="u_id/muxed_data_out[1]_1[12]"/>
        <net name="u_id/muxed_data_out[1]_1[11]"/>
        <net name="u_id/muxed_data_out[1]_1[10]"/>
        <net name="u_id/muxed_data_out[1]_1[9]"/>
        <net name="u_id/muxed_data_out[1]_1[8]"/>
        <net name="u_id/muxed_data_out[1]_1[7]"/>
        <net name="u_id/muxed_data_out[1]_1[6]"/>
        <net name="u_id/muxed_data_out[1]_1[5]"/>
        <net name="u_id/muxed_data_out[1]_1[4]"/>
        <net name="u_id/muxed_data_out[1]_1[3]"/>
        <net name="u_id/muxed_data_out[1]_1[2]"/>
        <net name="u_id/muxed_data_out[1]_1[1]"/>
        <net name="u_id/muxed_data_out[1]_1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="CORE_UUID" value="96477f54bdcc588896deb6dc2fdb9d9c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_id/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_id/muxed_data_out[2]_2[15]"/>
        <net name="u_id/muxed_data_out[2]_2[14]"/>
        <net name="u_id/muxed_data_out[2]_2[13]"/>
        <net name="u_id/muxed_data_out[2]_2[12]"/>
        <net name="u_id/muxed_data_out[2]_2[11]"/>
        <net name="u_id/muxed_data_out[2]_2[10]"/>
        <net name="u_id/muxed_data_out[2]_2[9]"/>
        <net name="u_id/muxed_data_out[2]_2[8]"/>
        <net name="u_id/muxed_data_out[2]_2[7]"/>
        <net name="u_id/muxed_data_out[2]_2[6]"/>
        <net name="u_id/muxed_data_out[2]_2[5]"/>
        <net name="u_id/muxed_data_out[2]_2[4]"/>
        <net name="u_id/muxed_data_out[2]_2[3]"/>
        <net name="u_id/muxed_data_out[2]_2[2]"/>
        <net name="u_id/muxed_data_out[2]_2[1]"/>
        <net name="u_id/muxed_data_out[2]_2[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="CORE_UUID" value="96477f54bdcc588896deb6dc2fdb9d9c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_id/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="u_id/muxed_data_out[3]_3[15]"/>
        <net name="u_id/muxed_data_out[3]_3[14]"/>
        <net name="u_id/muxed_data_out[3]_3[13]"/>
        <net name="u_id/muxed_data_out[3]_3[12]"/>
        <net name="u_id/muxed_data_out[3]_3[11]"/>
        <net name="u_id/muxed_data_out[3]_3[10]"/>
        <net name="u_id/muxed_data_out[3]_3[9]"/>
        <net name="u_id/muxed_data_out[3]_3[8]"/>
        <net name="u_id/muxed_data_out[3]_3[7]"/>
        <net name="u_id/muxed_data_out[3]_3[6]"/>
        <net name="u_id/muxed_data_out[3]_3[5]"/>
        <net name="u_id/muxed_data_out[3]_3[4]"/>
        <net name="u_id/muxed_data_out[3]_3[3]"/>
        <net name="u_id/muxed_data_out[3]_3[2]"/>
        <net name="u_id/muxed_data_out[3]_3[1]"/>
        <net name="u_id/muxed_data_out[3]_3[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:6"/>
        <Option Id="CORE_UUID" value="96477f54bdcc588896deb6dc2fdb9d9c"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_id/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="57"/>
      </probeOptions>
      <nets>
        <net name="u_id/device_dna[56]"/>
        <net name="u_id/device_dna[55]"/>
        <net name="u_id/device_dna[54]"/>
        <net name="u_id/device_dna[53]"/>
        <net name="u_id/device_dna[52]"/>
        <net name="u_id/device_dna[51]"/>
        <net name="u_id/device_dna[50]"/>
        <net name="u_id/device_dna[49]"/>
        <net name="u_id/device_dna[48]"/>
        <net name="u_id/device_dna[47]"/>
        <net name="u_id/device_dna[46]"/>
        <net name="u_id/device_dna[45]"/>
        <net name="u_id/device_dna[44]"/>
        <net name="u_id/device_dna[43]"/>
        <net name="u_id/device_dna[42]"/>
        <net name="u_id/device_dna[41]"/>
        <net name="u_id/device_dna[40]"/>
        <net name="u_id/device_dna[39]"/>
        <net name="u_id/device_dna[38]"/>
        <net name="u_id/device_dna[37]"/>
        <net name="u_id/device_dna[36]"/>
        <net name="u_id/device_dna[35]"/>
        <net name="u_id/device_dna[34]"/>
        <net name="u_id/device_dna[33]"/>
        <net name="u_id/device_dna[32]"/>
        <net name="u_id/device_dna[31]"/>
        <net name="u_id/device_dna[30]"/>
        <net name="u_id/device_dna[29]"/>
        <net name="u_id/device_dna[28]"/>
        <net name="u_id/device_dna[27]"/>
        <net name="u_id/device_dna[26]"/>
        <net name="u_id/device_dna[25]"/>
        <net name="u_id/device_dna[24]"/>
        <net name="u_id/device_dna[23]"/>
        <net name="u_id/device_dna[22]"/>
        <net name="u_id/device_dna[21]"/>
        <net name="u_id/device_dna[20]"/>
        <net name="u_id/device_dna[19]"/>
        <net name="u_id/device_dna[18]"/>
        <net name="u_id/device_dna[17]"/>
        <net name="u_id/device_dna[16]"/>
        <net name="u_id/device_dna[15]"/>
        <net name="u_id/device_dna[14]"/>
        <net name="u_id/device_dna[13]"/>
        <net name="u_id/device_dna[12]"/>
        <net name="u_id/device_dna[11]"/>
        <net name="u_id/device_dna[10]"/>
        <net name="u_id/device_dna[9]"/>
        <net name="u_id/device_dna[8]"/>
        <net name="u_id/device_dna[7]"/>
        <net name="u_id/device_dna[6]"/>
        <net name="u_id/device_dna[5]"/>
        <net name="u_id/device_dna[4]"/>
        <net name="u_id/device_dna[3]"/>
        <net name="u_id/device_dna[2]"/>
        <net name="u_id/device_dna[1]"/>
        <net name="u_id/device_dna[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="CORE_UUID" value="82abe8efcdb75bbb9c0015903ba98cad"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_testing/u_ila"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="64"/>
      </probeOptions>
      <nets>
        <net name="u_testing/axis_rx_tdata[63]"/>
        <net name="u_testing/axis_rx_tdata[62]"/>
        <net name="u_testing/axis_rx_tdata[61]"/>
        <net name="u_testing/axis_rx_tdata[60]"/>
        <net name="u_testing/axis_rx_tdata[59]"/>
        <net name="u_testing/axis_rx_tdata[58]"/>
        <net name="u_testing/axis_rx_tdata[57]"/>
        <net name="u_testing/axis_rx_tdata[56]"/>
        <net name="u_testing/axis_rx_tdata[55]"/>
        <net name="u_testing/axis_rx_tdata[54]"/>
        <net name="u_testing/axis_rx_tdata[53]"/>
        <net name="u_testing/axis_rx_tdata[52]"/>
        <net name="u_testing/axis_rx_tdata[51]"/>
        <net name="u_testing/axis_rx_tdata[50]"/>
        <net name="u_testing/axis_rx_tdata[49]"/>
        <net name="u_testing/axis_rx_tdata[48]"/>
        <net name="u_testing/axis_rx_tdata[47]"/>
        <net name="u_testing/axis_rx_tdata[46]"/>
        <net name="u_testing/axis_rx_tdata[45]"/>
        <net name="u_testing/axis_rx_tdata[44]"/>
        <net name="u_testing/axis_rx_tdata[43]"/>
        <net name="u_testing/axis_rx_tdata[42]"/>
        <net name="u_testing/axis_rx_tdata[41]"/>
        <net name="u_testing/axis_rx_tdata[40]"/>
        <net name="u_testing/axis_rx_tdata[39]"/>
        <net name="u_testing/axis_rx_tdata[38]"/>
        <net name="u_testing/axis_rx_tdata[37]"/>
        <net name="u_testing/axis_rx_tdata[36]"/>
        <net name="u_testing/axis_rx_tdata[35]"/>
        <net name="u_testing/axis_rx_tdata[34]"/>
        <net name="u_testing/axis_rx_tdata[33]"/>
        <net name="u_testing/axis_rx_tdata[32]"/>
        <net name="u_testing/axis_rx_tdata[31]"/>
        <net name="u_testing/axis_rx_tdata[30]"/>
        <net name="u_testing/axis_rx_tdata[29]"/>
        <net name="u_testing/axis_rx_tdata[28]"/>
        <net name="u_testing/axis_rx_tdata[27]"/>
        <net name="u_testing/axis_rx_tdata[26]"/>
        <net name="u_testing/axis_rx_tdata[25]"/>
        <net name="u_testing/axis_rx_tdata[24]"/>
        <net name="u_testing/axis_rx_tdata[23]"/>
        <net name="u_testing/axis_rx_tdata[22]"/>
        <net name="u_testing/axis_rx_tdata[21]"/>
        <net name="u_testing/axis_rx_tdata[20]"/>
        <net name="u_testing/axis_rx_tdata[19]"/>
        <net name="u_testing/axis_rx_tdata[18]"/>
        <net name="u_testing/axis_rx_tdata[17]"/>
        <net name="u_testing/axis_rx_tdata[16]"/>
        <net name="u_testing/axis_rx_tdata[15]"/>
        <net name="u_testing/axis_rx_tdata[14]"/>
        <net name="u_testing/axis_rx_tdata[13]"/>
        <net name="u_testing/axis_rx_tdata[12]"/>
        <net name="u_testing/axis_rx_tdata[11]"/>
        <net name="u_testing/axis_rx_tdata[10]"/>
        <net name="u_testing/axis_rx_tdata[9]"/>
        <net name="u_testing/axis_rx_tdata[8]"/>
        <net name="u_testing/axis_rx_tdata[7]"/>
        <net name="u_testing/axis_rx_tdata[6]"/>
        <net name="u_testing/axis_rx_tdata[5]"/>
        <net name="u_testing/axis_rx_tdata[4]"/>
        <net name="u_testing/axis_rx_tdata[3]"/>
        <net name="u_testing/axis_rx_tdata[2]"/>
        <net name="u_testing/axis_rx_tdata[1]"/>
        <net name="u_testing/axis_rx_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="CORE_UUID" value="82abe8efcdb75bbb9c0015903ba98cad"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_testing/u_ila"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_testing/axis_rx_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:7"/>
        <Option Id="CORE_UUID" value="82abe8efcdb75bbb9c0015903ba98cad"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_testing/u_ila"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_testing/axis_rx_tlast"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="CORE_UUID" value="03c5ac92ebd85945ba3c07b3f690c264"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_testing/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="14"/>
      </probeOptions>
      <nets>
        <net name="u_testing/aurora_status_1[13]"/>
        <net name="u_testing/aurora_status_1[12]"/>
        <net name="u_testing/aurora_status_1[11]"/>
        <net name="u_testing/aurora_status_1[10]"/>
        <net name="u_testing/aurora_status_1[9]"/>
        <net name="u_testing/aurora_status_1[8]"/>
        <net name="u_testing/aurora_status_1[7]"/>
        <net name="u_testing/aurora_status_1[6]"/>
        <net name="u_testing/aurora_status_1[5]"/>
        <net name="u_testing/aurora_status_1[4]"/>
        <net name="u_testing/aurora_status_1[3]"/>
        <net name="u_testing/aurora_status_1[2]"/>
        <net name="u_testing/aurora_status_1[1]"/>
        <net name="u_testing/aurora_status_1[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="CORE_UUID" value="03c5ac92ebd85945ba3c07b3f690c264"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_testing/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="14"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_testing/&lt;const0>"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="CORE_UUID" value="03c5ac92ebd85945ba3c07b3f690c264"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_testing/u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="15"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="u_testing/aurora_status[15]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:8"/>
        <Option Id="CORE_UUID" value="03c5ac92ebd85945ba3c07b3f690c264"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_testing/u_vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="u_testing/vio_control[7]"/>
        <net name="u_testing/vio_control[6]"/>
        <net name="u_testing/vio_control[5]"/>
        <net name="u_testing/vio_control[4]"/>
        <net name="u_testing/vio_control[3]"/>
        <net name="u_testing/vio_control[2]"/>
        <net name="u_testing/vio_control[1]"/>
        <net name="u_testing/vio_control[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="strg_debug"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="atrg_debug"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="trig_flag_sysclk"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="trig_sysclk_reset"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="trig_complete"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="ext_trig_flag"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="trigger_stretched"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="sync_sysclk"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:9"/>
        <Option Id="CORE_UUID" value="0257751537745267aa2e1d6e72ad4274"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_ILA" value="u_trig_ila"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="6"/>
      </probeOptions>
      <nets>
        <net name="ctrl_debug[5]"/>
        <net name="ctrl_debug[4]"/>
        <net name="ctrl_debug[3]"/>
        <net name="ctrl_debug[2]"/>
        <net name="ctrl_debug[1]"/>
        <net name="ctrl_debug[0]"/>
      </nets>
    </probe>
    <probe type="vio_input" busType="bus" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="ACTIVITY_VALUE" value=""/>
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="CORE_UUID" value="407d14e81cc958ef8c2e354d7bf170fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_vio"/>
        <Option Id="INPUT_VALUE" value=""/>
        <Option Id="INPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="vio_capture[15]"/>
        <net name="vio_capture[14]"/>
        <net name="vio_capture[13]"/>
        <net name="vio_capture[12]"/>
        <net name="vio_capture[11]"/>
        <net name="vio_capture[10]"/>
        <net name="vio_capture[9]"/>
        <net name="vio_capture[8]"/>
        <net name="vio_capture[7]"/>
        <net name="vio_capture[6]"/>
        <net name="vio_capture[5]"/>
        <net name="vio_capture[4]"/>
        <net name="vio_capture[3]"/>
        <net name="vio_capture[2]"/>
        <net name="vio_capture[1]"/>
        <net name="vio_capture[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="CORE_UUID" value="407d14e81cc958ef8c2e354d7bf170fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="vio_reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="CORE_UUID" value="407d14e81cc958ef8c2e354d7bf170fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="5"/>
      </probeOptions>
      <nets>
        <net name="vio_adr[4]"/>
        <net name="vio_adr[3]"/>
        <net name="vio_adr[2]"/>
        <net name="vio_adr[1]"/>
        <net name="vio_adr[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="CORE_UUID" value="407d14e81cc958ef8c2e354d7bf170fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="HEX"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="vio_dat_in[15]"/>
        <net name="vio_dat_in[14]"/>
        <net name="vio_dat_in[13]"/>
        <net name="vio_dat_in[12]"/>
        <net name="vio_dat_in[11]"/>
        <net name="vio_dat_in[10]"/>
        <net name="vio_dat_in[9]"/>
        <net name="vio_dat_in[8]"/>
        <net name="vio_dat_in[7]"/>
        <net name="vio_dat_in[6]"/>
        <net name="vio_dat_in[5]"/>
        <net name="vio_dat_in[4]"/>
        <net name="vio_dat_in[3]"/>
        <net name="vio_dat_in[2]"/>
        <net name="vio_dat_in[1]"/>
        <net name="vio_dat_in[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="CORE_UUID" value="407d14e81cc958ef8c2e354d7bf170fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="vio_wr"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:10"/>
        <Option Id="CORE_UUID" value="407d14e81cc958ef8c2e354d7bf170fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="79999999"/>
        <Option Id="HW_VIO" value="u_vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="vio_update"/>
      </nets>
    </probe>
    <bus_interfaces>
      <bus_interface name="SLOT_0_AXI" vlnv="xilinx.com:interface:aximm:1.0" connected_bus="S01_AXI_1" protocol="AXI4">
        <port_maps>
          <port_map>
            <logical_port>ARADDR</logical_port>
            <physical_port probe_port_index="1" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_araddr[15:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="16"/>
          </port_map>
          <port_map>
            <logical_port>ARBURST</logical_port>
            <physical_port probe_port_index="2" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arburst[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>ARCACHE</logical_port>
            <physical_port probe_port_index="3" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arcache[3:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="4"/>
          </port_map>
          <port_map>
            <logical_port>ARLEN</logical_port>
            <physical_port probe_port_index="4" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlen[7:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="8"/>
          </port_map>
          <port_map>
            <logical_port>ARLOCK</logical_port>
            <physical_port probe_port_index="5" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arlock" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>ARPROT</logical_port>
            <physical_port probe_port_index="6" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arprot[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="3"/>
          </port_map>
          <port_map>
            <logical_port>ARQOS</logical_port>
            <physical_port probe_port_index="7" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arqos[3:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="4"/>
          </port_map>
          <port_map>
            <logical_port>ARREADY</logical_port>
            <physical_port probe_port_index="28" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>ARSIZE</logical_port>
            <physical_port probe_port_index="8" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_arsize[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="3"/>
          </port_map>
          <port_map>
            <logical_port>ARVALID</logical_port>
            <physical_port probe_port_index="28" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_ar_ctrl[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>AWADDR</logical_port>
            <physical_port probe_port_index="10" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awaddr[15:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="16"/>
          </port_map>
          <port_map>
            <logical_port>AWBURST</logical_port>
            <physical_port probe_port_index="11" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awburst[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>AWCACHE</logical_port>
            <physical_port probe_port_index="12" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awcache[3:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="4"/>
          </port_map>
          <port_map>
            <logical_port>AWLEN</logical_port>
            <physical_port probe_port_index="13" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlen[7:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="8"/>
          </port_map>
          <port_map>
            <logical_port>AWLOCK</logical_port>
            <physical_port probe_port_index="14" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awlock" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>AWPROT</logical_port>
            <physical_port probe_port_index="15" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awprot[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="3"/>
          </port_map>
          <port_map>
            <logical_port>AWQOS</logical_port>
            <physical_port probe_port_index="16" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awqos[3:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="4"/>
          </port_map>
          <port_map>
            <logical_port>AWREADY</logical_port>
            <physical_port probe_port_index="25" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>AWSIZE</logical_port>
            <physical_port probe_port_index="17" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_awsize[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="3"/>
          </port_map>
          <port_map>
            <logical_port>AWVALID</logical_port>
            <physical_port probe_port_index="25" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_aw_ctrl[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>BREADY</logical_port>
            <physical_port probe_port_index="27" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>BRESP</logical_port>
            <physical_port probe_port_index="19" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_bresp[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>BVALID</logical_port>
            <physical_port probe_port_index="27" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_b_ctrl[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>RDATA</logical_port>
            <physical_port probe_port_index="21" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rdata[31:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="32"/>
          </port_map>
          <port_map>
            <logical_port>RLAST</logical_port>
            <physical_port probe_port_index="29" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="2" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>RREADY</logical_port>
            <physical_port probe_port_index="29" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>RRESP</logical_port>
            <physical_port probe_port_index="22" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_rresp[1:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="2"/>
          </port_map>
          <port_map>
            <logical_port>RVALID</logical_port>
            <physical_port probe_port_index="29" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_r_ctrl[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>WDATA</logical_port>
            <physical_port probe_port_index="23" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wdata[31:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="32"/>
          </port_map>
          <port_map>
            <logical_port>WLAST</logical_port>
            <physical_port probe_port_index="26" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="2" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>WREADY</logical_port>
            <physical_port probe_port_index="26" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="1" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>WSTRB</logical_port>
            <physical_port probe_port_index="24" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_wstrb[3:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="4"/>
          </port_map>
          <port_map>
            <logical_port>WVALID</logical_port>
            <physical_port probe_port_index="26" probe_port_name="u_cores/axi_cores_i/system_ila_0/inst/net_slot_0_axi_w_ctrl[2:0]" probe_port_core="u_cores/axi_cores_i/system_ila_0/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
    </bus_interfaces>
  </probeset>
</probeData>
