0.6
2019.2
Nov  6 2019
21:42:20
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sim_1/new/ALU_16_Testbench.v,1590717157,verilog,,,,ALU_16_Testbench,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sim_1/new/ALU_Testbench.v,1590711825,verilog,,,,ALU_Testbench,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sim_1/new/CPU_TB.v,1590709072,verilog,,,,CPU_TestBench,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/CPU.v,1590722560,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/DataMemory.v,,CPU,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/DataMemory.v,1589029848,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/Datapath.v,,DataMemory,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/Datapath.v,1590721537,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/InstrMemory.v,,Datapath,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/InstrMemory.v,1590638619,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/LogicalShifts.v,,InstrMemory,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/LogicalShifts.v,1590718429,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/RegisterFile.v,,SLL;SRL,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/RegisterFile.v,1589026804,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/aluControl.v,,RegisterFile,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/aluControl.v,1590701283,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/alu_16bit.v,,aluControl,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/alu_16bit.v,1590719273,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/alu_1bit.v,,alu_16bit,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/alu_1bit.v,1590719381,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/cu.v,,alu_1bit,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/cu.v,1590633168,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/full_adder.v,,cu,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/full_adder.v,1590711556,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/mux_2to1.v,,full_adder,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/mux_2to1.v,1590278712,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/mux_8to1.v,,mux_2to1,,,,,,,,
/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sources_1/new/mux_8to1.v,1590718469,verilog,,/opt/Xilinx/Datapathunit/AOKProjekti/Datapathunit.srcs/sim_1/new/CPU_TB.v,,mux_8to1,,,,,,,,
