<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: UART_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_u_a_r_t___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">UART_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group___u_a_r_t__structs___g_r_o_u_p.html">UART struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a64b68e0c2e2c00962c1f6ff05768a247"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a64b68e0c2e2c00962c1f6ff05768a247">BDH</a></td></tr>
<tr class="memdesc:a64b68e0c2e2c00962c1f6ff05768a247"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Baud Rate Register: High  <a href="#a64b68e0c2e2c00962c1f6ff05768a247">More...</a><br /></td></tr>
<tr class="separator:a64b68e0c2e2c00962c1f6ff05768a247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82d811085ff9f014e2412f0306ca99cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a82d811085ff9f014e2412f0306ca99cc">BDL</a></td></tr>
<tr class="memdesc:a82d811085ff9f014e2412f0306ca99cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0001: Baud Rate Register: Low  <a href="#a82d811085ff9f014e2412f0306ca99cc">More...</a><br /></td></tr>
<tr class="separator:a82d811085ff9f014e2412f0306ca99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d2060193a370f0e9a31ccbcc18324af"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a7d2060193a370f0e9a31ccbcc18324af">C1</a></td></tr>
<tr class="memdesc:a7d2060193a370f0e9a31ccbcc18324af"><td class="mdescLeft">&#160;</td><td class="mdescRight">0002: Control Register 1  <a href="#a7d2060193a370f0e9a31ccbcc18324af">More...</a><br /></td></tr>
<tr class="separator:a7d2060193a370f0e9a31ccbcc18324af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4050bfe335adcde0e5b87823ea26bc28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a4050bfe335adcde0e5b87823ea26bc28">C2</a></td></tr>
<tr class="memdesc:a4050bfe335adcde0e5b87823ea26bc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">0003: Control Register 2  <a href="#a4050bfe335adcde0e5b87823ea26bc28">More...</a><br /></td></tr>
<tr class="separator:a4050bfe335adcde0e5b87823ea26bc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab085fb9bbfccce5ace6b752d9784ee26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ab085fb9bbfccce5ace6b752d9784ee26">S1</a></td></tr>
<tr class="memdesc:ab085fb9bbfccce5ace6b752d9784ee26"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Status Register 1  <a href="#ab085fb9bbfccce5ace6b752d9784ee26">More...</a><br /></td></tr>
<tr class="separator:ab085fb9bbfccce5ace6b752d9784ee26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9178df20b457eace88576a7cb26d75d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ad9178df20b457eace88576a7cb26d75d">S2</a></td></tr>
<tr class="memdesc:ad9178df20b457eace88576a7cb26d75d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0005: Status Register 2  <a href="#ad9178df20b457eace88576a7cb26d75d">More...</a><br /></td></tr>
<tr class="separator:ad9178df20b457eace88576a7cb26d75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23270f53f190afb3fe05203af6bc0059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a23270f53f190afb3fe05203af6bc0059">C3</a></td></tr>
<tr class="memdesc:a23270f53f190afb3fe05203af6bc0059"><td class="mdescLeft">&#160;</td><td class="mdescRight">0006: Control Register 3  <a href="#a23270f53f190afb3fe05203af6bc0059">More...</a><br /></td></tr>
<tr class="separator:a23270f53f190afb3fe05203af6bc0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e2df4671867807c472469a394c0619"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#af5e2df4671867807c472469a394c0619">D</a></td></tr>
<tr class="memdesc:af5e2df4671867807c472469a394c0619"><td class="mdescLeft">&#160;</td><td class="mdescRight">0007: Data Register  <a href="#af5e2df4671867807c472469a394c0619">More...</a><br /></td></tr>
<tr class="separator:af5e2df4671867807c472469a394c0619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73acabe00975b26ce347736f07c80925"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a73acabe00975b26ce347736f07c80925">MA1</a></td></tr>
<tr class="memdesc:a73acabe00975b26ce347736f07c80925"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Match Address Registers 1  <a href="#a73acabe00975b26ce347736f07c80925">More...</a><br /></td></tr>
<tr class="separator:a73acabe00975b26ce347736f07c80925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32e576e5777a71fe5d082448e7a452ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a32e576e5777a71fe5d082448e7a452ed">MA2</a></td></tr>
<tr class="memdesc:a32e576e5777a71fe5d082448e7a452ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">0009: Match Address Registers 2  <a href="#a32e576e5777a71fe5d082448e7a452ed">More...</a><br /></td></tr>
<tr class="separator:a32e576e5777a71fe5d082448e7a452ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#aaefdf66d5b1fa972353e74c01dbbfa95">C4</a></td></tr>
<tr class="memdesc:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="mdescLeft">&#160;</td><td class="mdescRight">000A: Control Register 4  <a href="#aaefdf66d5b1fa972353e74c01dbbfa95">More...</a><br /></td></tr>
<tr class="separator:aaefdf66d5b1fa972353e74c01dbbfa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad807dc965307ce5a463d79158802b3a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ad807dc965307ce5a463d79158802b3a3">C5</a></td></tr>
<tr class="memdesc:ad807dc965307ce5a463d79158802b3a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">000B: Control Register 5  <a href="#ad807dc965307ce5a463d79158802b3a3">More...</a><br /></td></tr>
<tr class="separator:ad807dc965307ce5a463d79158802b3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a7d4dbb62f5f502e4e6190f7574d6e372">ED</a></td></tr>
<tr class="memdesc:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Extended Data Register  <a href="#a7d4dbb62f5f502e4e6190f7574d6e372">More...</a><br /></td></tr>
<tr class="separator:a7d4dbb62f5f502e4e6190f7574d6e372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#af9d2946e7652e7f1a1bf56fa019ffaf0">MODEM</a></td></tr>
<tr class="memdesc:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">000D: Modem Register  <a href="#af9d2946e7652e7f1a1bf56fa019ffaf0">More...</a><br /></td></tr>
<tr class="separator:af9d2946e7652e7f1a1bf56fa019ffaf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad836545a70769f43817e1cc2b4e1af00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ad836545a70769f43817e1cc2b4e1af00">IR</a></td></tr>
<tr class="memdesc:ad836545a70769f43817e1cc2b4e1af00"><td class="mdescLeft">&#160;</td><td class="mdescRight">000E: Infrared Register  <a href="#ad836545a70769f43817e1cc2b4e1af00">More...</a><br /></td></tr>
<tr class="separator:ad836545a70769f43817e1cc2b4e1af00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982a7153bc1f07493fea9fc6afd565b0"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a982a7153bc1f07493fea9fc6afd565b0">RESERVED_0</a></td></tr>
<tr class="separator:a982a7153bc1f07493fea9fc6afd565b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd53b65af524f9b87c0dc07ccfb922cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#acd53b65af524f9b87c0dc07ccfb922cc">PFIFO</a></td></tr>
<tr class="memdesc:acd53b65af524f9b87c0dc07ccfb922cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: FIFO Parameters  <a href="#acd53b65af524f9b87c0dc07ccfb922cc">More...</a><br /></td></tr>
<tr class="separator:acd53b65af524f9b87c0dc07ccfb922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1789480a2f51e46911338c5837a6fc68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a1789480a2f51e46911338c5837a6fc68">CFIFO</a></td></tr>
<tr class="memdesc:a1789480a2f51e46911338c5837a6fc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">0011: FIFO Control Register  <a href="#a1789480a2f51e46911338c5837a6fc68">More...</a><br /></td></tr>
<tr class="separator:a1789480a2f51e46911338c5837a6fc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a288d7a13955e4a2637a2021d9ba2e0a8">SFIFO</a></td></tr>
<tr class="memdesc:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0012: FIFO Status Register  <a href="#a288d7a13955e4a2637a2021d9ba2e0a8">More...</a><br /></td></tr>
<tr class="separator:a288d7a13955e4a2637a2021d9ba2e0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab7656c715ebc0ab2632f35903f2a42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a7ab7656c715ebc0ab2632f35903f2a42">TWFIFO</a></td></tr>
<tr class="memdesc:a7ab7656c715ebc0ab2632f35903f2a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">0013: FIFO Transmit Watermark  <a href="#a7ab7656c715ebc0ab2632f35903f2a42">More...</a><br /></td></tr>
<tr class="separator:a7ab7656c715ebc0ab2632f35903f2a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b8e4511219e743ccd3308ac0290572"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a84b8e4511219e743ccd3308ac0290572">TCFIFO</a></td></tr>
<tr class="memdesc:a84b8e4511219e743ccd3308ac0290572"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: FIFO Transmit Count  <a href="#a84b8e4511219e743ccd3308ac0290572">More...</a><br /></td></tr>
<tr class="separator:a84b8e4511219e743ccd3308ac0290572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a2d214e3cdbe0ac2d09bcf20ab132439e">RWFIFO</a></td></tr>
<tr class="memdesc:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0015: FIFO Receive Watermark  <a href="#a2d214e3cdbe0ac2d09bcf20ab132439e">More...</a><br /></td></tr>
<tr class="separator:a2d214e3cdbe0ac2d09bcf20ab132439e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ac56a9dbfe3a97f625a4cb0a787303c2d">RCFIFO</a></td></tr>
<tr class="memdesc:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0016: FIFO Receive Count  <a href="#ac56a9dbfe3a97f625a4cb0a787303c2d">More...</a><br /></td></tr>
<tr class="separator:ac56a9dbfe3a97f625a4cb0a787303c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a4ada2412419bd1c3f403cdb90baaa"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#af4a4ada2412419bd1c3f403cdb90baaa">RESERVED_1</a></td></tr>
<tr class="separator:af4a4ada2412419bd1c3f403cdb90baaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a289733e31a513073ee9a94532afc2b72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a289733e31a513073ee9a94532afc2b72">C7816</a></td></tr>
<tr class="memdesc:a289733e31a513073ee9a94532afc2b72"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: 7816 Control Register  <a href="#a289733e31a513073ee9a94532afc2b72">More...</a><br /></td></tr>
<tr class="separator:a289733e31a513073ee9a94532afc2b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970303bbe82348655affe06e79e8f6e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a970303bbe82348655affe06e79e8f6e3">IE7816</a></td></tr>
<tr class="memdesc:a970303bbe82348655affe06e79e8f6e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0019: 7816 Interrupt Enable Register  <a href="#a970303bbe82348655affe06e79e8f6e3">More...</a><br /></td></tr>
<tr class="separator:a970303bbe82348655affe06e79e8f6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a3ad7c2421ffeffae79c6c92b40d4751c">IS7816</a></td></tr>
<tr class="memdesc:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="mdescLeft">&#160;</td><td class="mdescRight">001A: 7816 Interrupt Status Register  <a href="#a3ad7c2421ffeffae79c6c92b40d4751c">More...</a><br /></td></tr>
<tr class="separator:a3ad7c2421ffeffae79c6c92b40d4751c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87b640db1191513e5e72f50ef36c6c3"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a04b46b9ecd6809b39350fa4bd557c52d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t___type.html#ac028c928dc9241242a6d7779cdca9c54">WP7816T0</a></td></tr>
<tr class="memdesc:a04b46b9ecd6809b39350fa4bd557c52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 0000: (size=0001)  <a href="#a04b46b9ecd6809b39350fa4bd557c52d">More...</a><br /></td></tr>
<tr class="separator:a04b46b9ecd6809b39350fa4bd557c52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02447919c43c76ab603f4f87b15322ed"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;&#160;&#160;<a class="el" href="struct_u_a_r_t___type.html#a1625db48274abc3bf18616664866b81c">WP7816T1</a></td></tr>
<tr class="memdesc:a02447919c43c76ab603f4f87b15322ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">001B: 7816 Wait Parameter Register  <a href="#a02447919c43c76ab603f4f87b15322ed">More...</a><br /></td></tr>
<tr class="separator:a02447919c43c76ab603f4f87b15322ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87b640db1191513e5e72f50ef36c6c3"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab87b640db1191513e5e72f50ef36c6c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a3c5baa7756fc680009fd014c7ffb6a0f">WN7816</a></td></tr>
<tr class="memdesc:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">001C: 7816 Wait N Register  <a href="#a3c5baa7756fc680009fd014c7ffb6a0f">More...</a><br /></td></tr>
<tr class="separator:a3c5baa7756fc680009fd014c7ffb6a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc0251bba4980051f8991db62e18c2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a5fc0251bba4980051f8991db62e18c2a">WF7816</a></td></tr>
<tr class="memdesc:a5fc0251bba4980051f8991db62e18c2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">001D: 7816 Wait FD Register  <a href="#a5fc0251bba4980051f8991db62e18c2a">More...</a><br /></td></tr>
<tr class="separator:a5fc0251bba4980051f8991db62e18c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb5e3ab142d426d631595daaf8e5220e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#adb5e3ab142d426d631595daaf8e5220e">ET7816</a></td></tr>
<tr class="memdesc:adb5e3ab142d426d631595daaf8e5220e"><td class="mdescLeft">&#160;</td><td class="mdescRight">001E: 7816 Error Threshold Register  <a href="#adb5e3ab142d426d631595daaf8e5220e">More...</a><br /></td></tr>
<tr class="separator:adb5e3ab142d426d631595daaf8e5220e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13e6db552f61befb71ea95d93af7dee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ac13e6db552f61befb71ea95d93af7dee">TL7816</a></td></tr>
<tr class="memdesc:ac13e6db552f61befb71ea95d93af7dee"><td class="mdescLeft">&#160;</td><td class="mdescRight">001F: 7816 Transmit Length Register  <a href="#ac13e6db552f61befb71ea95d93af7dee">More...</a><br /></td></tr>
<tr class="separator:ac13e6db552f61befb71ea95d93af7dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf464592b01edce5b683ccb30a4f313"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a9cf464592b01edce5b683ccb30a4f313">RESERVED_2</a></td></tr>
<tr class="separator:a9cf464592b01edce5b683ccb30a4f313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1c852c7a4dbf6e9dc9119170d86e9f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ac1c852c7a4dbf6e9dc9119170d86e9f9">C6</a></td></tr>
<tr class="memdesc:ac1c852c7a4dbf6e9dc9119170d86e9f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">0021: CEA709.1-B Control Register 6  <a href="#ac1c852c7a4dbf6e9dc9119170d86e9f9">More...</a><br /></td></tr>
<tr class="separator:ac1c852c7a4dbf6e9dc9119170d86e9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33c6177207b70eda9d165a55f8568754"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a33c6177207b70eda9d165a55f8568754">PCTH</a></td></tr>
<tr class="memdesc:a33c6177207b70eda9d165a55f8568754"><td class="mdescLeft">&#160;</td><td class="mdescRight">0022: CEA709.1-B Packet Cycle Time Counter High  <a href="#a33c6177207b70eda9d165a55f8568754">More...</a><br /></td></tr>
<tr class="separator:a33c6177207b70eda9d165a55f8568754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae995e1ef41202ae3f185940e498b420c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ae995e1ef41202ae3f185940e498b420c">PCTL</a></td></tr>
<tr class="memdesc:ae995e1ef41202ae3f185940e498b420c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0023: CEA709.1-B Packet Cycle Time Counter Low  <a href="#ae995e1ef41202ae3f185940e498b420c">More...</a><br /></td></tr>
<tr class="separator:ae995e1ef41202ae3f185940e498b420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1caea2d0b1cfe51a9b4589f7f3c195"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#aff1caea2d0b1cfe51a9b4589f7f3c195">B1T</a></td></tr>
<tr class="memdesc:aff1caea2d0b1cfe51a9b4589f7f3c195"><td class="mdescLeft">&#160;</td><td class="mdescRight">0024: CEA709.1-B Beta1 Timer  <a href="#aff1caea2d0b1cfe51a9b4589f7f3c195">More...</a><br /></td></tr>
<tr class="separator:aff1caea2d0b1cfe51a9b4589f7f3c195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e1c383be81f8a09a819d15569af8a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a41e1c383be81f8a09a819d15569af8a4">SDTH</a></td></tr>
<tr class="memdesc:a41e1c383be81f8a09a819d15569af8a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0025: CEA709.1-B Secondary Delay Timer High  <a href="#a41e1c383be81f8a09a819d15569af8a4">More...</a><br /></td></tr>
<tr class="separator:a41e1c383be81f8a09a819d15569af8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbd87d56dd5533d028c163e59443405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a4cbd87d56dd5533d028c163e59443405">SDTL</a></td></tr>
<tr class="memdesc:a4cbd87d56dd5533d028c163e59443405"><td class="mdescLeft">&#160;</td><td class="mdescRight">0026: CEA709.1-B Secondary Delay Timer Low  <a href="#a4cbd87d56dd5533d028c163e59443405">More...</a><br /></td></tr>
<tr class="separator:a4cbd87d56dd5533d028c163e59443405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4ff96042b0adc2d6eb6b079b970d0bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ab4ff96042b0adc2d6eb6b079b970d0bd">PRE</a></td></tr>
<tr class="memdesc:ab4ff96042b0adc2d6eb6b079b970d0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0027: CEA709.1-B Preamble  <a href="#ab4ff96042b0adc2d6eb6b079b970d0bd">More...</a><br /></td></tr>
<tr class="separator:ab4ff96042b0adc2d6eb6b079b970d0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072c8c133dc8dd47905d44765c4f5d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a072c8c133dc8dd47905d44765c4f5d6a">TPL</a></td></tr>
<tr class="memdesc:a072c8c133dc8dd47905d44765c4f5d6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0028: CEA709.1-B Transmit Packet Length  <a href="#a072c8c133dc8dd47905d44765c4f5d6a">More...</a><br /></td></tr>
<tr class="separator:a072c8c133dc8dd47905d44765c4f5d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597136262bab8c00cbdf6c5af238b760"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a597136262bab8c00cbdf6c5af238b760">IE</a></td></tr>
<tr class="memdesc:a597136262bab8c00cbdf6c5af238b760"><td class="mdescLeft">&#160;</td><td class="mdescRight">0029: CEA709.1-B Interrupt Enable Register  <a href="#a597136262bab8c00cbdf6c5af238b760">More...</a><br /></td></tr>
<tr class="separator:a597136262bab8c00cbdf6c5af238b760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dea2d29f7d367f03e971a8cb9bf0059"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a1dea2d29f7d367f03e971a8cb9bf0059">WB</a></td></tr>
<tr class="memdesc:a1dea2d29f7d367f03e971a8cb9bf0059"><td class="mdescLeft">&#160;</td><td class="mdescRight">002A: CEA709.1-B WBASE  <a href="#a1dea2d29f7d367f03e971a8cb9bf0059">More...</a><br /></td></tr>
<tr class="separator:a1dea2d29f7d367f03e971a8cb9bf0059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7135700b6f47429fa6dc9c3b978e001"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ae7135700b6f47429fa6dc9c3b978e001">S3</a></td></tr>
<tr class="memdesc:ae7135700b6f47429fa6dc9c3b978e001"><td class="mdescLeft">&#160;</td><td class="mdescRight">002B: CEA709.1-B Status Register  <a href="#ae7135700b6f47429fa6dc9c3b978e001">More...</a><br /></td></tr>
<tr class="separator:ae7135700b6f47429fa6dc9c3b978e001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad0631d2716dd7a406848a9a35e1f5ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#aad0631d2716dd7a406848a9a35e1f5ba">S4</a></td></tr>
<tr class="memdesc:aad0631d2716dd7a406848a9a35e1f5ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">002C: CEA709.1-B Status Register  <a href="#aad0631d2716dd7a406848a9a35e1f5ba">More...</a><br /></td></tr>
<tr class="separator:aad0631d2716dd7a406848a9a35e1f5ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5286baba097679743af783ce17fa9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a5b5286baba097679743af783ce17fa9f">RPL</a></td></tr>
<tr class="memdesc:a5b5286baba097679743af783ce17fa9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">002D: CEA709.1-B Received Packet Length  <a href="#a5b5286baba097679743af783ce17fa9f">More...</a><br /></td></tr>
<tr class="separator:a5b5286baba097679743af783ce17fa9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c798ef6745eca4ba70d7a0dd5d89385"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a1c798ef6745eca4ba70d7a0dd5d89385">RPREL</a></td></tr>
<tr class="memdesc:a1c798ef6745eca4ba70d7a0dd5d89385"><td class="mdescLeft">&#160;</td><td class="mdescRight">002E: CEA709.1-B Received Preamble Length  <a href="#a1c798ef6745eca4ba70d7a0dd5d89385">More...</a><br /></td></tr>
<tr class="separator:a1c798ef6745eca4ba70d7a0dd5d89385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab948eb01441b1a68202fde0a89b5f850"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#ab948eb01441b1a68202fde0a89b5f850">CPW</a></td></tr>
<tr class="memdesc:ab948eb01441b1a68202fde0a89b5f850"><td class="mdescLeft">&#160;</td><td class="mdescRight">002F: CEA709.1-B Collision Pulse Width  <a href="#ab948eb01441b1a68202fde0a89b5f850">More...</a><br /></td></tr>
<tr class="separator:ab948eb01441b1a68202fde0a89b5f850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217f69aa2669dad8382719c72257113a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a217f69aa2669dad8382719c72257113a">RIDT</a></td></tr>
<tr class="memdesc:a217f69aa2669dad8382719c72257113a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0030: CEA709.1-B Receive Indeterminate Time  <a href="#a217f69aa2669dad8382719c72257113a">More...</a><br /></td></tr>
<tr class="separator:a217f69aa2669dad8382719c72257113a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787e484817538016ce3579d6f9443ee2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___type.html#a787e484817538016ce3579d6f9443ee2">TIDT</a></td></tr>
<tr class="memdesc:a787e484817538016ce3579d6f9443ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0031: CEA709.1-B Transmit Indeterminate Time  <a href="#a787e484817538016ce3579d6f9443ee2">More...</a><br /></td></tr>
<tr class="separator:a787e484817538016ce3579d6f9443ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ab87b640db1191513e5e72f50ef36c6c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87b640db1191513e5e72f50ef36c6c3">&#9670;&nbsp;</a></span>@72</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff1caea2d0b1cfe51a9b4589f7f3c195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff1caea2d0b1cfe51a9b4589f7f3c195">&#9670;&nbsp;</a></span>B1T</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::B1T</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0024: CEA709.1-B Beta1 Timer </p>

</div>
</div>
<a id="a64b68e0c2e2c00962c1f6ff05768a247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b68e0c2e2c00962c1f6ff05768a247">&#9670;&nbsp;</a></span>BDH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::BDH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Baud Rate Register: High </p>

</div>
</div>
<a id="a82d811085ff9f014e2412f0306ca99cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82d811085ff9f014e2412f0306ca99cc">&#9670;&nbsp;</a></span>BDL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::BDL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0001: Baud Rate Register: Low </p>

</div>
</div>
<a id="a7d2060193a370f0e9a31ccbcc18324af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d2060193a370f0e9a31ccbcc18324af">&#9670;&nbsp;</a></span>C1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0002: Control Register 1 </p>

</div>
</div>
<a id="a4050bfe335adcde0e5b87823ea26bc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4050bfe335adcde0e5b87823ea26bc28">&#9670;&nbsp;</a></span>C2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0003: Control Register 2 </p>

</div>
</div>
<a id="a23270f53f190afb3fe05203af6bc0059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23270f53f190afb3fe05203af6bc0059">&#9670;&nbsp;</a></span>C3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0006: Control Register 3 </p>

</div>
</div>
<a id="aaefdf66d5b1fa972353e74c01dbbfa95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefdf66d5b1fa972353e74c01dbbfa95">&#9670;&nbsp;</a></span>C4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000A: Control Register 4 </p>

</div>
</div>
<a id="ad807dc965307ce5a463d79158802b3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad807dc965307ce5a463d79158802b3a3">&#9670;&nbsp;</a></span>C5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000B: Control Register 5 </p>

</div>
</div>
<a id="ac1c852c7a4dbf6e9dc9119170d86e9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1c852c7a4dbf6e9dc9119170d86e9f9">&#9670;&nbsp;</a></span>C6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0021: CEA709.1-B Control Register 6 </p>

</div>
</div>
<a id="a289733e31a513073ee9a94532afc2b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a289733e31a513073ee9a94532afc2b72">&#9670;&nbsp;</a></span>C7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::C7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: 7816 Control Register </p>

</div>
</div>
<a id="a1789480a2f51e46911338c5837a6fc68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1789480a2f51e46911338c5837a6fc68">&#9670;&nbsp;</a></span>CFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::CFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0011: FIFO Control Register </p>

</div>
</div>
<a id="ab948eb01441b1a68202fde0a89b5f850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab948eb01441b1a68202fde0a89b5f850">&#9670;&nbsp;</a></span>CPW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::CPW</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002F: CEA709.1-B Collision Pulse Width </p>

</div>
</div>
<a id="af5e2df4671867807c472469a394c0619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5e2df4671867807c472469a394c0619">&#9670;&nbsp;</a></span>D</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::D</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0007: Data Register </p>
<dl><dt><b>Examples: </b></dt><dd><a class="el" href="dma-uart-example_8cpp-example.html#a9">dma-uart-example.cpp</a>.</dd>
</dl>
</div>
</div>
<a id="a7d4dbb62f5f502e4e6190f7574d6e372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4dbb62f5f502e4e6190f7574d6e372">&#9670;&nbsp;</a></span>ED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::ED</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Extended Data Register </p>

</div>
</div>
<a id="adb5e3ab142d426d631595daaf8e5220e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb5e3ab142d426d631595daaf8e5220e">&#9670;&nbsp;</a></span>ET7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::ET7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001E: 7816 Error Threshold Register </p>

</div>
</div>
<a id="a597136262bab8c00cbdf6c5af238b760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597136262bab8c00cbdf6c5af238b760">&#9670;&nbsp;</a></span>IE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0029: CEA709.1-B Interrupt Enable Register </p>

</div>
</div>
<a id="a970303bbe82348655affe06e79e8f6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970303bbe82348655affe06e79e8f6e3">&#9670;&nbsp;</a></span>IE7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IE7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0019: 7816 Interrupt Enable Register </p>

</div>
</div>
<a id="ad836545a70769f43817e1cc2b4e1af00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad836545a70769f43817e1cc2b4e1af00">&#9670;&nbsp;</a></span>IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000E: Infrared Register </p>

</div>
</div>
<a id="a3ad7c2421ffeffae79c6c92b40d4751c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ad7c2421ffeffae79c6c92b40d4751c">&#9670;&nbsp;</a></span>IS7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::IS7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001A: 7816 Interrupt Status Register </p>

</div>
</div>
<a id="a73acabe00975b26ce347736f07c80925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73acabe00975b26ce347736f07c80925">&#9670;&nbsp;</a></span>MA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::MA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Match Address Registers 1 </p>

</div>
</div>
<a id="a32e576e5777a71fe5d082448e7a452ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32e576e5777a71fe5d082448e7a452ed">&#9670;&nbsp;</a></span>MA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::MA2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0009: Match Address Registers 2 </p>

</div>
</div>
<a id="af9d2946e7652e7f1a1bf56fa019ffaf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d2946e7652e7f1a1bf56fa019ffaf0">&#9670;&nbsp;</a></span>MODEM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::MODEM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000D: Modem Register </p>

</div>
</div>
<a id="a33c6177207b70eda9d165a55f8568754"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33c6177207b70eda9d165a55f8568754">&#9670;&nbsp;</a></span>PCTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::PCTH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0022: CEA709.1-B Packet Cycle Time Counter High </p>

</div>
</div>
<a id="ae995e1ef41202ae3f185940e498b420c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae995e1ef41202ae3f185940e498b420c">&#9670;&nbsp;</a></span>PCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::PCTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0023: CEA709.1-B Packet Cycle Time Counter Low </p>

</div>
</div>
<a id="acd53b65af524f9b87c0dc07ccfb922cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd53b65af524f9b87c0dc07ccfb922cc">&#9670;&nbsp;</a></span>PFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::PFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: FIFO Parameters </p>

</div>
</div>
<a id="ab4ff96042b0adc2d6eb6b079b970d0bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4ff96042b0adc2d6eb6b079b970d0bd">&#9670;&nbsp;</a></span>PRE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::PRE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0027: CEA709.1-B Preamble </p>

</div>
</div>
<a id="ac56a9dbfe3a97f625a4cb0a787303c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56a9dbfe3a97f625a4cb0a787303c2d">&#9670;&nbsp;</a></span>RCFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::RCFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0016: FIFO Receive Count </p>

</div>
</div>
<a id="a982a7153bc1f07493fea9fc6afd565b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a982a7153bc1f07493fea9fc6afd565b0">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t UART_Type::RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4a4ada2412419bd1c3f403cdb90baaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a4ada2412419bd1c3f403cdb90baaa">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t UART_Type::RESERVED_1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cf464592b01edce5b683ccb30a4f313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf464592b01edce5b683ccb30a4f313">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t UART_Type::RESERVED_2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a217f69aa2669dad8382719c72257113a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217f69aa2669dad8382719c72257113a">&#9670;&nbsp;</a></span>RIDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::RIDT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0030: CEA709.1-B Receive Indeterminate Time </p>

</div>
</div>
<a id="a5b5286baba097679743af783ce17fa9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5286baba097679743af783ce17fa9f">&#9670;&nbsp;</a></span>RPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::RPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002D: CEA709.1-B Received Packet Length </p>

</div>
</div>
<a id="a1c798ef6745eca4ba70d7a0dd5d89385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c798ef6745eca4ba70d7a0dd5d89385">&#9670;&nbsp;</a></span>RPREL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::RPREL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002E: CEA709.1-B Received Preamble Length </p>

</div>
</div>
<a id="a2d214e3cdbe0ac2d09bcf20ab132439e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d214e3cdbe0ac2d09bcf20ab132439e">&#9670;&nbsp;</a></span>RWFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::RWFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0015: FIFO Receive Watermark </p>

</div>
</div>
<a id="ab085fb9bbfccce5ace6b752d9784ee26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab085fb9bbfccce5ace6b752d9784ee26">&#9670;&nbsp;</a></span>S1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::S1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Status Register 1 </p>

</div>
</div>
<a id="ad9178df20b457eace88576a7cb26d75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9178df20b457eace88576a7cb26d75d">&#9670;&nbsp;</a></span>S2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::S2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0005: Status Register 2 </p>

</div>
</div>
<a id="ae7135700b6f47429fa6dc9c3b978e001"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7135700b6f47429fa6dc9c3b978e001">&#9670;&nbsp;</a></span>S3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::S3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002B: CEA709.1-B Status Register </p>

</div>
</div>
<a id="aad0631d2716dd7a406848a9a35e1f5ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad0631d2716dd7a406848a9a35e1f5ba">&#9670;&nbsp;</a></span>S4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::S4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002C: CEA709.1-B Status Register </p>

</div>
</div>
<a id="a41e1c383be81f8a09a819d15569af8a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e1c383be81f8a09a819d15569af8a4">&#9670;&nbsp;</a></span>SDTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::SDTH</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0025: CEA709.1-B Secondary Delay Timer High </p>

</div>
</div>
<a id="a4cbd87d56dd5533d028c163e59443405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cbd87d56dd5533d028c163e59443405">&#9670;&nbsp;</a></span>SDTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::SDTL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0026: CEA709.1-B Secondary Delay Timer Low </p>

</div>
</div>
<a id="a288d7a13955e4a2637a2021d9ba2e0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a288d7a13955e4a2637a2021d9ba2e0a8">&#9670;&nbsp;</a></span>SFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::SFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0012: FIFO Status Register </p>

</div>
</div>
<a id="a84b8e4511219e743ccd3308ac0290572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b8e4511219e743ccd3308ac0290572">&#9670;&nbsp;</a></span>TCFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t UART_Type::TCFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: FIFO Transmit Count </p>

</div>
</div>
<a id="a787e484817538016ce3579d6f9443ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787e484817538016ce3579d6f9443ee2">&#9670;&nbsp;</a></span>TIDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::TIDT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0031: CEA709.1-B Transmit Indeterminate Time </p>

</div>
</div>
<a id="ac13e6db552f61befb71ea95d93af7dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac13e6db552f61befb71ea95d93af7dee">&#9670;&nbsp;</a></span>TL7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::TL7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001F: 7816 Transmit Length Register </p>

</div>
</div>
<a id="a072c8c133dc8dd47905d44765c4f5d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a072c8c133dc8dd47905d44765c4f5d6a">&#9670;&nbsp;</a></span>TPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::TPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0028: CEA709.1-B Transmit Packet Length </p>

</div>
</div>
<a id="a7ab7656c715ebc0ab2632f35903f2a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ab7656c715ebc0ab2632f35903f2a42">&#9670;&nbsp;</a></span>TWFIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::TWFIFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0013: FIFO Transmit Watermark </p>

</div>
</div>
<a id="a1dea2d29f7d367f03e971a8cb9bf0059"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dea2d29f7d367f03e971a8cb9bf0059">&#9670;&nbsp;</a></span>WB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002A: CEA709.1-B WBASE </p>

</div>
</div>
<a id="a5fc0251bba4980051f8991db62e18c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc0251bba4980051f8991db62e18c2a">&#9670;&nbsp;</a></span>WF7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WF7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001D: 7816 Wait FD Register </p>

</div>
</div>
<a id="a3c5baa7756fc680009fd014c7ffb6a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5baa7756fc680009fd014c7ffb6a0f">&#9670;&nbsp;</a></span>WN7816</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WN7816</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001C: 7816 Wait N Register </p>

</div>
</div>
<a id="ac028c928dc9241242a6d7779cdca9c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac028c928dc9241242a6d7779cdca9c54">&#9670;&nbsp;</a></span>WP7816T0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816T0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 0000: (size=0001) </p>
<p>001B: 7816 Wait Parameter Register </p>

</div>
</div>
<a id="a1625db48274abc3bf18616664866b81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1625db48274abc3bf18616664866b81c">&#9670;&nbsp;</a></span>WP7816T1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t UART_Type::WP7816T1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001B: 7816 Wait Parameter Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:40 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
