Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jul  9 17:28:29 2024
| Host         : LAPTOP-6VNODD3K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     138         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (204)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (282)
5. checking no_input_delay (10)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (204)
--------------------------
 There are 138 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: reassemble (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_CONTADOR/coin_accumulation.total_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_CONTADOR/coin_accumulation.total_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_CONTADOR/coin_accumulation.total_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_CONTADOR/coin_accumulation.total_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_CONTADOR/coin_accumulation.total_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_PRECIO/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_PRECIO/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_PRECIO/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_PRECIO/FSM_sequential_present_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_PRECIO/FSM_sequential_present_state_reg[4]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: inst_SELECTION/FSM_onehot_present_state_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: inst_SELECTION/FSM_onehot_present_state_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: inst_SELECTION/FSM_onehot_present_state_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: inst_SELECTION/FSM_onehot_present_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (282)
--------------------------------------------------
 There are 282 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  302          inf        0.000                      0                  302           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           302 Endpoints
Min Delay           302 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.626ns  (logic 5.456ns (43.213%)  route 7.170ns (56.787%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.224     4.731    inst_DISPLAY/reset_IBUF
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     4.855 r  inst_DISPLAY/segments_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.443     5.298    inst_DISPLAY/segments_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     5.422 r  inst_DISPLAY/segments_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.589     6.011    inst_DISPLAY/segments_OBUF[2]
    SLICE_X0Y89          LUT5 (Prop_lut5_I0_O)        0.124     6.135 r  inst_DISPLAY/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.914     9.049    segments_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.626 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.626    segments[6]
    T10                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.315ns  (logic 5.310ns (43.123%)  route 7.004ns (56.877%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.227     4.734    inst_DISPLAY/reset_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I1_O)        0.124     4.858 r  inst_DISPLAY/segments_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.805     5.662    inst_DISPLAY/segments_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     5.786 r  inst_DISPLAY/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.973     8.759    segments_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.315 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.315    segments[5]
    R10                                                               r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.537ns  (logic 5.422ns (46.994%)  route 6.115ns (53.006%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.443     4.950    inst_DISPLAY/reset_IBUF
    SLICE_X1Y88          LUT5 (Prop_lut5_I4_O)        0.152     5.102 r  inst_DISPLAY/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.672     7.774    segments_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763    11.537 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.537    segments[1]
    T11                                                               r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.449ns  (logic 5.305ns (46.339%)  route 6.143ns (53.661%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.224     4.731    inst_DISPLAY/reset_IBUF
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124     4.855 r  inst_DISPLAY/segments_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.443     5.298    inst_DISPLAY/segments_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     5.422 r  inst_DISPLAY/segments_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.476     7.898    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.449 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.449    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 5.292ns (47.241%)  route 5.910ns (52.759%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.445     4.952    inst_DISPLAY/reset_IBUF
    SLICE_X0Y90          LUT6 (Prop_lut6_I1_O)        0.124     5.076 r  inst_DISPLAY/segments_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.798     5.874    inst_DISPLAY/segments_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I4_O)        0.124     5.998 r  inst_DISPLAY/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     7.665    segments_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.203 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.203    segments[0]
    L18                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_PRECIO/FSM_sequential_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.947ns  (logic 2.553ns (23.322%)  route 8.394ns (76.678%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=27, routed)          3.230     4.737    inst_ENTRADA/inst_EDGEDTCtR/reset_IBUF
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.118     4.855 f  inst_ENTRADA/inst_EDGEDTCtR/coin_accumulation.total[4]_i_7/O
                         net (fo=26, routed)          1.170     6.025    inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[2][1]_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I1_O)        0.326     6.351 f  inst_ENTRADA/inst_EDGEDTCtR/coin_accumulation.total[4]_i_4/O
                         net (fo=5, routed)           1.512     7.863    inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[1][1]_1
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.150     8.013 r  inst_ENTRADA/inst_EDGEDTCtR/coin_accumulation.total[4]_i_1/O
                         net (fo=8, routed)           1.253     9.266    inst_PRECIO/FSM_sequential_next_state_reg[1]_i_1_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.328     9.594 r  inst_PRECIO/FSM_sequential_next_state_reg[4]_i_8/O
                         net (fo=1, routed)           0.661    10.255    inst_PRECIO/FSM_sequential_next_state_reg[4]_i_8_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124    10.379 r  inst_PRECIO/FSM_sequential_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.568    10.947    inst_PRECIO/FSM_sequential_next_state_reg[4]_i_1_n_0
    SLICE_X9Y91          LDCE                                         r  inst_PRECIO/FSM_sequential_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_PRECIO/FSM_sequential_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.624ns  (logic 2.553ns (24.031%)  route 8.071ns (75.969%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.230     4.737    inst_ENTRADA/inst_EDGEDTCtR/reset_IBUF
    SLICE_X4Y89          LUT4 (Prop_lut4_I0_O)        0.118     4.855 r  inst_ENTRADA/inst_EDGEDTCtR/coin_accumulation.total[4]_i_7/O
                         net (fo=26, routed)          1.170     6.025    inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[2][1]_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I1_O)        0.326     6.351 r  inst_ENTRADA/inst_EDGEDTCtR/coin_accumulation.total[4]_i_4/O
                         net (fo=5, routed)           1.512     7.863    inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[1][1]_1
    SLICE_X6Y88          LUT5 (Prop_lut5_I4_O)        0.150     8.013 f  inst_ENTRADA/inst_EDGEDTCtR/coin_accumulation.total[4]_i_1/O
                         net (fo=8, routed)           1.031     9.044    inst_PRECIO/FSM_sequential_next_state_reg[1]_i_1_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I5_O)        0.328     9.372 r  inst_PRECIO/FSM_sequential_next_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.706    10.078    inst_PRECIO/FSM_sequential_next_state_reg[3]_i_3_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I2_O)        0.124    10.202 r  inst_PRECIO/FSM_sequential_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.422    10.624    inst_PRECIO/FSM_sequential_next_state_reg[3]_i_1_n_0
    SLICE_X9Y91          LDCE                                         r  inst_PRECIO/FSM_sequential_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.609ns  (logic 5.165ns (48.682%)  route 5.444ns (51.318%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.305     4.812    inst_CONTADOR/reset_IBUF
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.124     4.936 r  inst_CONTADOR/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.139     7.075    segments_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.609 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.609    segments[2]
    P15                                                               r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.580ns  (logic 5.352ns (50.587%)  route 5.228ns (49.413%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.143     4.650    inst_DISPLAY/reset_IBUF
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.150     4.800 r  inst_DISPLAY/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.085     6.885    segments_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    10.580 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.580    segments[4]
    K16                                                               r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.474ns  (logic 5.170ns (49.359%)  route 5.304ns (50.641%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.988     4.495    inst_DISPLAY/reset_IBUF
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     4.619 r  inst_DISPLAY/segments_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.316     6.935    segments_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.539    10.474 r  segments_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.474    segments[7]
    H15                                                               r  segments[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg[1][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE                         0.000     0.000 r  inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg[1][0]/C
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg[1][0]/Q
                         net (fo=1, routed)           0.116     0.257    inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg_n_0_[1][0]
    SLICE_X1Y86          FDCE                                         r  inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][0]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][0]/Q
                         net (fo=7, routed)           0.087     0.228    inst_ENTRADA/inst_DEBOUNCER/counter_reg_n_0_[3][0]
    SLICE_X6Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  inst_ENTRADA/inst_DEBOUNCER/counter[3][9]_i_1/O
                         net (fo=1, routed)           0.000     0.273    inst_ENTRADA/inst_DEBOUNCER/counter[3][9]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ENTRADA/inst_DEBOUNCER/btn_prev_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_ENTRADA/inst_DEBOUNCER/btn_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE                         0.000     0.000 r  inst_ENTRADA/inst_DEBOUNCER/btn_prev_reg[0]/C
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_ENTRADA/inst_DEBOUNCER/btn_prev_reg[0]/Q
                         net (fo=2, routed)           0.097     0.238    inst_ENTRADA/inst_DEBOUNCER/btn_prev_reg_n_0_[0]
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.045     0.283 r  inst_ENTRADA/inst_DEBOUNCER/btn_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    inst_ENTRADA/inst_DEBOUNCER/btn_out[0]_i_1_n_0
    SLICE_X5Y86          FDRE                                         r  inst_ENTRADA/inst_DEBOUNCER/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ENTRADA/inst_DEBOUNCER/btn_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE                         0.000     0.000 r  inst_ENTRADA/inst_DEBOUNCER/btn_out_reg[3]/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_ENTRADA/inst_DEBOUNCER/btn_out_reg[3]/Q
                         net (fo=2, routed)           0.121     0.285    inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[3][0]_0[0]
    SLICE_X6Y93          FDCE                                         r  inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE                         0.000     0.000 r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][1]/C
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][1]/Q
                         net (fo=6, routed)           0.111     0.252    inst_ENTRADA/inst_DEBOUNCER/counter_reg_n_0_[0][1]
    SLICE_X6Y86          LUT5 (Prop_lut5_I4_O)        0.045     0.297 r  inst_ENTRADA/inst_DEBOUNCER/counter[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.297    inst_ENTRADA/inst_DEBOUNCER/counter[0][3]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.952%)  route 0.094ns (31.048%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE                         0.000     0.000 r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][9]/C
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][9]/Q
                         net (fo=8, routed)           0.094     0.258    inst_ENTRADA/inst_DEBOUNCER/p_7_in
    SLICE_X7Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.303 r  inst_ENTRADA/inst_DEBOUNCER/counter[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    inst_ENTRADA/inst_DEBOUNCER/counter[3][0]_i_1_n_0
    SLICE_X7Y94          FDRE                                         r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ENTRADA/inst_DEBOUNCER/btn_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.892%)  route 0.166ns (54.108%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE                         0.000     0.000 r  inst_ENTRADA/inst_DEBOUNCER/btn_out_reg[0]/C
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_ENTRADA/inst_DEBOUNCER/btn_out_reg[0]/Q
                         net (fo=2, routed)           0.166     0.307    inst_ENTRADA/inst_EDGEDTCtR/D[0]
    SLICE_X6Y88          FDCE                                         r  inst_ENTRADA/inst_EDGEDTCtR/sreg_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.308%)  route 0.122ns (39.692%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE                         0.000     0.000 r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][5]/C
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][5]/Q
                         net (fo=5, routed)           0.122     0.263    inst_ENTRADA/inst_DEBOUNCER/counter_reg_n_0_[0][5]
    SLICE_X6Y86          LUT6 (Prop_lut6_I4_O)        0.045     0.308 r  inst_ENTRADA/inst_DEBOUNCER/counter[0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.308    inst_ENTRADA/inst_DEBOUNCER/counter[0][8]_i_1_n_0
    SLICE_X6Y86          FDRE                                         r  inst_ENTRADA/inst_DEBOUNCER/counter_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_ENTRADA/inst_SYNCHRNIZR/sync_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDCE                         0.000     0.000 r  inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg[1][1]/C
    SLICE_X1Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_ENTRADA/inst_SYNCHRNIZR/sreg_reg[1][1]/Q
                         net (fo=1, routed)           0.170     0.311    inst_ENTRADA/inst_SYNCHRNIZR/p_4_out[1]
    SLICE_X1Y83          FDCE                                         r  inst_ENTRADA/inst_SYNCHRNIZR/sync_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_PRECIO/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            inst_PRECIO/FSM_sequential_present_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.158ns (50.178%)  route 0.157ns (49.822%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          LDCE                         0.000     0.000 r  inst_PRECIO/FSM_sequential_next_state_reg[1]/G
    SLICE_X5Y91          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  inst_PRECIO/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.157     0.315    inst_PRECIO/next_state[1]
    SLICE_X6Y91          FDCE                                         r  inst_PRECIO/FSM_sequential_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





