timestamp=1573676592874

[~A]
E:/GIT/my_projects/FPGA/Verilog/card_driver/card_driver/card_driver/src/card_driver.v_SPI_cont.v_card_driver_tb.v=0*8882*11132
LastVerilogToplevel=card_driver_tb
ModifyID=3
Version=74

[$root]
A/$root=22|||1*16238
BinI32/$root=3*19824
SLP=3*19928
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c92163995cc2970adc9ab563a7f6243ab66a3

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|4|1*19524
BinI32/SPI_cont=3*25609
R=./../src/SPI_cont.v|4
SLP=3*26793
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a525245777907018ba76a245f12882ea5095a7b853d0

[card_driver]
A/card_driver=22|./../src/card_driver.v|4|1*16612
BinI32/card_driver=3*19996
R=./../src/card_driver.v|4
SLP=3*23307
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|a91b6b67e0d9e50f3d4694afec1462a1dcd9f7860d1f1a443ae37d28cc678186c67e062f93a2f49909b80e2ac812429f

[card_driver_tb]
A/card_driver_tb=22|./../src/card_driver_tb.v|4|1*21913
BinI32/card_driver_tb=3*27767
R=./../src/card_driver_tb.v|4
SLP=3*29172
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|93f1360f38d040c0880042776ffd0ac37c8bd9114cc6d58f2a7523586a55f4288027fedaf6772b2bc659642dd214120d

[~MFT]
0=8|0card_driver.mgf|11132|5784
1=8|1card_driver.mgf|21913|16238
3=16|3card_driver.mgf|29172|19824

[~U]
$root=12|0*7850|
SPI_cont=12|0*8369|
card_driver=12|0*8048|
card_driver_tb=12|0*8653||0x10
