module mux_4x1 (y,i,s);
  input[0:3]i;
  input[0:1]s;
  output reg y;
  
  always@(*)
    begin 
      
      case(s)
        
        2'd0 : y=i[0];
        2'd1 : y=i[1];
        2'd2 : y=i[2];
        2'd3 : y=i[3];
        default : $display("error");
      endcase
      
      end
endmodule
