<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v</a>
defines: 
time_elapsed: 1.164s
ram usage: 37076 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpqfflc62h/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v:3</a>: No timescale set for &#34;tb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v:3</a>: Compile module &#34;work@tb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html#l-3" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v:3</a>: Top level module &#34;work@tb&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v:27</a>: Cannot find a module definition for &#34;work@tb::lfsr_updown&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpqfflc62h/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_tb
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpqfflc62h/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpqfflc62h/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@tb)
 |vpiName:work@tb
 |uhdmallPackages:
 \_package: builtin, parent:work@tb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@tb, file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v</a>, line:3, parent:work@tb
   |vpiDefName:work@tb
   |vpiFullName:work@tb
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:12
       |vpiFullName:work@tb
       |vpiStmt:
       \_sys_func_call: ($monitor), line:13
         |vpiName:$monitor
         |vpiArgument:
         \_constant: , line:13
           |vpiConstType:6
           |vpiDecompile:&#34;rst %b en %b updown %b cnt %b overflow %b&#34;
           |vpiSize:43
           |STRING:&#34;rst %b en %b updown %b cnt %b overflow %b&#34;
         |vpiArgument:
         \_ref_obj: (reset), line:14
           |vpiName:reset
         |vpiArgument:
         \_ref_obj: (enable), line:14
           |vpiName:enable
         |vpiArgument:
         \_ref_obj: (up_down), line:14
           |vpiName:up_down
         |vpiArgument:
         \_ref_obj: (count), line:14
           |vpiName:count
         |vpiArgument:
         \_ref_obj: (overflow), line:14
           |vpiName:overflow
       |vpiStmt:
       \_assignment: , line:15
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:15
           |vpiName:clk
           |vpiFullName:work@tb.clk
         |vpiRhs:
         \_constant: , line:15
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:16
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (reset), line:16
           |vpiName:reset
           |vpiFullName:work@tb.reset
         |vpiRhs:
         \_constant: , line:16
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:17
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (enable), line:17
           |vpiName:enable
           |vpiFullName:work@tb.enable
         |vpiRhs:
         \_constant: , line:17
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:18
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (up_down), line:18
           |vpiName:up_down
           |vpiFullName:work@tb.up_down
         |vpiRhs:
         \_constant: , line:18
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_delay_control: , line:19
         |#10
         |vpiStmt:
         \_assignment: , line:19
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (reset), line:19
             |vpiName:reset
             |vpiFullName:work@tb.reset
           |vpiRhs:
           \_constant: , line:19
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiStmt:
       \_delay_control: , line:20
         |#1
         |vpiStmt:
         \_assignment: , line:20
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (enable), line:20
             |vpiName:enable
             |vpiFullName:work@tb.enable
           |vpiRhs:
           \_constant: , line:20
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:21
         |#20
         |vpiStmt:
         \_assignment: , line:21
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (up_down), line:21
             |vpiName:up_down
             |vpiFullName:work@tb.up_down
           |vpiRhs:
           \_constant: , line:21
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
       |vpiStmt:
       \_delay_control: , line:22
         |#30
         |vpiStmt:
         \_sys_func_call: ($finish), line:22
           |vpiName:$finish
   |vpiProcess:
   \_always: , line:25
     |vpiAlwaysType:1
     |vpiStmt:
     \_delay_control: , line:25
       |#1
       |vpiStmt:
       \_assignment: , line:25
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:25
           |vpiName:clk
           |vpiFullName:work@tb.clk
         |vpiRhs:
         \_operation: , line:25
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (clk), line:25
             |vpiName:clk
             |vpiFullName:work@tb.clk
   |vpiNet:
   \_logic_net: (clk), line:4
     |vpiName:clk
     |vpiFullName:work@tb.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (reset), line:5
     |vpiName:reset
     |vpiFullName:work@tb.reset
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (enable), line:6
     |vpiName:enable
     |vpiFullName:work@tb.enable
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (up_down), line:7
     |vpiName:up_down
     |vpiFullName:work@tb.up_down
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (count), line:9
     |vpiName:count
     |vpiFullName:work@tb.count
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (overflow), line:10
     |vpiName:overflow
     |vpiFullName:work@tb.overflow
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@tb (work@tb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v</a>, line:3
   |vpiDefName:work@tb
   |vpiName:work@tb
   |vpiModule:
   \_module: work@tb::lfsr_updown (U), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v</a>, line:27, parent:work@tb
     |vpiDefName:work@tb::lfsr_updown
     |vpiName:U
     |vpiFullName:work@tb.U
     |vpiPort:
     \_port: (clk), parent:U
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:28
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:4, parent:work@tb
           |vpiName:clk
           |vpiFullName:work@tb.clk
           |vpiNetType:48
     |vpiPort:
     \_port: (reset), parent:U
       |vpiName:reset
       |vpiHighConn:
       \_ref_obj: (reset), line:29
         |vpiName:reset
         |vpiActual:
         \_logic_net: (reset), line:5, parent:work@tb
           |vpiName:reset
           |vpiFullName:work@tb.reset
           |vpiNetType:48
     |vpiPort:
     \_port: (enable), parent:U
       |vpiName:enable
       |vpiHighConn:
       \_ref_obj: (enable), line:30
         |vpiName:enable
         |vpiActual:
         \_logic_net: (enable), line:6, parent:work@tb
           |vpiName:enable
           |vpiFullName:work@tb.enable
           |vpiNetType:48
     |vpiPort:
     \_port: (up_down), parent:U
       |vpiName:up_down
       |vpiHighConn:
       \_ref_obj: (up_down), line:31
         |vpiName:up_down
         |vpiActual:
         \_logic_net: (up_down), line:7, parent:work@tb
           |vpiName:up_down
           |vpiFullName:work@tb.up_down
           |vpiNetType:48
     |vpiPort:
     \_port: (count), parent:U
       |vpiName:count
       |vpiHighConn:
       \_ref_obj: (count), line:32
         |vpiName:count
         |vpiActual:
         \_logic_net: (count), line:9, parent:work@tb
           |vpiName:count
           |vpiFullName:work@tb.count
           |vpiNetType:1
           |vpiRange:
           \_range: , line:9
             |vpiLeftRange:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:9
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (overflow), parent:U
       |vpiName:overflow
       |vpiHighConn:
       \_ref_obj: (overflow), line:33
         |vpiName:overflow
         |vpiActual:
         \_logic_net: (overflow), line:10, parent:work@tb
           |vpiName:overflow
           |vpiFullName:work@tb.overflow
           |vpiNetType:1
     |vpiInstance:
     \_module: work@tb (work@tb), file:<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/lfsr_updown_tb.v</a>, line:3
   |vpiNet:
   \_logic_net: (clk), line:4, parent:work@tb
   |vpiNet:
   \_logic_net: (reset), line:5, parent:work@tb
   |vpiNet:
   \_logic_net: (enable), line:6, parent:work@tb
   |vpiNet:
   \_logic_net: (up_down), line:7, parent:work@tb
   |vpiNet:
   \_logic_net: (count), line:9, parent:work@tb
   |vpiNet:
   \_logic_net: (overflow), line:10, parent:work@tb
Object: \work_tb of type 3000
Object: \work_tb of type 32
Object: \U of type 32
Object: \clk of type 44
Object: \reset of type 44
Object: \enable of type 44
Object: \up_down of type 44
Object: \count of type 44
Object: \overflow of type 44
Object: \clk of type 36
Object: \reset of type 36
Object: \enable of type 36
Object: \up_down of type 36
Object: \count of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \overflow of type 36
Object: \work_tb of type 32
Object:  of type 24
Object:  of type 4
Object: \$monitor of type 56
Object:  of type 7
Object: \reset of type 608
Object: \enable of type 608
Object: \up_down of type 608
Object: \count of type 608
Object: \overflow of type 608
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 3
Object: \reset of type 608
Object:  of type 7
Object:  of type 3
Object: \enable of type 608
Object:  of type 7
Object:  of type 3
Object: \up_down of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>