// Halima Diyauddeen — 2026 — Ripple Carry Adder (DUT)

/*
 * Module Name : ripple_carry_adder
 * Modeling    : Structural
 * Description : Design Under Test (DUT)
 */

module ripple_carry_adder (

    input  [3:0] a,
    input  [3:0] b,
    input        cin,

    output [3:0] sum,
    output       carry
);

    // Internal wires
    wire c1;
    wire c2;
    wire c3;

    // Full Adder 0
    full_adder fa0 (
        .a(a[0]),
        .b(b[0]),
        .cin(cin),
        .sum(sum[0]),
        .carry(c1)
    );

    // Full Adder 1
    full_adder fa1 (
        .a(a[1]),
        .b(b[1]),
        .cin(c1),
        .sum(sum[1]),
        .carry(c2)
    );

    // Full Adder 2
    full_adder fa2 (
        .a(a[2]),
        .b(b[2]),
        .cin(c2),
        .sum(sum[2]),
        .carry(c3)
    );

    // Full Adder 3
    full_adder fa3 (
        .a(a[3]),
        .b(b[3]),
        .cin(c3),
        .sum(sum[3]),
        .carry(carry)
    );

endmodule
