Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 23 09:36:14 2023
| Host         : TXAVM001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soda_machine_wrapper_timing_summary_routed.rpt -pb soda_machine_wrapper_timing_summary_routed.pb -rpx soda_machine_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : soda_machine_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  509         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (509)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1357)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (509)
--------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 183 register/latch pins with no clock driven by root clock pin: freq_div_10khz/clkout_reg/Q (HIGH)

 There are 307 register/latch pins with no clock driven by root clock pin: freq_div_10mhz/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1357)
---------------------------------------------------
 There are 1357 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1364          inf        0.000                      0                 1364           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1364 Endpoints
Min Delay          1364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[mosi]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.934ns  (logic 2.192ns (9.994%)  route 19.742ns (90.006%))
  Logic Levels:           15  (FDCE=1 LUT3=3 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         2.964     3.420    oled/current_state_reg[sent_characters]_0
    SLICE_X26Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.544 r  oled/current_state[characters][0][11][1]_i_2/O
                         net (fo=121, routed)         2.359     5.903    oled/current_state[characters][0][11][1]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.027 r  oled/current_state[spi_byte][7]_i_545/O
                         net (fo=1, routed)           0.813     6.840    oled/current_state[spi_byte][7]_i_545_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.964 r  oled/current_state[spi_byte][7]_i_455/O
                         net (fo=1, routed)           1.032     7.996    oled/current_state[spi_byte][7]_i_455_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.120 r  oled/current_state[spi_byte][7]_i_335/O
                         net (fo=5, routed)           1.405     9.526    oled/current_state[spi_byte][7]_i_335_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.650 f  oled/current_state[spi_byte][7]_i_139/O
                         net (fo=127, routed)         3.105    12.755    oled/current_state[spi_byte][7]_i_139_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    12.879 r  oled/current_state[spi_byte][3]_i_66/O
                         net (fo=10, routed)          1.224    14.103    oled/current_state[spi_byte][3]_i_66_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I3_O)        0.124    14.227 f  oled/current_state[spi_byte][7]_i_81/O
                         net (fo=3, routed)           1.198    15.426    oled/current_state[spi_byte][7]_i_81_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.124    15.550 f  oled/current_state[spi_byte][3]_i_34/O
                         net (fo=1, routed)           1.042    16.592    oled/current_state[spi_byte][3]_i_34_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.716 f  oled/current_state[spi_byte][3]_i_15/O
                         net (fo=1, routed)           1.107    17.823    oled/current_state[spi_byte][3]_i_15_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.947 r  oled/current_state[spi_byte][3]_i_8/O
                         net (fo=2, routed)           0.823    18.770    oled/current_state[spi_byte][3]_i_8_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    18.894 r  oled/current_state[spi_byte][3]_i_5/O
                         net (fo=4, routed)           0.909    19.803    oled/current_state[spi_byte][3]_i_5_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.927 f  oled/current_state[spi_byte][2]_i_3/O
                         net (fo=2, routed)           0.913    20.840    oled/current_state[spi_byte][2]_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.964 f  oled/current_state[mosi]_i_4/O
                         net (fo=1, routed)           0.846    21.810    oled/current_state[mosi]_i_4_n_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124    21.934 r  oled/current_state[mosi]_i_2/O
                         net (fo=1, routed)           0.000    21.934    oled/current_state[mosi]_i_2_n_0
    SLICE_X39Y44         FDRE                                         r  oled/current_state_reg[mosi]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[spi_byte][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.003ns  (logic 2.068ns (9.846%)  route 18.935ns (90.154%))
  Logic Levels:           14  (FDCE=1 LUT3=3 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         2.964     3.420    oled/current_state_reg[sent_characters]_0
    SLICE_X26Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.544 r  oled/current_state[characters][0][11][1]_i_2/O
                         net (fo=121, routed)         2.359     5.903    oled/current_state[characters][0][11][1]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.027 r  oled/current_state[spi_byte][7]_i_545/O
                         net (fo=1, routed)           0.813     6.840    oled/current_state[spi_byte][7]_i_545_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.964 r  oled/current_state[spi_byte][7]_i_455/O
                         net (fo=1, routed)           1.032     7.996    oled/current_state[spi_byte][7]_i_455_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.120 r  oled/current_state[spi_byte][7]_i_335/O
                         net (fo=5, routed)           1.405     9.526    oled/current_state[spi_byte][7]_i_335_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.650 f  oled/current_state[spi_byte][7]_i_139/O
                         net (fo=127, routed)         3.105    12.755    oled/current_state[spi_byte][7]_i_139_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    12.879 r  oled/current_state[spi_byte][3]_i_66/O
                         net (fo=10, routed)          1.224    14.103    oled/current_state[spi_byte][3]_i_66_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I3_O)        0.124    14.227 f  oled/current_state[spi_byte][7]_i_81/O
                         net (fo=3, routed)           1.198    15.426    oled/current_state[spi_byte][7]_i_81_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.124    15.550 f  oled/current_state[spi_byte][3]_i_34/O
                         net (fo=1, routed)           1.042    16.592    oled/current_state[spi_byte][3]_i_34_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.716 f  oled/current_state[spi_byte][3]_i_15/O
                         net (fo=1, routed)           1.107    17.823    oled/current_state[spi_byte][3]_i_15_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.947 r  oled/current_state[spi_byte][3]_i_8/O
                         net (fo=2, routed)           0.823    18.770    oled/current_state[spi_byte][3]_i_8_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    18.894 r  oled/current_state[spi_byte][3]_i_5/O
                         net (fo=4, routed)           0.909    19.803    oled/current_state[spi_byte][3]_i_5_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I3_O)        0.124    19.927 f  oled/current_state[spi_byte][2]_i_3/O
                         net (fo=2, routed)           0.952    20.879    oled/current_state[spi_byte][2]_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.124    21.003 r  oled/current_state[spi_byte][2]_i_1/O
                         net (fo=1, routed)           0.000    21.003    oled/p_2_out[2]
    SLICE_X36Y43         FDRE                                         r  oled/current_state_reg[spi_byte][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[spi_byte][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.928ns  (logic 2.068ns (9.882%)  route 18.860ns (90.118%))
  Logic Levels:           14  (FDCE=1 LUT3=3 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         2.964     3.420    oled/current_state_reg[sent_characters]_0
    SLICE_X26Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.544 r  oled/current_state[characters][0][11][1]_i_2/O
                         net (fo=121, routed)         2.359     5.903    oled/current_state[characters][0][11][1]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.027 r  oled/current_state[spi_byte][7]_i_545/O
                         net (fo=1, routed)           0.813     6.840    oled/current_state[spi_byte][7]_i_545_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.964 r  oled/current_state[spi_byte][7]_i_455/O
                         net (fo=1, routed)           1.032     7.996    oled/current_state[spi_byte][7]_i_455_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.120 r  oled/current_state[spi_byte][7]_i_335/O
                         net (fo=5, routed)           1.405     9.526    oled/current_state[spi_byte][7]_i_335_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.650 f  oled/current_state[spi_byte][7]_i_139/O
                         net (fo=127, routed)         3.105    12.755    oled/current_state[spi_byte][7]_i_139_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    12.879 r  oled/current_state[spi_byte][3]_i_66/O
                         net (fo=10, routed)          1.224    14.103    oled/current_state[spi_byte][3]_i_66_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I3_O)        0.124    14.227 f  oled/current_state[spi_byte][7]_i_81/O
                         net (fo=3, routed)           1.198    15.426    oled/current_state[spi_byte][7]_i_81_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.124    15.550 f  oled/current_state[spi_byte][3]_i_34/O
                         net (fo=1, routed)           1.042    16.592    oled/current_state[spi_byte][3]_i_34_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.716 f  oled/current_state[spi_byte][3]_i_15/O
                         net (fo=1, routed)           1.107    17.823    oled/current_state[spi_byte][3]_i_15_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.947 r  oled/current_state[spi_byte][3]_i_8/O
                         net (fo=2, routed)           0.823    18.770    oled/current_state[spi_byte][3]_i_8_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    18.894 r  oled/current_state[spi_byte][3]_i_5/O
                         net (fo=4, routed)           0.832    19.726    oled/current_state[spi_byte][3]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I3_O)        0.124    19.850 r  oled/current_state[spi_byte][1]_i_4/O
                         net (fo=3, routed)           0.954    20.804    oled/current_state[spi_byte][1]_i_4_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.928 r  oled/current_state[spi_byte][0]_i_1/O
                         net (fo=1, routed)           0.000    20.928    oled/p_2_out[0]
    SLICE_X38Y43         FDRE                                         r  oled/current_state_reg[spi_byte][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[spi_byte][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.748ns  (logic 2.068ns (9.967%)  route 18.679ns (90.033%))
  Logic Levels:           14  (FDCE=1 LUT3=3 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         2.964     3.420    oled/current_state_reg[sent_characters]_0
    SLICE_X26Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.544 r  oled/current_state[characters][0][11][1]_i_2/O
                         net (fo=121, routed)         2.359     5.903    oled/current_state[characters][0][11][1]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.027 r  oled/current_state[spi_byte][7]_i_545/O
                         net (fo=1, routed)           0.813     6.840    oled/current_state[spi_byte][7]_i_545_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.964 r  oled/current_state[spi_byte][7]_i_455/O
                         net (fo=1, routed)           1.032     7.996    oled/current_state[spi_byte][7]_i_455_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.120 r  oled/current_state[spi_byte][7]_i_335/O
                         net (fo=5, routed)           1.405     9.526    oled/current_state[spi_byte][7]_i_335_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.650 f  oled/current_state[spi_byte][7]_i_139/O
                         net (fo=127, routed)         3.105    12.755    oled/current_state[spi_byte][7]_i_139_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    12.879 r  oled/current_state[spi_byte][3]_i_66/O
                         net (fo=10, routed)          1.224    14.103    oled/current_state[spi_byte][3]_i_66_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I3_O)        0.124    14.227 f  oled/current_state[spi_byte][7]_i_81/O
                         net (fo=3, routed)           1.198    15.426    oled/current_state[spi_byte][7]_i_81_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.124    15.550 f  oled/current_state[spi_byte][3]_i_34/O
                         net (fo=1, routed)           1.042    16.592    oled/current_state[spi_byte][3]_i_34_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.716 f  oled/current_state[spi_byte][3]_i_15/O
                         net (fo=1, routed)           1.107    17.823    oled/current_state[spi_byte][3]_i_15_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.947 r  oled/current_state[spi_byte][3]_i_8/O
                         net (fo=2, routed)           0.823    18.770    oled/current_state[spi_byte][3]_i_8_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    18.894 r  oled/current_state[spi_byte][3]_i_5/O
                         net (fo=4, routed)           0.832    19.726    oled/current_state[spi_byte][3]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I3_O)        0.124    19.850 r  oled/current_state[spi_byte][1]_i_4/O
                         net (fo=3, routed)           0.774    20.623    oled/current_state[spi_byte][1]_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I2_O)        0.124    20.747 r  oled/current_state[spi_byte][1]_i_1/O
                         net (fo=1, routed)           0.000    20.747    oled/p_2_out[1]
    SLICE_X37Y42         FDRE                                         r  oled/current_state_reg[spi_byte][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[spi_byte][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.600ns  (logic 2.068ns (10.039%)  route 18.532ns (89.961%))
  Logic Levels:           14  (FDCE=1 LUT3=3 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         2.964     3.420    oled/current_state_reg[sent_characters]_0
    SLICE_X26Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.544 r  oled/current_state[characters][0][11][1]_i_2/O
                         net (fo=121, routed)         2.359     5.903    oled/current_state[characters][0][11][1]_i_2_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I1_O)        0.124     6.027 r  oled/current_state[spi_byte][7]_i_545/O
                         net (fo=1, routed)           0.813     6.840    oled/current_state[spi_byte][7]_i_545_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124     6.964 r  oled/current_state[spi_byte][7]_i_455/O
                         net (fo=1, routed)           1.032     7.996    oled/current_state[spi_byte][7]_i_455_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.120 r  oled/current_state[spi_byte][7]_i_335/O
                         net (fo=5, routed)           1.405     9.526    oled/current_state[spi_byte][7]_i_335_n_0
    SLICE_X31Y37         LUT3 (Prop_lut3_I0_O)        0.124     9.650 f  oled/current_state[spi_byte][7]_i_139/O
                         net (fo=127, routed)         3.105    12.755    oled/current_state[spi_byte][7]_i_139_n_0
    SLICE_X32Y41         LUT3 (Prop_lut3_I2_O)        0.124    12.879 r  oled/current_state[spi_byte][3]_i_66/O
                         net (fo=10, routed)          1.224    14.103    oled/current_state[spi_byte][3]_i_66_n_0
    SLICE_X28Y39         LUT5 (Prop_lut5_I3_O)        0.124    14.227 f  oled/current_state[spi_byte][7]_i_81/O
                         net (fo=3, routed)           1.198    15.426    oled/current_state[spi_byte][7]_i_81_n_0
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.124    15.550 f  oled/current_state[spi_byte][3]_i_34/O
                         net (fo=1, routed)           1.042    16.592    oled/current_state[spi_byte][3]_i_34_n_0
    SLICE_X29Y40         LUT6 (Prop_lut6_I5_O)        0.124    16.716 f  oled/current_state[spi_byte][3]_i_15/O
                         net (fo=1, routed)           1.107    17.823    oled/current_state[spi_byte][3]_i_15_n_0
    SLICE_X32Y42         LUT6 (Prop_lut6_I0_O)        0.124    17.947 r  oled/current_state[spi_byte][3]_i_8/O
                         net (fo=2, routed)           0.823    18.770    oled/current_state[spi_byte][3]_i_8_n_0
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.124    18.894 r  oled/current_state[spi_byte][3]_i_5/O
                         net (fo=4, routed)           0.650    19.544    oled/current_state[spi_byte][3]_i_5_n_0
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.124    19.668 f  oled/current_state[spi_byte][3]_i_3/O
                         net (fo=2, routed)           0.808    20.476    oled/current_state[spi_byte][3]_i_3_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.600 r  oled/current_state[spi_byte][3]_i_1/O
                         net (fo=1, routed)           0.000    20.600    oled/p_2_out[3]
    SLICE_X36Y44         FDRE                                         r  oled/current_state_reg[spi_byte][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[spi_byte][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.794ns  (logic 2.174ns (10.983%)  route 17.620ns (89.017%))
  Logic Levels:           13  (FDCE=1 LUT3=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         3.385     3.841    oled/current_state_reg[sent_characters]_0
    SLICE_X27Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.965 r  oled/current_state[characters][0][11][5]_i_2/O
                         net (fo=121, routed)         3.284     7.250    oled/current_state[characters][0][11][5]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.374 r  oled/current_state[spi_byte][7]_i_397/O
                         net (fo=1, routed)           0.670     8.044    oled/current_state[spi_byte][7]_i_397_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.168 f  oled/current_state[spi_byte][7]_i_264/O
                         net (fo=2, routed)           0.989     9.157    oled/current_state[spi_byte][7]_i_264_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.281 f  oled/current_state[spi_byte][7]_i_109/O
                         net (fo=4, routed)           0.840    10.120    oled/current_state[spi_byte][7]_i_109_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.244 f  oled/current_state[spi_byte][3]_i_50/O
                         net (fo=31, routed)          2.199    12.443    oled/current_state[spi_byte][3]_i_50_n_0
    SLICE_X24Y42         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  oled/current_state[spi_byte][7]_i_169/O
                         net (fo=6, routed)           1.960    14.527    oled/current_state[spi_byte][7]_i_169_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.152    14.679 f  oled/current_state[spi_byte][7]_i_66/O
                         net (fo=1, routed)           0.601    15.280    oled/current_state[spi_byte][7]_i_66_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.326    15.606 f  oled/current_state[spi_byte][7]_i_25/O
                         net (fo=1, routed)           0.706    16.312    oled/current_state[spi_byte][7]_i_25_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I3_O)        0.124    16.436 r  oled/current_state[spi_byte][7]_i_14/O
                         net (fo=1, routed)           0.800    17.236    oled/current_state[spi_byte][7]_i_14_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.124    17.360 r  oled/current_state[spi_byte][7]_i_6/O
                         net (fo=5, routed)           0.819    18.179    oled/current_state[spi_byte][7]_i_6_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.303 f  oled/current_state[spi_byte][7]_i_2/O
                         net (fo=4, routed)           0.977    19.280    oled/current_state[spi_byte][7]_i_2_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124    19.404 r  oled/current_state[spi_byte][6]_i_2/O
                         net (fo=2, routed)           0.390    19.794    oled/p_2_out[6]
    SLICE_X38Y44         FDRE                                         r  oled/current_state_reg[spi_byte][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[spi_byte][5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.567ns  (logic 2.174ns (11.110%)  route 17.393ns (88.890%))
  Logic Levels:           13  (FDCE=1 LUT3=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         3.385     3.841    oled/current_state_reg[sent_characters]_0
    SLICE_X27Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.965 r  oled/current_state[characters][0][11][5]_i_2/O
                         net (fo=121, routed)         3.284     7.250    oled/current_state[characters][0][11][5]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.374 r  oled/current_state[spi_byte][7]_i_397/O
                         net (fo=1, routed)           0.670     8.044    oled/current_state[spi_byte][7]_i_397_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.168 f  oled/current_state[spi_byte][7]_i_264/O
                         net (fo=2, routed)           0.989     9.157    oled/current_state[spi_byte][7]_i_264_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.281 f  oled/current_state[spi_byte][7]_i_109/O
                         net (fo=4, routed)           0.840    10.120    oled/current_state[spi_byte][7]_i_109_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.244 f  oled/current_state[spi_byte][3]_i_50/O
                         net (fo=31, routed)          2.199    12.443    oled/current_state[spi_byte][3]_i_50_n_0
    SLICE_X24Y42         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  oled/current_state[spi_byte][7]_i_169/O
                         net (fo=6, routed)           1.960    14.527    oled/current_state[spi_byte][7]_i_169_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.152    14.679 f  oled/current_state[spi_byte][7]_i_66/O
                         net (fo=1, routed)           0.601    15.280    oled/current_state[spi_byte][7]_i_66_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.326    15.606 f  oled/current_state[spi_byte][7]_i_25/O
                         net (fo=1, routed)           0.706    16.312    oled/current_state[spi_byte][7]_i_25_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I3_O)        0.124    16.436 r  oled/current_state[spi_byte][7]_i_14/O
                         net (fo=1, routed)           0.800    17.236    oled/current_state[spi_byte][7]_i_14_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.124    17.360 r  oled/current_state[spi_byte][7]_i_6/O
                         net (fo=5, routed)           0.819    18.179    oled/current_state[spi_byte][7]_i_6_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.303 f  oled/current_state[spi_byte][7]_i_2/O
                         net (fo=4, routed)           1.140    19.443    oled/current_state[spi_byte][7]_i_2_n_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I3_O)        0.124    19.567 r  oled/current_state[spi_byte][5]_i_2/O
                         net (fo=2, routed)           0.000    19.567    oled/p_2_out[5]
    SLICE_X38Y44         FDRE                                         r  oled/current_state_reg[spi_byte][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[spi_byte][7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.379ns  (logic 2.174ns (11.218%)  route 17.205ns (88.782%))
  Logic Levels:           13  (FDCE=1 LUT3=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         3.385     3.841    oled/current_state_reg[sent_characters]_0
    SLICE_X27Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.965 r  oled/current_state[characters][0][11][5]_i_2/O
                         net (fo=121, routed)         3.284     7.250    oled/current_state[characters][0][11][5]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.374 r  oled/current_state[spi_byte][7]_i_397/O
                         net (fo=1, routed)           0.670     8.044    oled/current_state[spi_byte][7]_i_397_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.168 f  oled/current_state[spi_byte][7]_i_264/O
                         net (fo=2, routed)           0.989     9.157    oled/current_state[spi_byte][7]_i_264_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.281 f  oled/current_state[spi_byte][7]_i_109/O
                         net (fo=4, routed)           0.840    10.120    oled/current_state[spi_byte][7]_i_109_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.244 f  oled/current_state[spi_byte][3]_i_50/O
                         net (fo=31, routed)          2.199    12.443    oled/current_state[spi_byte][3]_i_50_n_0
    SLICE_X24Y42         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  oled/current_state[spi_byte][7]_i_169/O
                         net (fo=6, routed)           1.960    14.527    oled/current_state[spi_byte][7]_i_169_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.152    14.679 f  oled/current_state[spi_byte][7]_i_66/O
                         net (fo=1, routed)           0.601    15.280    oled/current_state[spi_byte][7]_i_66_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.326    15.606 f  oled/current_state[spi_byte][7]_i_25/O
                         net (fo=1, routed)           0.706    16.312    oled/current_state[spi_byte][7]_i_25_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I3_O)        0.124    16.436 r  oled/current_state[spi_byte][7]_i_14/O
                         net (fo=1, routed)           0.800    17.236    oled/current_state[spi_byte][7]_i_14_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.124    17.360 r  oled/current_state[spi_byte][7]_i_6/O
                         net (fo=5, routed)           0.819    18.179    oled/current_state[spi_byte][7]_i_6_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I1_O)        0.124    18.303 f  oled/current_state[spi_byte][7]_i_2/O
                         net (fo=4, routed)           0.952    19.255    oled/current_state[spi_byte][7]_i_2_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.124    19.379 r  oled/current_state[spi_byte][7]_i_1/O
                         net (fo=1, routed)           0.000    19.379    oled/p_2_out[7]
    SLICE_X36Y44         FDRE                                         r  oled/current_state_reg[spi_byte][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            oled/current_state_reg[spi_byte][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.379ns  (logic 2.174ns (11.218%)  route 17.205ns (88.782%))
  Logic Levels:           13  (FDCE=1 LUT3=2 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDCE                         0.000     0.000 r  characters_valid_reg/C
    SLICE_X37Y35         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  characters_valid_reg/Q
                         net (fo=127, routed)         3.385     3.841    oled/current_state_reg[sent_characters]_0
    SLICE_X27Y23         LUT3 (Prop_lut3_I1_O)        0.124     3.965 r  oled/current_state[characters][0][11][5]_i_2/O
                         net (fo=121, routed)         3.284     7.250    oled/current_state[characters][0][11][5]_i_2_n_0
    SLICE_X34Y36         LUT5 (Prop_lut5_I3_O)        0.124     7.374 r  oled/current_state[spi_byte][7]_i_397/O
                         net (fo=1, routed)           0.670     8.044    oled/current_state[spi_byte][7]_i_397_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.168 f  oled/current_state[spi_byte][7]_i_264/O
                         net (fo=2, routed)           0.989     9.157    oled/current_state[spi_byte][7]_i_264_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.124     9.281 f  oled/current_state[spi_byte][7]_i_109/O
                         net (fo=4, routed)           0.840    10.120    oled/current_state[spi_byte][7]_i_109_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    10.244 f  oled/current_state[spi_byte][3]_i_50/O
                         net (fo=31, routed)          2.199    12.443    oled/current_state[spi_byte][3]_i_50_n_0
    SLICE_X24Y42         LUT3 (Prop_lut3_I2_O)        0.124    12.567 r  oled/current_state[spi_byte][7]_i_169/O
                         net (fo=6, routed)           1.960    14.527    oled/current_state[spi_byte][7]_i_169_n_0
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.152    14.679 f  oled/current_state[spi_byte][7]_i_66/O
                         net (fo=1, routed)           0.601    15.280    oled/current_state[spi_byte][7]_i_66_n_0
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.326    15.606 f  oled/current_state[spi_byte][7]_i_25/O
                         net (fo=1, routed)           0.706    16.312    oled/current_state[spi_byte][7]_i_25_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I3_O)        0.124    16.436 r  oled/current_state[spi_byte][7]_i_14/O
                         net (fo=1, routed)           0.800    17.236    oled/current_state[spi_byte][7]_i_14_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I5_O)        0.124    17.360 r  oled/current_state[spi_byte][7]_i_6/O
                         net (fo=5, routed)           0.820    18.180    oled/current_state[spi_byte][7]_i_6_n_0
    SLICE_X35Y41         LUT6 (Prop_lut6_I4_O)        0.124    18.304 f  oled/current_state[spi_byte][4]_i_3/O
                         net (fo=1, routed)           0.951    19.255    oled/current_state[spi_byte][4]_i_3_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.379 r  oled/current_state[spi_byte][4]_i_1/O
                         net (fo=1, routed)           0.000    19.379    oled/p_2_out[4]
    SLICE_X37Y43         FDRE                                         r  oled/current_state_reg[spi_byte][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/current_state_reg[captured_characters]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled/current_state_reg[sck]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.884ns  (logic 1.950ns (16.409%)  route 9.934ns (83.591%))
  Logic Levels:           8  (FDRE=1 LUT2=2 LUT4=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE                         0.000     0.000 r  oled/current_state_reg[captured_characters]_rep__0/C
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  oled/current_state_reg[captured_characters]_rep__0/Q
                         net (fo=121, routed)         4.393     4.812    oled/current_state_reg[captured_characters]_rep__0_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I1_O)        0.325     5.137 r  oled/current_state[wait_counter][31]_i_3/O
                         net (fo=22, routed)          1.280     6.418    oled/current_state[wait_counter][31]_i_3_n_0
    SLICE_X40Y46         LUT4 (Prop_lut4_I0_O)        0.350     6.768 r  oled/current_state[spi_bytes_sent][2]_i_7/O
                         net (fo=5, routed)           0.841     7.608    oled/current_state[spi_bytes_sent][2]_i_7_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I4_O)        0.332     7.940 f  oled/current_state[spi_bytes_sent][2]_i_4/O
                         net (fo=2, routed)           0.678     8.618    oled/current_state[spi_bytes_sent][2]_i_4_n_0
    SLICE_X39Y45         LUT6 (Prop_lut6_I3_O)        0.124     8.742 f  oled/current_state[spi_bytes_sent][0]_i_5/O
                         net (fo=3, routed)           0.840     9.582    oled/current_state[spi_bytes_sent][0]_i_5_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.124     9.706 f  oled/current_state[spi_bit_valid]_i_2/O
                         net (fo=3, routed)           0.683    10.389    oled/current_state[spi_bit_valid]_i_1_n_0
    SLICE_X41Y45         LUT2 (Prop_lut2_I1_O)        0.124    10.513 f  oled/current_state[mosi]_i_1/O
                         net (fo=4, routed)           1.219    11.732    oled/p_41_out
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152    11.884 r  oled/current_state[sck]_i_1/O
                         net (fo=1, routed)           0.000    11.884    oled/current_state[sck]_i_1_n_0
    SLICE_X41Y44         FDRE                                         r  oled/current_state_reg[sck]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDPE                         0.000     0.000 r  next_state_reg[0]/C
    SLICE_X40Y35         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.076     0.217    next_state[0]
    SLICE_X40Y35         FDPE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 price_acptd_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chng_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.186ns (69.467%)  route 0.082ns (30.533%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE                         0.000     0.000 r  price_acptd_reg[4]/C
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  price_acptd_reg[4]/Q
                         net (fo=5, routed)           0.082     0.223    sm/dp/chng_reg[7]_2[4]
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.268 r  sm/dp/chng[4]_i_1/O
                         net (fo=1, routed)           0.000     0.268    w_chng[4]
    SLICE_X40Y29         FDRE                                         r  chng_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 characters_r2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            prev_characters_r2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.644%)  route 0.141ns (52.356%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE                         0.000     0.000 r  characters_r2_reg[3]/C
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  characters_r2_reg[3]/Q
                         net (fo=4, routed)           0.141     0.269    characters_r2[3]
    SLICE_X37Y28         FDRE                                         r  prev_characters_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDCE                         0.000     0.000 r  next_state_reg[1]/C
    SLICE_X40Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  next_state_reg[1]/Q
                         net (fo=2, routed)           0.131     0.272    next_state[1]
    SLICE_X40Y34         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/fsm/next_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sm/fsm/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.338%)  route 0.139ns (49.662%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDCE                         0.000     0.000 r  sm/fsm/next_state_reg[1]/C
    SLICE_X43Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sm/fsm/next_state_reg[1]/Q
                         net (fo=1, routed)           0.139     0.280    sm/fsm/next_state[1]
    SLICE_X42Y35         FDCE                                         r  sm/fsm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pb1_edge_to_pulse/SYNC/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            pb1_edge_to_pulse/C1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDCE                         0.000     0.000 r  pb1_edge_to_pulse/SYNC/Q_reg/C
    SLICE_X42Y27         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pb1_edge_to_pulse/SYNC/Q_reg/Q
                         net (fo=1, routed)           0.116     0.280    pb1_edge_to_pulse/C1/Q
    SLICE_X42Y27         FDCE                                         r  pb1_edge_to_pulse/C1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chng_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            characters_r2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE                         0.000     0.000 r  chng_reg[0]/C
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  chng_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    sm/dp/characters_r2_reg[8]
    SLICE_X40Y28         LUT4 (Prop_lut4_I1_O)        0.048     0.286 r  sm/dp/characters_r2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.286    sm_n_43
    SLICE_X40Y28         FDRE                                         r  characters_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 price_acptd_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            chng_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  price_acptd_reg[1]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  price_acptd_reg[1]/Q
                         net (fo=5, routed)           0.111     0.252    sm/dp/chng_reg[7]_2[1]
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.297 r  sm/dp/chng[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    w_chng[2]
    SLICE_X42Y29         FDRE                                         r  chng_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/current_state_reg[characters][0][2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled/current_state_reg[characters][0][2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE                         0.000     0.000 r  oled/current_state_reg[characters][0][2][1]/C
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  oled/current_state_reg[characters][0][2][1]/Q
                         net (fo=2, routed)           0.114     0.255    oled/current_state_reg[characters][0][2]_27[1]
    SLICE_X37Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.300 r  oled/current_state[characters][0][2][1]_i_1/O
                         net (fo=1, routed)           0.000     0.300    oled/current_state[characters][0][2][1]_i_1_n_0
    SLICE_X37Y25         FDRE                                         r  oled/current_state_reg[characters][0][2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 oled/current_state_reg[characters][2][11][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            oled/current_state_reg[characters][2][11][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE                         0.000     0.000 r  oled/current_state_reg[characters][2][11][6]/C
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  oled/current_state_reg[characters][2][11][6]/Q
                         net (fo=2, routed)           0.114     0.255    oled/current_state_reg[characters][2][11]_2[6]
    SLICE_X25Y30         LUT6 (Prop_lut6_I0_O)        0.045     0.300 r  oled/current_state[characters][2][11][6]_i_1/O
                         net (fo=1, routed)           0.000     0.300    oled/current_state[characters][2][11][6]_i_1_n_0
    SLICE_X25Y30         FDRE                                         r  oled/current_state_reg[characters][2][11][6]/D
  -------------------------------------------------------------------    -------------------





