Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o Z:/Memari_Project/MemariProject/ControllerTest_isim_beh.exe -prj Z:/Memari_Project/MemariProject/ControllerTest_beh.prj work.ControllerTest work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "Z:/Memari_Project/MemariProject/Controller.v" into library work
Analyzing Verilog file "Z:/Memari_Project/MemariProject/ControllerTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "Z:/Memari_Project/MemariProject/ControllerTest.v" Line 68: Size mismatch in connection of port <PCSource>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 77324 KB
Fuse CPU Usage: 170 ms
Compiling module Controller
Compiling module ControllerTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable Z:/Memari_Project/MemariProject/ControllerTest_isim_beh.exe
Fuse Memory Usage: 81296 KB
Fuse CPU Usage: 190 ms
