
*** Running vivado
    with args -log Driver_MIPI.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Driver_MIPI.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Driver_MIPI.tcl -notrace
Command: link_design -top Driver_MIPI -part xc7s15ftgb196-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.srcs/sources_1/ip/csi2_d_phy_rx_0/csi2_d_phy_rx_0.dcp' for cell 'Data_Read'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.srcs/sources_1/ip/csi_to_axis_0/csi_to_axis_0.dcp' for cell 'Data_To_Csi'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'Driver_Bayer_To_RGB0/bram0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'Driver_Csi_To_Dvp0/bram0'
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'Data_Read/U0'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.srcs/sources_1/ip/csi2_d_phy_rx_0/hdl/csi2_d_phy_rx.xdc] for cell 'Data_Read/U0'
Parsing XDC File [c:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'Data_To_Csi/U0'
Finished Parsing XDC File [c:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.srcs/sources_1/ip/csi_to_axis_0/hdl/csi_to_axis.xdc] for cell 'Data_To_Csi/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 634.910 ; gain = 293.254
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.906 . Memory (MB): peak = 649.055 ; gain = 14.145

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 5cca8086

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1100.621 ; gain = 451.566

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1783d4e61

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1100.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12e7c2128

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1100.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10f45b2aa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1100.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 4 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_200MHz_IBUF_BUFG_inst to drive 108 load(s) on clock net clk_200MHz_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 121e3521a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1100.621 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 9f61c18f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1100.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9f61c18f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1100.621 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1100.621 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9f61c18f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1100.621 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 7 Total Ports: 8
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: b1e0ddd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1257.512 ; gain = 0.000
Ending Power Optimization Task | Checksum: b1e0ddd7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1257.512 ; gain = 156.891

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12dedd6ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1257.512 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 12dedd6ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1257.512 ; gain = 622.602
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.runs/impl_1/Driver_MIPI_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Driver_MIPI_drc_opted.rpt -pb Driver_MIPI_drc_opted.pb -rpx Driver_MIPI_drc_opted.rpx
Command: report_drc -file Driver_MIPI_drc_opted.rpt -pb Driver_MIPI_drc_opted.pb -rpx Driver_MIPI_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.runs/impl_1/Driver_MIPI_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c3b9ddd3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 100e5d204

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 131e69826

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.811 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 131e69826

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.819 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 131e69826

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.822 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d1c81918

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.828 . Memory (MB): peak = 1257.512 ; gain = 0.000
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 1e7548d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e7548d2b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bc6ad899

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20b46739c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2301b0eed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1788110a7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16fb01a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16fb01a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16fb01a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16fb01a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16fb01a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16fb01a1e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b80590ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b80590ec

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000
Ending Placer Task | Checksum: 7d5eb9db

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.runs/impl_1/Driver_MIPI_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Driver_MIPI_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Driver_MIPI_utilization_placed.rpt -pb Driver_MIPI_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Driver_MIPI_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1257.512 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s15'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 705a8798 ConstDB: 0 ShapeSum: d043243 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e9e1c4fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1257.512 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7a3e0041 NumContArr: 6fa3c4bb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: e9e1c4fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e9e1c4fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e9e1c4fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 139ce210c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 14f67218b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 148be64f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 148be64f9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000
WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 158be2e1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 0
Phase 4.2 Global Iteration 1 | Checksum: 19f2c3a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 19f2c3a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19f2c3a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19f2c3a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19f2c3a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19f2c3a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 19f2c3a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 19f2c3a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.645753 %
  Global Horizontal Routing Utilization  = 1.01628 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 195a9f4fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 195a9f4fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23cf72911

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 23cf72911

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1257.512 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1257.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.runs/impl_1/Driver_MIPI_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Driver_MIPI_drc_routed.rpt -pb Driver_MIPI_drc_routed.pb -rpx Driver_MIPI_drc_routed.rpx
Command: report_drc -file Driver_MIPI_drc_routed.rpt -pb Driver_MIPI_drc_routed.pb -rpx Driver_MIPI_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.runs/impl_1/Driver_MIPI_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Driver_MIPI_methodology_drc_routed.rpt -pb Driver_MIPI_methodology_drc_routed.pb -rpx Driver_MIPI_methodology_drc_routed.rpx
Command: report_methodology -file Driver_MIPI_methodology_drc_routed.rpt -pb Driver_MIPI_methodology_drc_routed.pb -rpx Driver_MIPI_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Opex9020/Desktop/Test/IP/Camera_IP/Driver_MIPI_IP/Driver_MIPI/Driver_MIPI.runs/impl_1/Driver_MIPI_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Driver_MIPI_power_routed.rpt -pb Driver_MIPI_power_summary_routed.pb -rpx Driver_MIPI_power_routed.rpx
Command: report_power -file Driver_MIPI_power_routed.rpt -pb Driver_MIPI_power_summary_routed.pb -rpx Driver_MIPI_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
WARNING: [Power 33-230] Invalid input clock frequency for Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.
WARNING: [Power 33-230] Invalid input clock frequency for Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst. Out of range!
Resolution: Please refer to Clocking Resources User Guide for valid input clock frequency.

Finished Running Vector-less Activity Propagation
78 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Driver_MIPI_route_status.rpt -pb Driver_MIPI_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Driver_MIPI_timing_summary_routed.rpt -pb Driver_MIPI_timing_summary_routed.pb -rpx Driver_MIPI_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-472] The REFCLK pin of IDELAYCTRL Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0 is not reached by any clock but IDELAYE2 Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst has REFCLK_FREQUENCY of 200.000 Mhz (period 5.000 ns). The IDELAYCTRL REFCLK pin frequency must match the IDELAYE2 REFCLK_FREQUENCY property value.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Driver_MIPI_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Driver_MIPI_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Driver_MIPI_bus_skew_routed.rpt -pb Driver_MIPI_bus_skew_routed.pb -rpx Driver_MIPI_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 20 18:52:31 2019...

*** Halting run - EA reset detected ***

