digraph "1_linux_234f3ce485d54017f15cf5e0699cff4100121601_6@API" {
"1000259" [label="(Call,reg_read(ctxt, VCPU_REGS_RDX))"];
"1000248" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000241" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000169" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000138" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000235" [label="(Call,cs_sel |= SELECTOR_RPL_MASK)"];
"1000178" [label="(Call,cs_sel = (u16)(msr_data + 16))"];
"1000180" [label="(Call,(u16)(msr_data + 16))"];
"1000115" [label="(Call,cs_sel = 0)"];
"1000204" [label="(Call,cs_sel = (u16)(msr_data + 32))"];
"1000206" [label="(Call,(u16)(msr_data + 32))"];
"1000238" [label="(Call,ss_sel |= SELECTOR_RPL_MASK)"];
"1000119" [label="(Call,ss_sel = 0)"];
"1000219" [label="(Call,ss_sel = cs_sel + 8)"];
"1000195" [label="(Call,ss_sel = (u16)(msr_data + 24))"];
"1000197" [label="(Call,(u16)(msr_data + 24))"];
"1000187" [label="(Call,msr_data & 0xfffc)"];
"1000255" [label="(Call,ctxt->_eip = reg_read(ctxt, VCPU_REGS_RDX))"];
"1000264" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000267" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000262" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP) = reg_read(ctxt, VCPU_REGS_RCX))"];
"1000192" [label="(Call,emulate_gp(ctxt, 0))"];
"1000169" [label="(Call,ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data))"];
"1000172" [label="(Call,&msr_data)"];
"1000221" [label="(Call,cs_sel + 8)"];
"1000199" [label="(Call,msr_data + 24)"];
"1000264" [label="(Call,reg_write(ctxt, VCPU_REGS_RSP))"];
"1000187" [label="(Call,msr_data & 0xfffc)"];
"1000115" [label="(Call,cs_sel = 0)"];
"1000265" [label="(Identifier,ctxt)"];
"1000175" [label="(Identifier,usermode)"];
"1000126" [label="(Identifier,ctxt)"];
"1000255" [label="(Call,ctxt->_eip = reg_read(ctxt, VCPU_REGS_RDX))"];
"1000257" [label="(Identifier,ctxt)"];
"1000190" [label="(Literal,0x0)"];
"1000246" [label="(Literal,0)"];
"1000178" [label="(Call,cs_sel = (u16)(msr_data + 16))"];
"1000262" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP) = reg_read(ctxt, VCPU_REGS_RCX))"];
"1000256" [label="(Call,ctxt->_eip)"];
"1000205" [label="(Identifier,cs_sel)"];
"1000269" [label="(Identifier,VCPU_REGS_RCX)"];
"1000197" [label="(Call,(u16)(msr_data + 24))"];
"1000182" [label="(Call,msr_data + 16)"];
"1000238" [label="(Call,ss_sel |= SELECTOR_RPL_MASK)"];
"1000142" [label="(Call,&ss)"];
"1000179" [label="(Identifier,cs_sel)"];
"1000219" [label="(Call,ss_sel = cs_sel + 8)"];
"1000226" [label="(Identifier,cs)"];
"1000138" [label="(Call,setup_syscalls_segments(ctxt, &cs, &ss))"];
"1000240" [label="(Identifier,SELECTOR_RPL_MASK)"];
"1000261" [label="(Identifier,VCPU_REGS_RDX)"];
"1000235" [label="(Call,cs_sel |= SELECTOR_RPL_MASK)"];
"1000188" [label="(Identifier,msr_data)"];
"1000171" [label="(Identifier,MSR_IA32_SYSENTER_CS)"];
"1000216" [label="(Call,emulate_gp(ctxt, 0))"];
"1000195" [label="(Call,ss_sel = (u16)(msr_data + 24))"];
"1000102" [label="(MethodParameterIn,struct x86_emulate_ctxt *ctxt)"];
"1000254" [label="(Identifier,VCPU_SREG_SS)"];
"1000251" [label="(Call,&ss)"];
"1000241" [label="(Call,ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS))"];
"1000259" [label="(Call,reg_read(ctxt, VCPU_REGS_RDX))"];
"1000242" [label="(Identifier,ctxt)"];
"1000140" [label="(Call,&cs)"];
"1000253" [label="(Literal,0)"];
"1000135" [label="(Call,emulate_gp(ctxt, 0))"];
"1000237" [label="(Identifier,SELECTOR_RPL_MASK)"];
"1000213" [label="(Identifier,msr_data)"];
"1000239" [label="(Identifier,ss_sel)"];
"1000208" [label="(Call,msr_data + 32)"];
"1000116" [label="(Identifier,cs_sel)"];
"1000250" [label="(Identifier,ss_sel)"];
"1000202" [label="(ControlStructure,break;)"];
"1000121" [label="(Literal,0)"];
"1000247" [label="(Identifier,VCPU_SREG_CS)"];
"1000189" [label="(Literal,0xfffc)"];
"1000206" [label="(Call,(u16)(msr_data + 32))"];
"1000120" [label="(Identifier,ss_sel)"];
"1000263" [label="(Call,*reg_write(ctxt, VCPU_REGS_RSP))"];
"1000244" [label="(Call,&cs)"];
"1000103" [label="(Block,)"];
"1000170" [label="(Identifier,ctxt)"];
"1000268" [label="(Identifier,ctxt)"];
"1000186" [label="(Call,(msr_data & 0xfffc) == 0x0)"];
"1000272" [label="(MethodReturn,static int)"];
"1000117" [label="(Literal,0)"];
"1000148" [label="(Identifier,ctxt)"];
"1000260" [label="(Identifier,ctxt)"];
"1000139" [label="(Identifier,ctxt)"];
"1000176" [label="(Block,)"];
"1000267" [label="(Call,reg_read(ctxt, VCPU_REGS_RCX))"];
"1000180" [label="(Call,(u16)(msr_data + 16))"];
"1000119" [label="(Call,ss_sel = 0)"];
"1000248" [label="(Call,ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS))"];
"1000220" [label="(Identifier,ss_sel)"];
"1000196" [label="(Identifier,ss_sel)"];
"1000249" [label="(Identifier,ctxt)"];
"1000236" [label="(Identifier,cs_sel)"];
"1000204" [label="(Call,cs_sel = (u16)(msr_data + 32))"];
"1000271" [label="(Identifier,X86EMUL_CONTINUE)"];
"1000243" [label="(Identifier,cs_sel)"];
"1000266" [label="(Identifier,VCPU_REGS_RSP)"];
"1000259" -> "1000255"  [label="AST: "];
"1000259" -> "1000261"  [label="CFG: "];
"1000260" -> "1000259"  [label="AST: "];
"1000261" -> "1000259"  [label="AST: "];
"1000255" -> "1000259"  [label="CFG: "];
"1000259" -> "1000272"  [label="DDG: VCPU_REGS_RDX"];
"1000259" -> "1000255"  [label="DDG: ctxt"];
"1000259" -> "1000255"  [label="DDG: VCPU_REGS_RDX"];
"1000248" -> "1000259"  [label="DDG: ctxt"];
"1000102" -> "1000259"  [label="DDG: ctxt"];
"1000259" -> "1000264"  [label="DDG: ctxt"];
"1000248" -> "1000103"  [label="AST: "];
"1000248" -> "1000254"  [label="CFG: "];
"1000249" -> "1000248"  [label="AST: "];
"1000250" -> "1000248"  [label="AST: "];
"1000251" -> "1000248"  [label="AST: "];
"1000253" -> "1000248"  [label="AST: "];
"1000254" -> "1000248"  [label="AST: "];
"1000257" -> "1000248"  [label="CFG: "];
"1000248" -> "1000272"  [label="DDG: ops->set_segment(ctxt, ss_sel, &ss, 0, VCPU_SREG_SS)"];
"1000248" -> "1000272"  [label="DDG: &ss"];
"1000248" -> "1000272"  [label="DDG: VCPU_SREG_SS"];
"1000248" -> "1000272"  [label="DDG: ss_sel"];
"1000241" -> "1000248"  [label="DDG: ctxt"];
"1000102" -> "1000248"  [label="DDG: ctxt"];
"1000238" -> "1000248"  [label="DDG: ss_sel"];
"1000138" -> "1000248"  [label="DDG: &ss"];
"1000241" -> "1000103"  [label="AST: "];
"1000241" -> "1000247"  [label="CFG: "];
"1000242" -> "1000241"  [label="AST: "];
"1000243" -> "1000241"  [label="AST: "];
"1000244" -> "1000241"  [label="AST: "];
"1000246" -> "1000241"  [label="AST: "];
"1000247" -> "1000241"  [label="AST: "];
"1000249" -> "1000241"  [label="CFG: "];
"1000241" -> "1000272"  [label="DDG: &cs"];
"1000241" -> "1000272"  [label="DDG: ops->set_segment(ctxt, cs_sel, &cs, 0, VCPU_SREG_CS)"];
"1000241" -> "1000272"  [label="DDG: cs_sel"];
"1000241" -> "1000272"  [label="DDG: VCPU_SREG_CS"];
"1000169" -> "1000241"  [label="DDG: ctxt"];
"1000102" -> "1000241"  [label="DDG: ctxt"];
"1000235" -> "1000241"  [label="DDG: cs_sel"];
"1000138" -> "1000241"  [label="DDG: &cs"];
"1000169" -> "1000103"  [label="AST: "];
"1000169" -> "1000172"  [label="CFG: "];
"1000170" -> "1000169"  [label="AST: "];
"1000171" -> "1000169"  [label="AST: "];
"1000172" -> "1000169"  [label="AST: "];
"1000175" -> "1000169"  [label="CFG: "];
"1000169" -> "1000272"  [label="DDG: &msr_data"];
"1000169" -> "1000272"  [label="DDG: ops->get_msr(ctxt, MSR_IA32_SYSENTER_CS, &msr_data)"];
"1000169" -> "1000272"  [label="DDG: MSR_IA32_SYSENTER_CS"];
"1000138" -> "1000169"  [label="DDG: ctxt"];
"1000102" -> "1000169"  [label="DDG: ctxt"];
"1000169" -> "1000192"  [label="DDG: ctxt"];
"1000169" -> "1000216"  [label="DDG: ctxt"];
"1000138" -> "1000103"  [label="AST: "];
"1000138" -> "1000142"  [label="CFG: "];
"1000139" -> "1000138"  [label="AST: "];
"1000140" -> "1000138"  [label="AST: "];
"1000142" -> "1000138"  [label="AST: "];
"1000148" -> "1000138"  [label="CFG: "];
"1000138" -> "1000272"  [label="DDG: &ss"];
"1000138" -> "1000272"  [label="DDG: &cs"];
"1000138" -> "1000272"  [label="DDG: setup_syscalls_segments(ctxt, &cs, &ss)"];
"1000102" -> "1000138"  [label="DDG: ctxt"];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000272"  [label="DDG: ctxt"];
"1000102" -> "1000135"  [label="DDG: ctxt"];
"1000102" -> "1000192"  [label="DDG: ctxt"];
"1000102" -> "1000216"  [label="DDG: ctxt"];
"1000102" -> "1000264"  [label="DDG: ctxt"];
"1000102" -> "1000267"  [label="DDG: ctxt"];
"1000235" -> "1000103"  [label="AST: "];
"1000235" -> "1000237"  [label="CFG: "];
"1000236" -> "1000235"  [label="AST: "];
"1000237" -> "1000235"  [label="AST: "];
"1000239" -> "1000235"  [label="CFG: "];
"1000235" -> "1000272"  [label="DDG: cs_sel |= SELECTOR_RPL_MASK"];
"1000178" -> "1000235"  [label="DDG: cs_sel"];
"1000115" -> "1000235"  [label="DDG: cs_sel"];
"1000204" -> "1000235"  [label="DDG: cs_sel"];
"1000235" -> "1000238"  [label="DDG: SELECTOR_RPL_MASK"];
"1000178" -> "1000176"  [label="AST: "];
"1000178" -> "1000180"  [label="CFG: "];
"1000179" -> "1000178"  [label="AST: "];
"1000180" -> "1000178"  [label="AST: "];
"1000188" -> "1000178"  [label="CFG: "];
"1000178" -> "1000272"  [label="DDG: cs_sel"];
"1000178" -> "1000272"  [label="DDG: (u16)(msr_data + 16)"];
"1000180" -> "1000178"  [label="DDG: msr_data + 16"];
"1000180" -> "1000182"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000182" -> "1000180"  [label="AST: "];
"1000180" -> "1000272"  [label="DDG: msr_data + 16"];
"1000115" -> "1000103"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000120" -> "1000115"  [label="CFG: "];
"1000115" -> "1000272"  [label="DDG: cs_sel"];
"1000204" -> "1000176"  [label="AST: "];
"1000204" -> "1000206"  [label="CFG: "];
"1000205" -> "1000204"  [label="AST: "];
"1000206" -> "1000204"  [label="AST: "];
"1000213" -> "1000204"  [label="CFG: "];
"1000204" -> "1000272"  [label="DDG: (u16)(msr_data + 32)"];
"1000204" -> "1000272"  [label="DDG: cs_sel"];
"1000206" -> "1000204"  [label="DDG: msr_data + 32"];
"1000204" -> "1000219"  [label="DDG: cs_sel"];
"1000204" -> "1000221"  [label="DDG: cs_sel"];
"1000206" -> "1000208"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000208" -> "1000206"  [label="AST: "];
"1000206" -> "1000272"  [label="DDG: msr_data + 32"];
"1000238" -> "1000103"  [label="AST: "];
"1000238" -> "1000240"  [label="CFG: "];
"1000239" -> "1000238"  [label="AST: "];
"1000240" -> "1000238"  [label="AST: "];
"1000242" -> "1000238"  [label="CFG: "];
"1000238" -> "1000272"  [label="DDG: SELECTOR_RPL_MASK"];
"1000238" -> "1000272"  [label="DDG: ss_sel |= SELECTOR_RPL_MASK"];
"1000119" -> "1000238"  [label="DDG: ss_sel"];
"1000219" -> "1000238"  [label="DDG: ss_sel"];
"1000195" -> "1000238"  [label="DDG: ss_sel"];
"1000119" -> "1000103"  [label="AST: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000121" -> "1000119"  [label="AST: "];
"1000126" -> "1000119"  [label="CFG: "];
"1000119" -> "1000272"  [label="DDG: ss_sel"];
"1000219" -> "1000176"  [label="AST: "];
"1000219" -> "1000221"  [label="CFG: "];
"1000220" -> "1000219"  [label="AST: "];
"1000221" -> "1000219"  [label="AST: "];
"1000226" -> "1000219"  [label="CFG: "];
"1000219" -> "1000272"  [label="DDG: cs_sel + 8"];
"1000195" -> "1000176"  [label="AST: "];
"1000195" -> "1000197"  [label="CFG: "];
"1000196" -> "1000195"  [label="AST: "];
"1000197" -> "1000195"  [label="AST: "];
"1000202" -> "1000195"  [label="CFG: "];
"1000195" -> "1000272"  [label="DDG: (u16)(msr_data + 24)"];
"1000197" -> "1000195"  [label="DDG: msr_data + 24"];
"1000197" -> "1000199"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000199" -> "1000197"  [label="AST: "];
"1000197" -> "1000272"  [label="DDG: msr_data + 24"];
"1000187" -> "1000197"  [label="DDG: msr_data"];
"1000187" -> "1000186"  [label="AST: "];
"1000187" -> "1000189"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000189" -> "1000187"  [label="AST: "];
"1000190" -> "1000187"  [label="CFG: "];
"1000187" -> "1000272"  [label="DDG: msr_data"];
"1000187" -> "1000186"  [label="DDG: msr_data"];
"1000187" -> "1000186"  [label="DDG: 0xfffc"];
"1000187" -> "1000199"  [label="DDG: msr_data"];
"1000255" -> "1000103"  [label="AST: "];
"1000256" -> "1000255"  [label="AST: "];
"1000265" -> "1000255"  [label="CFG: "];
"1000255" -> "1000272"  [label="DDG: reg_read(ctxt, VCPU_REGS_RDX)"];
"1000255" -> "1000272"  [label="DDG: ctxt->_eip"];
"1000264" -> "1000263"  [label="AST: "];
"1000264" -> "1000266"  [label="CFG: "];
"1000265" -> "1000264"  [label="AST: "];
"1000266" -> "1000264"  [label="AST: "];
"1000263" -> "1000264"  [label="CFG: "];
"1000264" -> "1000272"  [label="DDG: VCPU_REGS_RSP"];
"1000264" -> "1000267"  [label="DDG: ctxt"];
"1000267" -> "1000262"  [label="AST: "];
"1000267" -> "1000269"  [label="CFG: "];
"1000268" -> "1000267"  [label="AST: "];
"1000269" -> "1000267"  [label="AST: "];
"1000262" -> "1000267"  [label="CFG: "];
"1000267" -> "1000272"  [label="DDG: VCPU_REGS_RCX"];
"1000267" -> "1000272"  [label="DDG: ctxt"];
"1000267" -> "1000262"  [label="DDG: ctxt"];
"1000267" -> "1000262"  [label="DDG: VCPU_REGS_RCX"];
"1000262" -> "1000103"  [label="AST: "];
"1000263" -> "1000262"  [label="AST: "];
"1000271" -> "1000262"  [label="CFG: "];
"1000262" -> "1000272"  [label="DDG: reg_read(ctxt, VCPU_REGS_RCX)"];
"1000262" -> "1000272"  [label="DDG: *reg_write(ctxt, VCPU_REGS_RSP)"];
}
