$date
	Mon Oct 15 20:12:03 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # x $end
$var reg 1 $ y $end
$scope module DUT $end
$var wire 1 # x $end
$var wire 1 $ y $end
$var reg 1 " carry $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
1"
0!
1$
#40
