==28139== Cachegrind, a cache and branch-prediction profiler
==28139== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28139== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28139== Command: ./mser .
==28139== 
--28139-- warning: L3 cache found, using its data for the LL simulation.
--28139-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28139-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
FIFO cache replacement will be used
==28139== brk segment overflow in thread #1: can't grow to 0x4a36000
==28139== (see section Limitations in user manual)
==28139== NOTE: further instances of this message will not be shown
==28139== 
==28139== Process terminating with default action of signal 15 (SIGTERM)
==28139==    at 0x10C9A8: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28139==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28139== 
==28139== I   refs:      1,593,680,319
==28139== I1  misses:            1,215
==28139== LLi misses:            1,211
==28139== I1  miss rate:          0.00%
==28139== LLi miss rate:          0.00%
==28139== 
==28139== D   refs:        684,741,881  (466,925,155 rd   + 217,816,726 wr)
==28139== D1  misses:          513,469  (    139,589 rd   +     373,880 wr)
==28139== LLd misses:          262,040  (      2,228 rd   +     259,812 wr)
==28139== D1  miss rate:           0.1% (        0.0%     +         0.2%  )
==28139== LLd miss rate:           0.0% (        0.0%     +         0.1%  )
==28139== 
==28139== LL refs:             514,684  (    140,804 rd   +     373,880 wr)
==28139== LL misses:           263,251  (      3,439 rd   +     259,812 wr)
==28139== LL miss rate:            0.0% (        0.0%     +         0.1%  )
