# Lightweight-AXI-Pipeline
A lightweight pipeline between the AXI master interface and the AXI slave interface.

Implement an almost-full FIFO for each AXI channel between the master side and the slave side. Then utilize the latency tolerance of almost-full to pipeline the FIFO interface.
