// Seed: 2300106021
`define pp_0 0
`timescale 1 ps / 1 ps
module module_0;
  type_4 id_1 (
      .id_0 (1'b0),
      .id_1 (1),
      .id_2 (id_0),
      .id_3 (1),
      .id_4 (1),
      .id_5 (1),
      .id_6 (1),
      .id_7 (1),
      .id_8 (id_0),
      .id_9 (id_0),
      .id_10(id_0),
      .id_11(id_2),
      .id_12((1'b0 - id_2)),
      .id_13(1),
      .id_14(1)
  );
  logic id_3;
  always @(1 or posedge 1) begin
    id_2 <= 1 - 1;
  end
endmodule
