Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f7850b19ee534a37a34f681bbd3122e0 --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_decode
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.D_FF
Compiling module xil_defaultlib.D_FF0
Compiling module xil_defaultlib.pcreg
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.pcreg0
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.ext5
Compiling module xil_defaultlib.ext16
Compiling module xil_defaultlib.ext18
Compiling module xil_defaultlib.mux32
Compiling module xil_defaultlib.mux5_1
Compiling module xil_defaultlib.mux5_2
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.add8
Compiling module xil_defaultlib.join_instr
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.dram
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
