// Seed: 3443702960
module module_0 #(
    parameter id_2 = 32'd24,
    parameter id_3 = 32'd0,
    parameter id_4 = 32'd36
);
  id_1 :
  assert property (@(id_1.id_1) id_1)
    if (1)
      if (-1'b0) begin : LABEL_0
        id_1 = 1;
        begin : LABEL_1
          id_1 <= id_1;
          id_1 = -1;
        end
        id_1 = -1;
      end
  wire _id_2;
  ;
  wire [1 : 1  ||  id_2  +  -1 'b0] _id_3;
  wire _id_4;
  localparam id_5 = 1;
  wire id_6;
  logic [7:0] id_7;
  uwire id_8;
  assign id_8 = -1 - id_7;
  assign id_7[-1] = id_8 - id_4;
  logic id_9;
  ;
  assign id_4 = id_8;
  assign id_7[1] = 1 && id_7[-1'b0&id_4];
  wire [id_3 : id_3] id_10;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input tri0 id_2
    , id_12,
    output uwire id_3,
    input wire id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9,
    input supply1 id_10
);
  logic [7:0][-1  ^  1][1] id_13;
  module_0 modCall_1 ();
endmodule
