Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 30 11:56:55 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exp_3_control_sets_placed.rpt
| Design       : exp_3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             551 |           96 |
| No           | No                    | Yes                    |              74 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             512 |          117 |
| Yes          | No                    | Yes                    |             562 |          160 |
| Yes          | Yes                   | No                     |              38 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+------------------------------------------------+------------------+------------------+----------------+
|            Clock Signal            |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------------+------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                     | UKD/inst/inst/Ps2Interface_i/bits_count        | UKD/rst          |                1 |              4 |
|  clk_IBUF_BUFG                     | UVAL/op/FSM_sequential_digit_next_reg_0[0]     | UVAL/SR[0]       |                1 |              4 |
|  clk_IBUF_BUFG                     | UVAL/op/E[0]                                   | UVAL/SR[0]       |                2 |              4 |
|  clk_IBUF_BUFG                     | UKD/inst/inst/Ps2Interface_i/rx_valid          | UKD/rst          |                2 |              8 |
|  clk_IBUF_BUFG                     | UKD/inst/inst/Ps2Interface_i/rx_finish         | UKD/rst          |                1 |              8 |
|  clk_IBUF_BUFG                     | UKD/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | UKD/rst          |                3 |             11 |
|  UDisp/U0/CLK                      |                                                | UKD/rst          |                7 |             12 |
|  UVAL/kb_in_debouce_reg[8]_i_1_n_0 |                                                |                  |                7 |             17 |
|  clk_IBUF_BUFG                     | UKD/key                                        | UKD/rst          |                5 |             19 |
|  clk_IBUF_BUFG                     | UVAL/p_1_in                                    | UVAL/p_0_in      |                8 |             30 |
|  clk_IBUF_BUFG                     |                                                | UKD/rst          |               21 |             62 |
|  clk_IBUF_BUFG                     | UKD/op/E[0]                                    | UKD/rst          |              148 |            512 |
|  clk_IBUF_BUFG                     | UVAL/key_down_debouce[511]_i_1_n_0             |                  |              117 |            512 |
|  clk_IBUF_BUFG                     |                                                |                  |               89 |            534 |
+------------------------------------+------------------------------------------------+------------------+------------------+----------------+


