<stg><name>MAT_Multiply</name>


<trans_list>

<trans id="1655" from="1" to="2">
<condition id="1601">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1656" from="2" to="3">
<condition id="1603">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1657" from="3" to="45">
<condition id="1604">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1658" from="3" to="4">
<condition id="1605">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1963" from="3" to="2">
<condition id="2012">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1659" from="4" to="5">
<condition id="1606">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1680" from="4" to="24">
<condition id="1628">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1661" from="5" to="6">
<condition id="1608">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1662" from="6" to="7">
<condition id="1609">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1663" from="7" to="8">
<condition id="1610">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1664" from="8" to="9">
<condition id="1611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1665" from="9" to="10">
<condition id="1612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1666" from="10" to="11">
<condition id="1613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1667" from="11" to="12">
<condition id="1614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1668" from="12" to="13">
<condition id="1615">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1669" from="13" to="14">
<condition id="1616">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1670" from="14" to="15">
<condition id="1617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1671" from="15" to="16">
<condition id="1618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1672" from="16" to="17">
<condition id="1619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1673" from="17" to="18">
<condition id="1620">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1674" from="18" to="19">
<condition id="1621">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1675" from="19" to="20">
<condition id="1622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1676" from="20" to="21">
<condition id="1623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1677" from="21" to="22">
<condition id="1624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1678" from="22" to="23">
<condition id="1625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1679" from="23" to="4">
<condition id="1627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1682" from="24" to="44">
<condition id="1631">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1683" from="24" to="25">
<condition id="1633">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1688" from="25" to="26">
<condition id="1643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1693" from="26" to="27">
<condition id="1653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1698" from="27" to="28">
<condition id="1663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="28" to="29">
<condition id="1673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1708" from="29" to="30">
<condition id="1683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1713" from="30" to="31">
<condition id="1693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1718" from="31" to="32">
<condition id="1703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="32" to="33">
<condition id="1713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="33" to="34">
<condition id="1723">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="34" to="35">
<condition id="1733">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="35" to="36">
<condition id="1743">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="36" to="37">
<condition id="1753">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="37" to="38">
<condition id="1763">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="38" to="39">
<condition id="1773">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="39" to="40">
<condition id="1783">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="40" to="41">
<condition id="1793">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="41" to="42">
<condition id="1803">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="42" to="43">
<condition id="1813">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="43" to="24">
<condition id="1823">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="44" to="45">
<condition id="1826">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="45" to="46">
<condition id="1827">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="45" to="52">
<condition id="1828">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1962" from="45" to="3">
<condition id="2010">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="46" to="47">
<condition id="1830">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="47" to="48">
<condition id="1831">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="48" to="49">
<condition id="1832">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="49" to="50">
<condition id="1833">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="50" to="51">
<condition id="1834">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="51" to="52">
<condition id="1835">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="52" to="53">
<condition id="1836">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="52" to="59">
<condition id="1837">
<or_exp><and_exp><literal name="tmp_14_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="53" to="54">
<condition id="1839">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="54" to="55">
<condition id="1840">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="55" to="56">
<condition id="1841">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="56" to="57">
<condition id="1842">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="57" to="58">
<condition id="1843">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="58" to="59">
<condition id="1844">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="59" to="60">
<condition id="1845">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="59" to="66">
<condition id="1846">
<or_exp><and_exp><literal name="tmp_14_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="60" to="61">
<condition id="1848">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="61" to="62">
<condition id="1849">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="62" to="63">
<condition id="1850">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="63" to="64">
<condition id="1851">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="64" to="65">
<condition id="1852">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="65" to="66">
<condition id="1853">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="66" to="67">
<condition id="1854">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="66" to="73">
<condition id="1855">
<or_exp><and_exp><literal name="tmp_14_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="67" to="68">
<condition id="1857">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="68" to="69">
<condition id="1858">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="69" to="70">
<condition id="1859">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="70" to="71">
<condition id="1860">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="71" to="72">
<condition id="1861">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="72" to="73">
<condition id="1862">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="73" to="74">
<condition id="1863">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="73" to="80">
<condition id="1864">
<or_exp><and_exp><literal name="tmp_14_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="74" to="75">
<condition id="1866">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="75" to="76">
<condition id="1867">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="76" to="77">
<condition id="1868">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="77" to="78">
<condition id="1869">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="78" to="79">
<condition id="1870">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="79" to="80">
<condition id="1871">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="80" to="81">
<condition id="1872">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="80" to="87">
<condition id="1873">
<or_exp><and_exp><literal name="tmp_14_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="81" to="82">
<condition id="1875">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="82" to="83">
<condition id="1876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="83" to="84">
<condition id="1877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="84" to="85">
<condition id="1878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="85" to="86">
<condition id="1879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="86" to="87">
<condition id="1880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="87" to="88">
<condition id="1881">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="87" to="94">
<condition id="1882">
<or_exp><and_exp><literal name="tmp_14_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="88" to="89">
<condition id="1884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="89" to="90">
<condition id="1885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="90" to="91">
<condition id="1886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="91" to="92">
<condition id="1887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="92" to="93">
<condition id="1888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="93" to="94">
<condition id="1889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="94" to="95">
<condition id="1890">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="94" to="101">
<condition id="1891">
<or_exp><and_exp><literal name="tmp_14_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="95" to="96">
<condition id="1893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="96" to="97">
<condition id="1894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="97" to="98">
<condition id="1895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="98" to="99">
<condition id="1896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="99" to="100">
<condition id="1897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="100" to="101">
<condition id="1898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="101" to="102">
<condition id="1899">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="101" to="108">
<condition id="1900">
<or_exp><and_exp><literal name="tmp_14_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="102" to="103">
<condition id="1902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="103" to="104">
<condition id="1903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="104" to="105">
<condition id="1904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="105" to="106">
<condition id="1905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="106" to="107">
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1861" from="107" to="108">
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="108" to="109">
<condition id="1908">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="108" to="115">
<condition id="1909">
<or_exp><and_exp><literal name="tmp_14_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="109" to="110">
<condition id="1911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="110" to="111">
<condition id="1912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="111" to="112">
<condition id="1913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="112" to="113">
<condition id="1914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="113" to="114">
<condition id="1915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="114" to="115">
<condition id="1916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="115" to="116">
<condition id="1917">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="115" to="122">
<condition id="1918">
<or_exp><and_exp><literal name="tmp_14_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="116" to="117">
<condition id="1920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="117" to="118">
<condition id="1921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="118" to="119">
<condition id="1922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="119" to="120">
<condition id="1923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="120" to="121">
<condition id="1924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="121" to="122">
<condition id="1925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="122" to="123">
<condition id="1926">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="122" to="129">
<condition id="1927">
<or_exp><and_exp><literal name="tmp_14_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="123" to="124">
<condition id="1929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="124" to="125">
<condition id="1930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="125" to="126">
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="126" to="127">
<condition id="1932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="127" to="128">
<condition id="1933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="128" to="129">
<condition id="1934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="129" to="130">
<condition id="1935">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="129" to="136">
<condition id="1936">
<or_exp><and_exp><literal name="tmp_14_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="130" to="131">
<condition id="1938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="131" to="132">
<condition id="1939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="132" to="133">
<condition id="1940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="133" to="134">
<condition id="1941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="134" to="135">
<condition id="1942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="135" to="136">
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1898" from="136" to="137">
<condition id="1944">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="136" to="143">
<condition id="1945">
<or_exp><and_exp><literal name="tmp_14_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="137" to="138">
<condition id="1947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="138" to="139">
<condition id="1948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="139" to="140">
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="140" to="141">
<condition id="1950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="141" to="142">
<condition id="1951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="142" to="143">
<condition id="1952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="143" to="144">
<condition id="1953">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="143" to="150">
<condition id="1954">
<or_exp><and_exp><literal name="tmp_14_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="144" to="145">
<condition id="1956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="145" to="146">
<condition id="1957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="146" to="147">
<condition id="1958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="147" to="148">
<condition id="1959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="148" to="149">
<condition id="1960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="149" to="150">
<condition id="1961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="150" to="151">
<condition id="1962">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="150" to="157">
<condition id="1963">
<or_exp><and_exp><literal name="tmp_14_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="151" to="152">
<condition id="1965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="152" to="153">
<condition id="1966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="153" to="154">
<condition id="1967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="154" to="155">
<condition id="1968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="155" to="156">
<condition id="1969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="156" to="157">
<condition id="1970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="157" to="158">
<condition id="1971">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="157" to="164">
<condition id="1972">
<or_exp><and_exp><literal name="tmp_14_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="158" to="159">
<condition id="1974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="159" to="160">
<condition id="1975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="160" to="161">
<condition id="1976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="161" to="162">
<condition id="1977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="162" to="163">
<condition id="1978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="163" to="164">
<condition id="1979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="164" to="165">
<condition id="1980">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1935" from="164" to="171">
<condition id="1981">
<or_exp><and_exp><literal name="tmp_14_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1937" from="165" to="166">
<condition id="1983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1938" from="166" to="167">
<condition id="1984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1939" from="167" to="168">
<condition id="1985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1940" from="168" to="169">
<condition id="1986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1941" from="169" to="170">
<condition id="1987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1942" from="170" to="171">
<condition id="1988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1943" from="171" to="172">
<condition id="1989">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1944" from="171" to="178">
<condition id="1990">
<or_exp><and_exp><literal name="tmp_14_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1946" from="172" to="173">
<condition id="1992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1947" from="173" to="174">
<condition id="1993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1948" from="174" to="175">
<condition id="1994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1949" from="175" to="176">
<condition id="1995">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1950" from="176" to="177">
<condition id="1996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1951" from="177" to="178">
<condition id="1997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1952" from="178" to="179">
<condition id="1998">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1953" from="178" to="185">
<condition id="1999">
<or_exp><and_exp><literal name="tmp_14_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1955" from="179" to="180">
<condition id="2001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1956" from="180" to="181">
<condition id="2002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1957" from="181" to="182">
<condition id="2003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1958" from="182" to="183">
<condition id="2004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1959" from="183" to="184">
<condition id="2005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1960" from="184" to="185">
<condition id="2006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1961" from="185" to="45">
<condition id="2008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A), !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B), !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C), !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC)

]]></node>
<StgValue><ssdm name="nC_read"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC)

]]></node>
<StgValue><ssdm name="mC_read"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB)

]]></node>
<StgValue><ssdm name="nB_read"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB)

]]></node>
<StgValue><ssdm name="mB_read"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA)

]]></node>
<StgValue><ssdm name="nA_read"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA)

]]></node>
<StgValue><ssdm name="mA_read"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="64">
<![CDATA[
:16  %A_cached_row_0 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="64">
<![CDATA[
:17  %A_cached_row_1 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_1"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="64">
<![CDATA[
:18  %A_cached_row_2 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_2"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
:19  %A_cached_row_3 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_3"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="64">
<![CDATA[
:20  %A_cached_row_4 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_4"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="64">
<![CDATA[
:21  %A_cached_row_5 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_5"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="64">
<![CDATA[
:22  %A_cached_row_6 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_6"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
:23  %A_cached_row_7 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="64">
<![CDATA[
:24  %A_cached_row_8 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_8"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="64">
<![CDATA[
:25  %A_cached_row_9 = alloca [10 x i32], align 4

]]></node>
<StgValue><ssdm name="A_cached_row_9"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
:26  %B_cached_0 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="64">
<![CDATA[
:27  %B_cached_1 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_1"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="64">
<![CDATA[
:28  %B_cached_2 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_2"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="64">
<![CDATA[
:29  %B_cached_3 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_3"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="64">
<![CDATA[
:30  %B_cached_4 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_4"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="64">
<![CDATA[
:31  %B_cached_5 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_5"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="64">
<![CDATA[
:32  %B_cached_6 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_6"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
:33  %B_cached_7 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_7"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="64">
<![CDATA[
:34  %B_cached_8 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_8"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="64">
<![CDATA[
:35  %B_cached_9 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_9"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="64">
<![CDATA[
:36  %B_cached_10 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_10"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="64">
<![CDATA[
:37  %B_cached_11 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_11"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="64">
<![CDATA[
:38  %B_cached_12 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_12"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="64">
<![CDATA[
:39  %B_cached_13 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_13"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="64">
<![CDATA[
:40  %B_cached_14 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_14"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="64">
<![CDATA[
:41  %B_cached_15 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_15"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="64">
<![CDATA[
:42  %B_cached_16 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_16"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
:43  %B_cached_17 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_17"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="64">
<![CDATA[
:44  %B_cached_18 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_18"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="64">
<![CDATA[
:45  %B_cached_19 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_19"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="64">
<![CDATA[
:46  %B_cached_20 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_20"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="64">
<![CDATA[
:47  %B_cached_21 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_21"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="64">
<![CDATA[
:48  %B_cached_22 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_22"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="64">
<![CDATA[
:49  %B_cached_23 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_23"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="64">
<![CDATA[
:50  %B_cached_24 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_24"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="64">
<![CDATA[
:51  %B_cached_25 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_25"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="64">
<![CDATA[
:52  %B_cached_26 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_26"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="64">
<![CDATA[
:53  %B_cached_27 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_27"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="64">
<![CDATA[
:54  %B_cached_28 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_28"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="64">
<![CDATA[
:55  %B_cached_29 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_29"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="64">
<![CDATA[
:56  %B_cached_30 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_30"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="64">
<![CDATA[
:57  %B_cached_31 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_31"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="64">
<![CDATA[
:58  %B_cached_32 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_32"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="64">
<![CDATA[
:59  %B_cached_33 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_33"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="64">
<![CDATA[
:60  %B_cached_34 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_34"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="64">
<![CDATA[
:61  %B_cached_35 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_35"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="64">
<![CDATA[
:62  %B_cached_36 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_36"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="64">
<![CDATA[
:63  %B_cached_37 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_37"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="64">
<![CDATA[
:64  %B_cached_38 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_38"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="64">
<![CDATA[
:65  %B_cached_39 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_39"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="64">
<![CDATA[
:66  %B_cached_40 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_40"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="64">
<![CDATA[
:67  %B_cached_41 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_41"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="64">
<![CDATA[
:68  %B_cached_42 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_42"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="64">
<![CDATA[
:69  %B_cached_43 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_43"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="64">
<![CDATA[
:70  %B_cached_44 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_44"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="64">
<![CDATA[
:71  %B_cached_45 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_45"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="64">
<![CDATA[
:72  %B_cached_46 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_46"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="64">
<![CDATA[
:73  %B_cached_47 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_47"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="64">
<![CDATA[
:74  %B_cached_48 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_48"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="64">
<![CDATA[
:75  %B_cached_49 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_49"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="64">
<![CDATA[
:76  %B_cached_50 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_50"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="64">
<![CDATA[
:77  %B_cached_51 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_51"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="64">
<![CDATA[
:78  %B_cached_52 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_52"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="64">
<![CDATA[
:79  %B_cached_53 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_53"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="64">
<![CDATA[
:80  %B_cached_54 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_54"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="64">
<![CDATA[
:81  %B_cached_55 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_55"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="64">
<![CDATA[
:82  %B_cached_56 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_56"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="64">
<![CDATA[
:83  %B_cached_57 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_57"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="64">
<![CDATA[
:84  %B_cached_58 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_58"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="64">
<![CDATA[
:85  %B_cached_59 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_59"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="64">
<![CDATA[
:86  %B_cached_60 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_60"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="64">
<![CDATA[
:87  %B_cached_61 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_61"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="64">
<![CDATA[
:88  %B_cached_62 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_62"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="64">
<![CDATA[
:89  %B_cached_63 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_63"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="64">
<![CDATA[
:90  %B_cached_64 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_64"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="64">
<![CDATA[
:91  %B_cached_65 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_65"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="64">
<![CDATA[
:92  %B_cached_66 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_66"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="64">
<![CDATA[
:93  %B_cached_67 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_67"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="64">
<![CDATA[
:94  %B_cached_68 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_68"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="64">
<![CDATA[
:95  %B_cached_69 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_69"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="64">
<![CDATA[
:96  %B_cached_70 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_70"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="64">
<![CDATA[
:97  %B_cached_71 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_71"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="64">
<![CDATA[
:98  %B_cached_72 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_72"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="64">
<![CDATA[
:99  %B_cached_73 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_73"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="64">
<![CDATA[
:100  %B_cached_74 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_74"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="64">
<![CDATA[
:101  %B_cached_75 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_75"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="64">
<![CDATA[
:102  %B_cached_76 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_76"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="64">
<![CDATA[
:103  %B_cached_77 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_77"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="64">
<![CDATA[
:104  %B_cached_78 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_78"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="64">
<![CDATA[
:105  %B_cached_79 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_79"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="64">
<![CDATA[
:106  %B_cached_80 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_80"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="64">
<![CDATA[
:107  %B_cached_81 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_81"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="64">
<![CDATA[
:108  %B_cached_82 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_82"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="64">
<![CDATA[
:109  %B_cached_83 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_83"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="64">
<![CDATA[
:110  %B_cached_84 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_84"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="64">
<![CDATA[
:111  %B_cached_85 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_85"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="64">
<![CDATA[
:112  %B_cached_86 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_86"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="64">
<![CDATA[
:113  %B_cached_87 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_87"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="64">
<![CDATA[
:114  %B_cached_88 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_88"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="64">
<![CDATA[
:115  %B_cached_89 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_89"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="64">
<![CDATA[
:116  %B_cached_90 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_90"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="64">
<![CDATA[
:117  %B_cached_91 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_91"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="64">
<![CDATA[
:118  %B_cached_92 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_92"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="64">
<![CDATA[
:119  %B_cached_93 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_93"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="64">
<![CDATA[
:120  %B_cached_94 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_94"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="64">
<![CDATA[
:121  %B_cached_95 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_95"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="64">
<![CDATA[
:122  %B_cached_96 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_96"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="64">
<![CDATA[
:123  %B_cached_97 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_97"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="64">
<![CDATA[
:124  %B_cached_98 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_98"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="64">
<![CDATA[
:125  %B_cached_99 = alloca [100 x i32], align 4

]]></node>
<StgValue><ssdm name="B_cached_99"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:126  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:127  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:128  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:129  %tmp = icmp eq i8 %nA_read, %mB_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:130  %tmp_1 = icmp eq i8 %mA_read, %mC_read

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:131  %tmp_3 = icmp eq i8 %nB_read, %nC_read

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:132  %tmp1 = and i1 %tmp_1, %tmp_3

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:133  %tmp_4 = and i1 %tmp1, %tmp

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:134  br i1 %tmp_4, label %.preheader7, label %.loopexit8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader7:0  %i = phi i7 [ %i_1, %8 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="8" op_0_bw="7">
<![CDATA[
.preheader7:1  %i_cast = zext i7 %i to i8

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:2  %exitcond4 = icmp eq i7 %i, -28

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:4  %i_1 = add i7 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1181">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond4, label %.loopexit8, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_5 = icmp ult i8 %i_cast, %mC_read

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %tmp_6 = icmp eq i7 %i, 0

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1183">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
<literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1186">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1436" bw="0">
<![CDATA[
.loopexit8:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %j = phi i7 [ 0, %1 ], [ %j_1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="8" op_0_bw="7">
<![CDATA[
:1  %j_cast = zext i7 %j to i8

]]></node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %exitcond3 = icmp eq i7 %j, -28

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %j_1 = add i7 %j, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %8, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %tmp_9 = icmp ult i8 %j_cast, %nC_read

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %tmp_s = and i1 %tmp_5, %tmp_9

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1189">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %4, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_8 = icmp eq i7 %j, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1191">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_8, label %.preheader5.0, label %.loopexit6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_7) nounwind

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1193">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1434" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5.0:0  %indvars_iv2 = phi i4 [ %indvars_iv_next, %.preheader5.1 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="indvars_iv2"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader5.0:1  %indvars_iv = phi i4 [ %indvars_iv_next9, %.preheader5.1 ], [ 1, %4 ]

]]></node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader5.0:2  %k = phi i7 [ %k_3_s, %.preheader5.1 ], [ 0, %4 ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.0:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.0:4  %exitcond2 = icmp eq i7 %k, -28

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1194">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.0:5  br i1 %exitcond2, label %.loopexit6, label %.preheader5.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:1  %A_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1196">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5.1:63  %k_3_s = add i7 %k, 20

]]></node>
<StgValue><ssdm name="k_3_s"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1199">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit6:0  br i1 %tmp_6, label %.preheader.preheader, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="64" op_0_bw="7">
<![CDATA[
.preheader.preheader:0  %tmp_10 = zext i7 %j to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %B_cached_0_addr = getelementptr [100 x i32]* %B_cached_0, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_0_addr"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %B_cached_20_addr = getelementptr [100 x i32]* %B_cached_20, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_20_addr"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:3  %B_cached_40_addr = getelementptr [100 x i32]* %B_cached_40, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_40_addr"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %B_cached_60_addr = getelementptr [100 x i32]* %B_cached_60, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_60_addr"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:5  %B_cached_80_addr = getelementptr [100 x i32]* %B_cached_80, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_80_addr"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:6  %B_cached_1_addr = getelementptr [100 x i32]* %B_cached_1, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_1_addr"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:7  %B_cached_21_addr = getelementptr [100 x i32]* %B_cached_21, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_21_addr"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %B_cached_41_addr = getelementptr [100 x i32]* %B_cached_41, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_41_addr"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %B_cached_61_addr = getelementptr [100 x i32]* %B_cached_61, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_61_addr"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:10  %B_cached_81_addr = getelementptr [100 x i32]* %B_cached_81, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_81_addr"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:11  %B_cached_2_addr = getelementptr [100 x i32]* %B_cached_2, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_2_addr"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %B_cached_22_addr = getelementptr [100 x i32]* %B_cached_22, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_22_addr"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:13  %B_cached_42_addr = getelementptr [100 x i32]* %B_cached_42, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_42_addr"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:14  %B_cached_62_addr = getelementptr [100 x i32]* %B_cached_62, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_62_addr"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %B_cached_82_addr = getelementptr [100 x i32]* %B_cached_82, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_82_addr"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %B_cached_3_addr = getelementptr [100 x i32]* %B_cached_3, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_3_addr"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:17  %B_cached_23_addr = getelementptr [100 x i32]* %B_cached_23, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_23_addr"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:18  %B_cached_43_addr = getelementptr [100 x i32]* %B_cached_43, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_43_addr"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %B_cached_63_addr = getelementptr [100 x i32]* %B_cached_63, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_63_addr"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %B_cached_83_addr = getelementptr [100 x i32]* %B_cached_83, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_83_addr"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:21  %B_cached_4_addr = getelementptr [100 x i32]* %B_cached_4, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_4_addr"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:22  %B_cached_24_addr = getelementptr [100 x i32]* %B_cached_24, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_24_addr"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %B_cached_44_addr = getelementptr [100 x i32]* %B_cached_44, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_44_addr"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %B_cached_64_addr = getelementptr [100 x i32]* %B_cached_64, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_64_addr"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:25  %B_cached_84_addr = getelementptr [100 x i32]* %B_cached_84, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_84_addr"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:26  %B_cached_5_addr = getelementptr [100 x i32]* %B_cached_5, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_5_addr"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %B_cached_25_addr = getelementptr [100 x i32]* %B_cached_25, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_25_addr"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %B_cached_45_addr = getelementptr [100 x i32]* %B_cached_45, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_45_addr"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:29  %B_cached_65_addr = getelementptr [100 x i32]* %B_cached_65, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_65_addr"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:30  %B_cached_85_addr = getelementptr [100 x i32]* %B_cached_85, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_85_addr"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="283" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %B_cached_6_addr = getelementptr [100 x i32]* %B_cached_6, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_6_addr"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %B_cached_26_addr = getelementptr [100 x i32]* %B_cached_26, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_26_addr"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:33  %B_cached_46_addr = getelementptr [100 x i32]* %B_cached_46, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_46_addr"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:34  %B_cached_66_addr = getelementptr [100 x i32]* %B_cached_66, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_66_addr"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %B_cached_86_addr = getelementptr [100 x i32]* %B_cached_86, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_86_addr"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %B_cached_7_addr = getelementptr [100 x i32]* %B_cached_7, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_7_addr"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:37  %B_cached_27_addr = getelementptr [100 x i32]* %B_cached_27, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_27_addr"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:38  %B_cached_47_addr = getelementptr [100 x i32]* %B_cached_47, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_47_addr"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %B_cached_67_addr = getelementptr [100 x i32]* %B_cached_67, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_67_addr"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:40  %B_cached_87_addr = getelementptr [100 x i32]* %B_cached_87, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_87_addr"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:41  %B_cached_8_addr = getelementptr [100 x i32]* %B_cached_8, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_8_addr"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:42  %B_cached_28_addr = getelementptr [100 x i32]* %B_cached_28, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_28_addr"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:43  %B_cached_48_addr = getelementptr [100 x i32]* %B_cached_48, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_48_addr"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:44  %B_cached_68_addr = getelementptr [100 x i32]* %B_cached_68, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_68_addr"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:45  %B_cached_88_addr = getelementptr [100 x i32]* %B_cached_88, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_88_addr"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:46  %B_cached_9_addr = getelementptr [100 x i32]* %B_cached_9, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_9_addr"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:47  %B_cached_29_addr = getelementptr [100 x i32]* %B_cached_29, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_29_addr"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:48  %B_cached_49_addr = getelementptr [100 x i32]* %B_cached_49, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_49_addr"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:49  %B_cached_69_addr = getelementptr [100 x i32]* %B_cached_69, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_69_addr"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:50  %B_cached_89_addr = getelementptr [100 x i32]* %B_cached_89, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_89_addr"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:51  %B_cached_10_addr = getelementptr [100 x i32]* %B_cached_10, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_10_addr"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:52  %B_cached_30_addr = getelementptr [100 x i32]* %B_cached_30, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_30_addr"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:53  %B_cached_50_addr = getelementptr [100 x i32]* %B_cached_50, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_50_addr"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="306" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:54  %B_cached_70_addr = getelementptr [100 x i32]* %B_cached_70, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_70_addr"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="307" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:55  %B_cached_90_addr = getelementptr [100 x i32]* %B_cached_90, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_90_addr"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="308" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:56  %B_cached_11_addr = getelementptr [100 x i32]* %B_cached_11, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_11_addr"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="309" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:57  %B_cached_31_addr = getelementptr [100 x i32]* %B_cached_31, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_31_addr"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:58  %B_cached_51_addr = getelementptr [100 x i32]* %B_cached_51, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_51_addr"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:59  %B_cached_71_addr = getelementptr [100 x i32]* %B_cached_71, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_71_addr"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:60  %B_cached_91_addr = getelementptr [100 x i32]* %B_cached_91, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_91_addr"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:61  %B_cached_12_addr = getelementptr [100 x i32]* %B_cached_12, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_12_addr"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:62  %B_cached_32_addr = getelementptr [100 x i32]* %B_cached_32, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_32_addr"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:63  %B_cached_52_addr = getelementptr [100 x i32]* %B_cached_52, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_52_addr"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:64  %B_cached_72_addr = getelementptr [100 x i32]* %B_cached_72, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_72_addr"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:65  %B_cached_92_addr = getelementptr [100 x i32]* %B_cached_92, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_92_addr"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="318" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:66  %B_cached_13_addr = getelementptr [100 x i32]* %B_cached_13, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_13_addr"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:67  %B_cached_33_addr = getelementptr [100 x i32]* %B_cached_33, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_33_addr"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:68  %B_cached_53_addr = getelementptr [100 x i32]* %B_cached_53, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_53_addr"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:69  %B_cached_73_addr = getelementptr [100 x i32]* %B_cached_73, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_73_addr"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:70  %B_cached_93_addr = getelementptr [100 x i32]* %B_cached_93, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_93_addr"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:71  %B_cached_14_addr = getelementptr [100 x i32]* %B_cached_14, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_14_addr"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:72  %B_cached_34_addr = getelementptr [100 x i32]* %B_cached_34, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_34_addr"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:73  %B_cached_54_addr = getelementptr [100 x i32]* %B_cached_54, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_54_addr"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:74  %B_cached_74_addr = getelementptr [100 x i32]* %B_cached_74, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_74_addr"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:75  %B_cached_94_addr = getelementptr [100 x i32]* %B_cached_94, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_94_addr"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:76  %B_cached_15_addr = getelementptr [100 x i32]* %B_cached_15, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_15_addr"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:77  %B_cached_35_addr = getelementptr [100 x i32]* %B_cached_35, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_35_addr"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="330" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:78  %B_cached_55_addr = getelementptr [100 x i32]* %B_cached_55, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_55_addr"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:79  %B_cached_75_addr = getelementptr [100 x i32]* %B_cached_75, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_75_addr"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:80  %B_cached_95_addr = getelementptr [100 x i32]* %B_cached_95, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_95_addr"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:81  %B_cached_16_addr = getelementptr [100 x i32]* %B_cached_16, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_16_addr"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:82  %B_cached_36_addr = getelementptr [100 x i32]* %B_cached_36, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_36_addr"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:83  %B_cached_56_addr = getelementptr [100 x i32]* %B_cached_56, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_56_addr"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:84  %B_cached_76_addr = getelementptr [100 x i32]* %B_cached_76, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_76_addr"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:85  %B_cached_96_addr = getelementptr [100 x i32]* %B_cached_96, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_96_addr"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="338" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:86  %B_cached_17_addr = getelementptr [100 x i32]* %B_cached_17, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_17_addr"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:87  %B_cached_37_addr = getelementptr [100 x i32]* %B_cached_37, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_37_addr"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:88  %B_cached_57_addr = getelementptr [100 x i32]* %B_cached_57, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_57_addr"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:89  %B_cached_77_addr = getelementptr [100 x i32]* %B_cached_77, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_77_addr"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:90  %B_cached_97_addr = getelementptr [100 x i32]* %B_cached_97, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_97_addr"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:91  %B_cached_18_addr = getelementptr [100 x i32]* %B_cached_18, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_18_addr"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:92  %B_cached_38_addr = getelementptr [100 x i32]* %B_cached_38, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_38_addr"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:93  %B_cached_58_addr = getelementptr [100 x i32]* %B_cached_58, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_58_addr"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:94  %B_cached_78_addr = getelementptr [100 x i32]* %B_cached_78, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_78_addr"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:95  %B_cached_98_addr = getelementptr [100 x i32]* %B_cached_98, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_98_addr"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:96  %B_cached_19_addr = getelementptr [100 x i32]* %B_cached_19, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_19_addr"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:97  %B_cached_39_addr = getelementptr [100 x i32]* %B_cached_39, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_39_addr"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:98  %B_cached_59_addr = getelementptr [100 x i32]* %B_cached_59, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_59_addr"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:99  %B_cached_79_addr = getelementptr [100 x i32]* %B_cached_79, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_79_addr"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:100  %B_cached_99_addr = getelementptr [100 x i32]* %B_cached_99, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="B_cached_99_addr"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1201">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="exitcond2" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:101  br label %.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.1:2  %newIndex2 = zext i4 %indvars_iv2 to i64

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:3  %A_cached_row_0_addr = getelementptr [10 x i32]* %A_cached_row_0, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_0_addr"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:4  store i32 %A_read, i32* %A_cached_row_0_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:5  %A_read_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_1"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:6  %A_cached_row_1_addr = getelementptr [10 x i32]* %A_cached_row_1, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_1_addr"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:7  store i32 %A_read_1, i32* %A_cached_row_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5.1:65  %indvars_iv_next = add i4 %indvars_iv2, 2

]]></node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="466" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:8  %A_read_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_2"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:9  %A_cached_row_2_addr = getelementptr [10 x i32]* %A_cached_row_2, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_2_addr"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:10  store i32 %A_read_2, i32* %A_cached_row_2_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="469" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:11  %A_read_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_3"/></StgValue>
</operation>

<operation id="470" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:12  %A_cached_row_3_addr = getelementptr [10 x i32]* %A_cached_row_3, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_3_addr"/></StgValue>
</operation>

<operation id="471" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:13  store i32 %A_read_3, i32* %A_cached_row_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="472" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:14  %A_read_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_4"/></StgValue>
</operation>

<operation id="473" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:15  %A_cached_row_4_addr = getelementptr [10 x i32]* %A_cached_row_4, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_4_addr"/></StgValue>
</operation>

<operation id="474" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:16  store i32 %A_read_4, i32* %A_cached_row_4_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="475" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:17  %A_read_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_5"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:18  %A_cached_row_5_addr = getelementptr [10 x i32]* %A_cached_row_5, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_5_addr"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:19  store i32 %A_read_5, i32* %A_cached_row_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="478" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:20  %A_read_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_6"/></StgValue>
</operation>

<operation id="479" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:21  %A_cached_row_6_addr = getelementptr [10 x i32]* %A_cached_row_6, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_6_addr"/></StgValue>
</operation>

<operation id="480" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:22  store i32 %A_read_6, i32* %A_cached_row_6_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="481" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:23  %A_read_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_7"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:24  %A_cached_row_7_addr = getelementptr [10 x i32]* %A_cached_row_7, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_7_addr"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:25  store i32 %A_read_7, i32* %A_cached_row_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="484" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:26  %A_read_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_8"/></StgValue>
</operation>

<operation id="485" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:27  %A_cached_row_8_addr = getelementptr [10 x i32]* %A_cached_row_8, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_8_addr"/></StgValue>
</operation>

<operation id="486" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:28  store i32 %A_read_8, i32* %A_cached_row_8_addr, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="487" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:29  %A_read_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_9"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:30  %A_cached_row_9_addr = getelementptr [10 x i32]* %A_cached_row_9, i64 0, i64 %newIndex2

]]></node>
<StgValue><ssdm name="A_cached_row_9_addr"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:31  store i32 %A_read_9, i32* %A_cached_row_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="490" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:32  %A_read_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="491" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="64" op_0_bw="4">
<![CDATA[
.preheader5.1:33  %newIndex = zext i4 %indvars_iv to i64

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="492" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:34  %A_cached_row_0_addr_1 = getelementptr [10 x i32]* %A_cached_row_0, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_0_addr_1"/></StgValue>
</operation>

<operation id="493" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:35  store i32 %A_read_10, i32* %A_cached_row_0_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:36  %A_read_11 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_11"/></StgValue>
</operation>

<operation id="495" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:37  %A_cached_row_1_addr_1 = getelementptr [10 x i32]* %A_cached_row_1, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_1_addr_1"/></StgValue>
</operation>

<operation id="496" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:38  store i32 %A_read_11, i32* %A_cached_row_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader5.1:64  %indvars_iv_next9 = add i4 %indvars_iv, 2

]]></node>
<StgValue><ssdm name="indvars_iv_next9"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="498" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:39  %A_read_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_12"/></StgValue>
</operation>

<operation id="499" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:40  %A_cached_row_2_addr_1 = getelementptr [10 x i32]* %A_cached_row_2, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_2_addr_1"/></StgValue>
</operation>

<operation id="500" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:41  store i32 %A_read_12, i32* %A_cached_row_2_addr_1, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="501" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:42  %A_read_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_13"/></StgValue>
</operation>

<operation id="502" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:43  %A_cached_row_3_addr_1 = getelementptr [10 x i32]* %A_cached_row_3, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_3_addr_1"/></StgValue>
</operation>

<operation id="503" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:44  store i32 %A_read_13, i32* %A_cached_row_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="504" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:45  %A_read_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_14"/></StgValue>
</operation>

<operation id="505" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:46  %A_cached_row_4_addr_1 = getelementptr [10 x i32]* %A_cached_row_4, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_4_addr_1"/></StgValue>
</operation>

<operation id="506" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:47  store i32 %A_read_14, i32* %A_cached_row_4_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="507" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:48  %A_read_15 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_15"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:49  %A_cached_row_5_addr_1 = getelementptr [10 x i32]* %A_cached_row_5, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_5_addr_1"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:50  store i32 %A_read_15, i32* %A_cached_row_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="510" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:51  %A_read_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_16"/></StgValue>
</operation>

<operation id="511" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:52  %A_cached_row_6_addr_1 = getelementptr [10 x i32]* %A_cached_row_6, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_6_addr_1"/></StgValue>
</operation>

<operation id="512" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:53  store i32 %A_read_16, i32* %A_cached_row_6_addr_1, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="513" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:54  %A_read_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_17"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:55  %A_cached_row_7_addr_1 = getelementptr [10 x i32]* %A_cached_row_7, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_7_addr_1"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:56  store i32 %A_read_17, i32* %A_cached_row_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="516" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:57  %A_read_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_18"/></StgValue>
</operation>

<operation id="517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:58  %A_cached_row_8_addr_1 = getelementptr [10 x i32]* %A_cached_row_8, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_8_addr_1"/></StgValue>
</operation>

<operation id="518" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:59  store i32 %A_read_18, i32* %A_cached_row_8_addr_1, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="519" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader5.1:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.1:60  %A_read_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

]]></node>
<StgValue><ssdm name="A_read_19"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader5.1:61  %A_cached_row_9_addr_1 = getelementptr [10 x i32]* %A_cached_row_9, i64 0, i64 %newIndex

]]></node>
<StgValue><ssdm name="A_cached_row_9_addr_1"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader5.1:62  store i32 %A_read_19, i32* %A_cached_row_9_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.1:66  br label %.preheader5.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="524" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader.0:0  %k_1 = phi i7 [ %k_4_s, %.preheader.14643 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="525" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="526" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.0:2  %exitcond1 = icmp eq i7 %k_1, -28

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="527" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1221">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0:3  br i1 %exitcond1, label %.loopexit, label %.preheader.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.1:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.1:1  %B_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="530" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1223">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.1:2  switch i7 %k_1, label %branch3980 [
    i7 0, label %branch3900
    i7 20, label %branch3920
    i7 40, label %branch3940
    i7 60, label %branch3960
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3960:0  store i32 %B_read, i32* %B_cached_60_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1224">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch3960:1  br label %.preheader.16562

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3940:0  store i32 %B_read, i32* %B_cached_40_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1225">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch3940:1  br label %.preheader.16562

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3920:0  store i32 %B_read, i32* %B_cached_20_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1226">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch3920:1  br label %.preheader.16562

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3900:0  store i32 %B_read, i32* %B_cached_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1227">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch3900:1  br label %.preheader.16562

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1228">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="376" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3980:0  store i32 %B_read, i32* %B_cached_80_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1228">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
<literal name="exitcond1" val="0"/>
<literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch3980:1  br label %.preheader.16562

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="727" bw="64" op_0_bw="7">
<![CDATA[
.loopexit:0  %tmp_11 = zext i7 %j to i64

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="728" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:1  %B_cached_0_addr_1 = getelementptr [100 x i32]* %B_cached_0, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_0_addr_1"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="729" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:2  %B_cached_20_addr_1 = getelementptr [100 x i32]* %B_cached_20, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_20_addr_1"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="730" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:3  %B_cached_40_addr_1 = getelementptr [100 x i32]* %B_cached_40, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_40_addr_1"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="731" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:4  %B_cached_60_addr_1 = getelementptr [100 x i32]* %B_cached_60, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_60_addr_1"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="732" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:5  %B_cached_80_addr_1 = getelementptr [100 x i32]* %B_cached_80, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_80_addr_1"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:6  %B_cached_80_load = load i32* %B_cached_80_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_80_load"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:7  %B_cached_0_load = load i32* %B_cached_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_0_load"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:8  %B_cached_20_load = load i32* %B_cached_20_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_20_load"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:9  %B_cached_40_load = load i32* %B_cached_40_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_40_load"/></StgValue>
</operation>

<operation id="551" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:10  %B_cached_60_load = load i32* %B_cached_60_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_60_load"/></StgValue>
</operation>

<operation id="552" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="738" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:11  %B_cached_1_addr_1 = getelementptr [100 x i32]* %B_cached_1, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_1_addr_1"/></StgValue>
</operation>

<operation id="553" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="739" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:12  %B_cached_21_addr_1 = getelementptr [100 x i32]* %B_cached_21, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_21_addr_1"/></StgValue>
</operation>

<operation id="554" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="740" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:13  %B_cached_41_addr_1 = getelementptr [100 x i32]* %B_cached_41, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_41_addr_1"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="741" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:14  %B_cached_61_addr_1 = getelementptr [100 x i32]* %B_cached_61, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_61_addr_1"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="742" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:15  %B_cached_81_addr_1 = getelementptr [100 x i32]* %B_cached_81, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_81_addr_1"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:16  %B_cached_81_load = load i32* %B_cached_81_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_81_load"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:17  %B_cached_1_load = load i32* %B_cached_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_1_load"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:18  %B_cached_21_load = load i32* %B_cached_21_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_21_load"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:19  %B_cached_41_load = load i32* %B_cached_41_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_41_load"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:20  %B_cached_61_load = load i32* %B_cached_61_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_61_load"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="748" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:21  %B_cached_2_addr_1 = getelementptr [100 x i32]* %B_cached_2, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_2_addr_1"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="749" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:22  %B_cached_22_addr_1 = getelementptr [100 x i32]* %B_cached_22, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_22_addr_1"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="750" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:23  %B_cached_42_addr_1 = getelementptr [100 x i32]* %B_cached_42, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_42_addr_1"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="751" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:24  %B_cached_62_addr_1 = getelementptr [100 x i32]* %B_cached_62, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_62_addr_1"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="752" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:25  %B_cached_82_addr_1 = getelementptr [100 x i32]* %B_cached_82, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_82_addr_1"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:26  %B_cached_82_load = load i32* %B_cached_82_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_82_load"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:27  %B_cached_2_load = load i32* %B_cached_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_2_load"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:28  %B_cached_22_load = load i32* %B_cached_22_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_22_load"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:29  %B_cached_42_load = load i32* %B_cached_42_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_42_load"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:30  %B_cached_62_load = load i32* %B_cached_62_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_62_load"/></StgValue>
</operation>

<operation id="572" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="758" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:31  %B_cached_3_addr_1 = getelementptr [100 x i32]* %B_cached_3, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_3_addr_1"/></StgValue>
</operation>

<operation id="573" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="759" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:32  %B_cached_23_addr_1 = getelementptr [100 x i32]* %B_cached_23, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_23_addr_1"/></StgValue>
</operation>

<operation id="574" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="760" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:33  %B_cached_43_addr_1 = getelementptr [100 x i32]* %B_cached_43, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_43_addr_1"/></StgValue>
</operation>

<operation id="575" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="761" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:34  %B_cached_63_addr_1 = getelementptr [100 x i32]* %B_cached_63, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_63_addr_1"/></StgValue>
</operation>

<operation id="576" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="762" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:35  %B_cached_83_addr_1 = getelementptr [100 x i32]* %B_cached_83, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_83_addr_1"/></StgValue>
</operation>

<operation id="577" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:36  %B_cached_83_load = load i32* %B_cached_83_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_83_load"/></StgValue>
</operation>

<operation id="578" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:37  %B_cached_3_load = load i32* %B_cached_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_3_load"/></StgValue>
</operation>

<operation id="579" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:38  %B_cached_23_load = load i32* %B_cached_23_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_23_load"/></StgValue>
</operation>

<operation id="580" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:39  %B_cached_43_load = load i32* %B_cached_43_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_43_load"/></StgValue>
</operation>

<operation id="581" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:40  %B_cached_63_load = load i32* %B_cached_63_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_63_load"/></StgValue>
</operation>

<operation id="582" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="768" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:41  %B_cached_4_addr_1 = getelementptr [100 x i32]* %B_cached_4, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_4_addr_1"/></StgValue>
</operation>

<operation id="583" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="769" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:42  %B_cached_24_addr_1 = getelementptr [100 x i32]* %B_cached_24, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_24_addr_1"/></StgValue>
</operation>

<operation id="584" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="770" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:43  %B_cached_44_addr_1 = getelementptr [100 x i32]* %B_cached_44, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_44_addr_1"/></StgValue>
</operation>

<operation id="585" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="771" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:44  %B_cached_64_addr_1 = getelementptr [100 x i32]* %B_cached_64, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_64_addr_1"/></StgValue>
</operation>

<operation id="586" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="772" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:45  %B_cached_84_addr_1 = getelementptr [100 x i32]* %B_cached_84, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_84_addr_1"/></StgValue>
</operation>

<operation id="587" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:46  %B_cached_84_load = load i32* %B_cached_84_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_84_load"/></StgValue>
</operation>

<operation id="588" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="774" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:47  %B_cached_4_load = load i32* %B_cached_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_4_load"/></StgValue>
</operation>

<operation id="589" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:48  %B_cached_24_load = load i32* %B_cached_24_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_24_load"/></StgValue>
</operation>

<operation id="590" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:49  %B_cached_44_load = load i32* %B_cached_44_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_44_load"/></StgValue>
</operation>

<operation id="591" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:50  %B_cached_64_load = load i32* %B_cached_64_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_64_load"/></StgValue>
</operation>

<operation id="592" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="778" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:51  %B_cached_5_addr_1 = getelementptr [100 x i32]* %B_cached_5, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_5_addr_1"/></StgValue>
</operation>

<operation id="593" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="779" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:52  %B_cached_25_addr_1 = getelementptr [100 x i32]* %B_cached_25, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_25_addr_1"/></StgValue>
</operation>

<operation id="594" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="780" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:53  %B_cached_45_addr_1 = getelementptr [100 x i32]* %B_cached_45, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_45_addr_1"/></StgValue>
</operation>

<operation id="595" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="781" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:54  %B_cached_65_addr_1 = getelementptr [100 x i32]* %B_cached_65, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_65_addr_1"/></StgValue>
</operation>

<operation id="596" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="782" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:55  %B_cached_85_addr_1 = getelementptr [100 x i32]* %B_cached_85, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_85_addr_1"/></StgValue>
</operation>

<operation id="597" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:56  %B_cached_85_load = load i32* %B_cached_85_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_85_load"/></StgValue>
</operation>

<operation id="598" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="784" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:57  %B_cached_5_load = load i32* %B_cached_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_5_load"/></StgValue>
</operation>

<operation id="599" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:58  %B_cached_25_load = load i32* %B_cached_25_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_25_load"/></StgValue>
</operation>

<operation id="600" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:59  %B_cached_45_load = load i32* %B_cached_45_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_45_load"/></StgValue>
</operation>

<operation id="601" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:60  %B_cached_65_load = load i32* %B_cached_65_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_65_load"/></StgValue>
</operation>

<operation id="602" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="788" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:61  %B_cached_6_addr_1 = getelementptr [100 x i32]* %B_cached_6, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_6_addr_1"/></StgValue>
</operation>

<operation id="603" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="789" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:62  %B_cached_26_addr_1 = getelementptr [100 x i32]* %B_cached_26, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_26_addr_1"/></StgValue>
</operation>

<operation id="604" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="790" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:63  %B_cached_46_addr_1 = getelementptr [100 x i32]* %B_cached_46, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_46_addr_1"/></StgValue>
</operation>

<operation id="605" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="791" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:64  %B_cached_66_addr_1 = getelementptr [100 x i32]* %B_cached_66, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_66_addr_1"/></StgValue>
</operation>

<operation id="606" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="792" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:65  %B_cached_86_addr_1 = getelementptr [100 x i32]* %B_cached_86, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_86_addr_1"/></StgValue>
</operation>

<operation id="607" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:66  %B_cached_86_load = load i32* %B_cached_86_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_86_load"/></StgValue>
</operation>

<operation id="608" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:67  %B_cached_6_load = load i32* %B_cached_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_6_load"/></StgValue>
</operation>

<operation id="609" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:68  %B_cached_26_load = load i32* %B_cached_26_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_26_load"/></StgValue>
</operation>

<operation id="610" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:69  %B_cached_46_load = load i32* %B_cached_46_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_46_load"/></StgValue>
</operation>

<operation id="611" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:70  %B_cached_66_load = load i32* %B_cached_66_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_66_load"/></StgValue>
</operation>

<operation id="612" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="798" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:71  %B_cached_7_addr_1 = getelementptr [100 x i32]* %B_cached_7, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_7_addr_1"/></StgValue>
</operation>

<operation id="613" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="799" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:72  %B_cached_27_addr_1 = getelementptr [100 x i32]* %B_cached_27, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_27_addr_1"/></StgValue>
</operation>

<operation id="614" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="800" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:73  %B_cached_47_addr_1 = getelementptr [100 x i32]* %B_cached_47, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_47_addr_1"/></StgValue>
</operation>

<operation id="615" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="801" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:74  %B_cached_67_addr_1 = getelementptr [100 x i32]* %B_cached_67, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_67_addr_1"/></StgValue>
</operation>

<operation id="616" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="802" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:75  %B_cached_87_addr_1 = getelementptr [100 x i32]* %B_cached_87, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_87_addr_1"/></StgValue>
</operation>

<operation id="617" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:76  %B_cached_87_load = load i32* %B_cached_87_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_87_load"/></StgValue>
</operation>

<operation id="618" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:77  %B_cached_7_load = load i32* %B_cached_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_7_load"/></StgValue>
</operation>

<operation id="619" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:78  %B_cached_27_load = load i32* %B_cached_27_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_27_load"/></StgValue>
</operation>

<operation id="620" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:79  %B_cached_47_load = load i32* %B_cached_47_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_47_load"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:80  %B_cached_67_load = load i32* %B_cached_67_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_67_load"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="808" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:81  %B_cached_8_addr_1 = getelementptr [100 x i32]* %B_cached_8, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_8_addr_1"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="809" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:82  %B_cached_28_addr_1 = getelementptr [100 x i32]* %B_cached_28, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_28_addr_1"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="810" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:83  %B_cached_48_addr_1 = getelementptr [100 x i32]* %B_cached_48, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_48_addr_1"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="811" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:84  %B_cached_68_addr_1 = getelementptr [100 x i32]* %B_cached_68, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_68_addr_1"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="812" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:85  %B_cached_88_addr_1 = getelementptr [100 x i32]* %B_cached_88, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_88_addr_1"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:86  %B_cached_88_load = load i32* %B_cached_88_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_88_load"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:87  %B_cached_8_load = load i32* %B_cached_8_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_8_load"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:88  %B_cached_28_load = load i32* %B_cached_28_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_28_load"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:89  %B_cached_48_load = load i32* %B_cached_48_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_48_load"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:90  %B_cached_68_load = load i32* %B_cached_68_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_68_load"/></StgValue>
</operation>

<operation id="632" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="818" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:91  %B_cached_9_addr_1 = getelementptr [100 x i32]* %B_cached_9, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_9_addr_1"/></StgValue>
</operation>

<operation id="633" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="819" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:92  %B_cached_29_addr_1 = getelementptr [100 x i32]* %B_cached_29, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_29_addr_1"/></StgValue>
</operation>

<operation id="634" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="820" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:93  %B_cached_49_addr_1 = getelementptr [100 x i32]* %B_cached_49, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_49_addr_1"/></StgValue>
</operation>

<operation id="635" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="821" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:94  %B_cached_69_addr_1 = getelementptr [100 x i32]* %B_cached_69, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_69_addr_1"/></StgValue>
</operation>

<operation id="636" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="822" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:95  %B_cached_89_addr_1 = getelementptr [100 x i32]* %B_cached_89, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_89_addr_1"/></StgValue>
</operation>

<operation id="637" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:96  %B_cached_89_load = load i32* %B_cached_89_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_89_load"/></StgValue>
</operation>

<operation id="638" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:97  %B_cached_9_load = load i32* %B_cached_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_9_load"/></StgValue>
</operation>

<operation id="639" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:98  %B_cached_29_load = load i32* %B_cached_29_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_29_load"/></StgValue>
</operation>

<operation id="640" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:99  %B_cached_49_load = load i32* %B_cached_49_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_49_load"/></StgValue>
</operation>

<operation id="641" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:100  %B_cached_69_load = load i32* %B_cached_69_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_69_load"/></StgValue>
</operation>

<operation id="642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="828" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:101  %B_cached_10_addr_1 = getelementptr [100 x i32]* %B_cached_10, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_10_addr_1"/></StgValue>
</operation>

<operation id="643" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="829" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:102  %B_cached_30_addr_1 = getelementptr [100 x i32]* %B_cached_30, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_30_addr_1"/></StgValue>
</operation>

<operation id="644" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="830" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:103  %B_cached_50_addr_1 = getelementptr [100 x i32]* %B_cached_50, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_50_addr_1"/></StgValue>
</operation>

<operation id="645" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="831" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:104  %B_cached_70_addr_1 = getelementptr [100 x i32]* %B_cached_70, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_70_addr_1"/></StgValue>
</operation>

<operation id="646" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="832" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:105  %B_cached_90_addr_1 = getelementptr [100 x i32]* %B_cached_90, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_90_addr_1"/></StgValue>
</operation>

<operation id="647" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:106  %B_cached_90_load = load i32* %B_cached_90_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_90_load"/></StgValue>
</operation>

<operation id="648" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:107  %B_cached_10_load = load i32* %B_cached_10_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_10_load"/></StgValue>
</operation>

<operation id="649" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:108  %B_cached_30_load = load i32* %B_cached_30_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_30_load"/></StgValue>
</operation>

<operation id="650" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:109  %B_cached_50_load = load i32* %B_cached_50_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_50_load"/></StgValue>
</operation>

<operation id="651" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:110  %B_cached_70_load = load i32* %B_cached_70_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_70_load"/></StgValue>
</operation>

<operation id="652" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="838" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:111  %B_cached_11_addr_1 = getelementptr [100 x i32]* %B_cached_11, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_11_addr_1"/></StgValue>
</operation>

<operation id="653" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="839" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:112  %B_cached_31_addr_1 = getelementptr [100 x i32]* %B_cached_31, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_31_addr_1"/></StgValue>
</operation>

<operation id="654" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="840" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:113  %B_cached_51_addr_1 = getelementptr [100 x i32]* %B_cached_51, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_51_addr_1"/></StgValue>
</operation>

<operation id="655" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="841" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:114  %B_cached_71_addr_1 = getelementptr [100 x i32]* %B_cached_71, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_71_addr_1"/></StgValue>
</operation>

<operation id="656" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="842" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:115  %B_cached_91_addr_1 = getelementptr [100 x i32]* %B_cached_91, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_91_addr_1"/></StgValue>
</operation>

<operation id="657" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:116  %B_cached_91_load = load i32* %B_cached_91_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_91_load"/></StgValue>
</operation>

<operation id="658" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:117  %B_cached_11_load = load i32* %B_cached_11_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_11_load"/></StgValue>
</operation>

<operation id="659" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:118  %B_cached_31_load = load i32* %B_cached_31_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_31_load"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:119  %B_cached_51_load = load i32* %B_cached_51_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_51_load"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:120  %B_cached_71_load = load i32* %B_cached_71_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_71_load"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="848" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:121  %B_cached_12_addr_1 = getelementptr [100 x i32]* %B_cached_12, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_12_addr_1"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="849" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:122  %B_cached_32_addr_1 = getelementptr [100 x i32]* %B_cached_32, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_32_addr_1"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="850" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:123  %B_cached_52_addr_1 = getelementptr [100 x i32]* %B_cached_52, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_52_addr_1"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="851" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:124  %B_cached_72_addr_1 = getelementptr [100 x i32]* %B_cached_72, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_72_addr_1"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="852" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:125  %B_cached_92_addr_1 = getelementptr [100 x i32]* %B_cached_92, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_92_addr_1"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:126  %B_cached_92_load = load i32* %B_cached_92_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_92_load"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:127  %B_cached_12_load = load i32* %B_cached_12_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_12_load"/></StgValue>
</operation>

<operation id="669" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:128  %B_cached_32_load = load i32* %B_cached_32_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_32_load"/></StgValue>
</operation>

<operation id="670" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:129  %B_cached_52_load = load i32* %B_cached_52_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_52_load"/></StgValue>
</operation>

<operation id="671" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:130  %B_cached_72_load = load i32* %B_cached_72_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_72_load"/></StgValue>
</operation>

<operation id="672" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="858" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:131  %B_cached_13_addr_1 = getelementptr [100 x i32]* %B_cached_13, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_13_addr_1"/></StgValue>
</operation>

<operation id="673" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="859" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:132  %B_cached_33_addr_1 = getelementptr [100 x i32]* %B_cached_33, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_33_addr_1"/></StgValue>
</operation>

<operation id="674" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="860" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:133  %B_cached_53_addr_1 = getelementptr [100 x i32]* %B_cached_53, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_53_addr_1"/></StgValue>
</operation>

<operation id="675" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="861" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:134  %B_cached_73_addr_1 = getelementptr [100 x i32]* %B_cached_73, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_73_addr_1"/></StgValue>
</operation>

<operation id="676" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="862" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:135  %B_cached_93_addr_1 = getelementptr [100 x i32]* %B_cached_93, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_93_addr_1"/></StgValue>
</operation>

<operation id="677" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:136  %B_cached_93_load = load i32* %B_cached_93_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_93_load"/></StgValue>
</operation>

<operation id="678" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="864" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:137  %B_cached_13_load = load i32* %B_cached_13_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_13_load"/></StgValue>
</operation>

<operation id="679" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:138  %B_cached_33_load = load i32* %B_cached_33_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_33_load"/></StgValue>
</operation>

<operation id="680" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:139  %B_cached_53_load = load i32* %B_cached_53_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_53_load"/></StgValue>
</operation>

<operation id="681" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:140  %B_cached_73_load = load i32* %B_cached_73_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_73_load"/></StgValue>
</operation>

<operation id="682" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="868" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:141  %B_cached_14_addr_1 = getelementptr [100 x i32]* %B_cached_14, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_14_addr_1"/></StgValue>
</operation>

<operation id="683" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="869" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:142  %B_cached_34_addr_1 = getelementptr [100 x i32]* %B_cached_34, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_34_addr_1"/></StgValue>
</operation>

<operation id="684" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="870" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:143  %B_cached_54_addr_1 = getelementptr [100 x i32]* %B_cached_54, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_54_addr_1"/></StgValue>
</operation>

<operation id="685" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="871" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:144  %B_cached_74_addr_1 = getelementptr [100 x i32]* %B_cached_74, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_74_addr_1"/></StgValue>
</operation>

<operation id="686" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="872" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:145  %B_cached_94_addr_1 = getelementptr [100 x i32]* %B_cached_94, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_94_addr_1"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:146  %B_cached_94_load = load i32* %B_cached_94_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_94_load"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:147  %B_cached_14_load = load i32* %B_cached_14_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_14_load"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:148  %B_cached_34_load = load i32* %B_cached_34_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_34_load"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:149  %B_cached_54_load = load i32* %B_cached_54_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_54_load"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:150  %B_cached_74_load = load i32* %B_cached_74_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_74_load"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="878" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:151  %B_cached_15_addr_1 = getelementptr [100 x i32]* %B_cached_15, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_15_addr_1"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="879" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:152  %B_cached_35_addr_1 = getelementptr [100 x i32]* %B_cached_35, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_35_addr_1"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="880" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:153  %B_cached_55_addr_1 = getelementptr [100 x i32]* %B_cached_55, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_55_addr_1"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="881" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:154  %B_cached_75_addr_1 = getelementptr [100 x i32]* %B_cached_75, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_75_addr_1"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="882" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:155  %B_cached_95_addr_1 = getelementptr [100 x i32]* %B_cached_95, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_95_addr_1"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:156  %B_cached_95_load = load i32* %B_cached_95_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_95_load"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:157  %B_cached_15_load = load i32* %B_cached_15_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_15_load"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:158  %B_cached_35_load = load i32* %B_cached_35_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_35_load"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:159  %B_cached_55_load = load i32* %B_cached_55_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_55_load"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:160  %B_cached_75_load = load i32* %B_cached_75_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_75_load"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="888" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:161  %B_cached_16_addr_1 = getelementptr [100 x i32]* %B_cached_16, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_16_addr_1"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="889" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:162  %B_cached_36_addr_1 = getelementptr [100 x i32]* %B_cached_36, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_36_addr_1"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="890" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:163  %B_cached_56_addr_1 = getelementptr [100 x i32]* %B_cached_56, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_56_addr_1"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="891" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:164  %B_cached_76_addr_1 = getelementptr [100 x i32]* %B_cached_76, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_76_addr_1"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="892" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:165  %B_cached_96_addr_1 = getelementptr [100 x i32]* %B_cached_96, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_96_addr_1"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:166  %B_cached_96_load = load i32* %B_cached_96_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_96_load"/></StgValue>
</operation>

<operation id="708" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:167  %B_cached_16_load = load i32* %B_cached_16_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_16_load"/></StgValue>
</operation>

<operation id="709" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:168  %B_cached_36_load = load i32* %B_cached_36_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_36_load"/></StgValue>
</operation>

<operation id="710" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:169  %B_cached_56_load = load i32* %B_cached_56_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_56_load"/></StgValue>
</operation>

<operation id="711" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:170  %B_cached_76_load = load i32* %B_cached_76_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_76_load"/></StgValue>
</operation>

<operation id="712" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="898" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:171  %B_cached_17_addr_1 = getelementptr [100 x i32]* %B_cached_17, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_17_addr_1"/></StgValue>
</operation>

<operation id="713" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="899" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:172  %B_cached_37_addr_1 = getelementptr [100 x i32]* %B_cached_37, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_37_addr_1"/></StgValue>
</operation>

<operation id="714" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="900" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:173  %B_cached_57_addr_1 = getelementptr [100 x i32]* %B_cached_57, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_57_addr_1"/></StgValue>
</operation>

<operation id="715" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="901" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:174  %B_cached_77_addr_1 = getelementptr [100 x i32]* %B_cached_77, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_77_addr_1"/></StgValue>
</operation>

<operation id="716" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="902" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:175  %B_cached_97_addr_1 = getelementptr [100 x i32]* %B_cached_97, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_97_addr_1"/></StgValue>
</operation>

<operation id="717" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:176  %B_cached_97_load = load i32* %B_cached_97_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_97_load"/></StgValue>
</operation>

<operation id="718" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:177  %B_cached_17_load = load i32* %B_cached_17_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_17_load"/></StgValue>
</operation>

<operation id="719" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:178  %B_cached_37_load = load i32* %B_cached_37_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_37_load"/></StgValue>
</operation>

<operation id="720" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:179  %B_cached_57_load = load i32* %B_cached_57_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_57_load"/></StgValue>
</operation>

<operation id="721" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:180  %B_cached_77_load = load i32* %B_cached_77_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_77_load"/></StgValue>
</operation>

<operation id="722" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="908" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:181  %B_cached_18_addr_1 = getelementptr [100 x i32]* %B_cached_18, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_18_addr_1"/></StgValue>
</operation>

<operation id="723" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="909" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:182  %B_cached_38_addr_1 = getelementptr [100 x i32]* %B_cached_38, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_38_addr_1"/></StgValue>
</operation>

<operation id="724" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="910" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:183  %B_cached_58_addr_1 = getelementptr [100 x i32]* %B_cached_58, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_58_addr_1"/></StgValue>
</operation>

<operation id="725" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="911" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:184  %B_cached_78_addr_1 = getelementptr [100 x i32]* %B_cached_78, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_78_addr_1"/></StgValue>
</operation>

<operation id="726" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="912" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:185  %B_cached_98_addr_1 = getelementptr [100 x i32]* %B_cached_98, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_98_addr_1"/></StgValue>
</operation>

<operation id="727" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:186  %B_cached_98_load = load i32* %B_cached_98_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_98_load"/></StgValue>
</operation>

<operation id="728" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:187  %B_cached_18_load = load i32* %B_cached_18_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_18_load"/></StgValue>
</operation>

<operation id="729" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:188  %B_cached_38_load = load i32* %B_cached_38_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_38_load"/></StgValue>
</operation>

<operation id="730" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:189  %B_cached_58_load = load i32* %B_cached_58_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_58_load"/></StgValue>
</operation>

<operation id="731" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:190  %B_cached_78_load = load i32* %B_cached_78_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_78_load"/></StgValue>
</operation>

<operation id="732" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="918" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:191  %B_cached_19_addr_1 = getelementptr [100 x i32]* %B_cached_19, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_19_addr_1"/></StgValue>
</operation>

<operation id="733" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="919" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:192  %B_cached_39_addr_1 = getelementptr [100 x i32]* %B_cached_39, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_39_addr_1"/></StgValue>
</operation>

<operation id="734" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="920" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:193  %B_cached_59_addr_1 = getelementptr [100 x i32]* %B_cached_59, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_59_addr_1"/></StgValue>
</operation>

<operation id="735" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="921" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:194  %B_cached_79_addr_1 = getelementptr [100 x i32]* %B_cached_79, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_79_addr_1"/></StgValue>
</operation>

<operation id="736" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="922" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:195  %B_cached_99_addr_1 = getelementptr [100 x i32]* %B_cached_99, i64 0, i64 %tmp_11

]]></node>
<StgValue><ssdm name="B_cached_99_addr_1"/></StgValue>
</operation>

<operation id="737" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:196  %B_cached_99_load = load i32* %B_cached_99_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_99_load"/></StgValue>
</operation>

<operation id="738" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:197  %B_cached_19_load = load i32* %B_cached_19_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_19_load"/></StgValue>
</operation>

<operation id="739" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:198  %B_cached_39_load = load i32* %B_cached_39_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_39_load"/></StgValue>
</operation>

<operation id="740" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:199  %B_cached_59_load = load i32* %B_cached_59_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_59_load"/></StgValue>
</operation>

<operation id="741" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1231">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:200  %B_cached_79_load = load i32* %B_cached_79_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_79_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="742" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.16562:0  %B_read_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_1"/></StgValue>
</operation>

<operation id="743" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.16562:1  %k_4_019_t = or i7 %k_1, 1

]]></node>
<StgValue><ssdm name="k_4_019_t"/></StgValue>
</operation>

<operation id="744" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.16562:2  switch i7 %k_4_019_t, label %branch3881 [
    i7 1, label %branch3801
    i7 21, label %branch3821
    i7 41, label %branch3841
    i7 61, label %branch3861
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1233">
<or_exp><and_exp><literal name="k_4_019_t" val="61"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3861:0  store i32 %B_read_1, i32* %B_cached_61_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1233">
<or_exp><and_exp><literal name="k_4_019_t" val="61"/>
</and_exp></or_exp>
</condition>

<node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch3861:1  br label %.preheader.16461

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="k_4_019_t" val="41"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3841:0  store i32 %B_read_1, i32* %B_cached_41_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1234">
<or_exp><and_exp><literal name="k_4_019_t" val="41"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="0" op_0_bw="0">
<![CDATA[
branch3841:1  br label %.preheader.16461

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="k_4_019_t" val="21"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3821:0  store i32 %B_read_1, i32* %B_cached_21_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1235">
<or_exp><and_exp><literal name="k_4_019_t" val="21"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch3821:1  br label %.preheader.16461

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="k_4_019_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="392" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3801:0  store i32 %B_read_1, i32* %B_cached_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1236">
<or_exp><and_exp><literal name="k_4_019_t" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch3801:1  br label %.preheader.16461

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="k_4_019_t" val="!61"/>
<literal name="k_4_019_t" val="!41"/>
<literal name="k_4_019_t" val="!21"/>
<literal name="k_4_019_t" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3881:0  store i32 %B_read_1, i32* %B_cached_81_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1237">
<or_exp><and_exp><literal name="k_4_019_t" val="!61"/>
<literal name="k_4_019_t" val="!41"/>
<literal name="k_4_019_t" val="!21"/>
<literal name="k_4_019_t" val="!1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch3881:1  br label %.preheader.16461

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="755" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.16461:0  %B_read_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_2"/></StgValue>
</operation>

<operation id="756" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.16461:1  %k_4_120_t = or i7 %k_1, 2

]]></node>
<StgValue><ssdm name="k_4_120_t"/></StgValue>
</operation>

<operation id="757" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.16461:2  switch i7 %k_4_120_t, label %branch3782 [
    i7 2, label %branch3702
    i7 22, label %branch3722
    i7 42, label %branch3742
    i7 62, label %branch3762
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="k_4_120_t" val="62"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3762:0  store i32 %B_read_2, i32* %B_cached_62_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1239">
<or_exp><and_exp><literal name="k_4_120_t" val="62"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch3762:1  br label %.preheader.16360

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="k_4_120_t" val="42"/>
</and_exp></or_exp>
</condition>

<node id="405" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3742:0  store i32 %B_read_2, i32* %B_cached_42_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1240">
<or_exp><and_exp><literal name="k_4_120_t" val="42"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch3742:1  br label %.preheader.16360

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp><literal name="k_4_120_t" val="22"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3722:0  store i32 %B_read_2, i32* %B_cached_22_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1241">
<or_exp><and_exp><literal name="k_4_120_t" val="22"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch3722:1  br label %.preheader.16360

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="k_4_120_t" val="2"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3702:0  store i32 %B_read_2, i32* %B_cached_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1242">
<or_exp><and_exp><literal name="k_4_120_t" val="2"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="0">
<![CDATA[
branch3702:1  br label %.preheader.16360

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="k_4_120_t" val="!62"/>
<literal name="k_4_120_t" val="!42"/>
<literal name="k_4_120_t" val="!22"/>
<literal name="k_4_120_t" val="!2"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3782:0  store i32 %B_read_2, i32* %B_cached_82_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1243">
<or_exp><and_exp><literal name="k_4_120_t" val="!62"/>
<literal name="k_4_120_t" val="!42"/>
<literal name="k_4_120_t" val="!22"/>
<literal name="k_4_120_t" val="!2"/>
</and_exp></or_exp>
</condition>

<node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch3782:1  br label %.preheader.16360

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="768" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.16360:0  %B_read_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_3"/></StgValue>
</operation>

<operation id="769" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.16360:1  %k_4_221_t = or i7 %k_1, 3

]]></node>
<StgValue><ssdm name="k_4_221_t"/></StgValue>
</operation>

<operation id="770" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.16360:2  switch i7 %k_4_221_t, label %branch3683 [
    i7 3, label %branch3603
    i7 23, label %branch3623
    i7 43, label %branch3643
    i7 63, label %branch3663
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="k_4_221_t" val="63"/>
</and_exp></or_exp>
</condition>

<node id="421" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3663:0  store i32 %B_read_3, i32* %B_cached_63_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1245">
<or_exp><and_exp><literal name="k_4_221_t" val="63"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="0" op_0_bw="0">
<![CDATA[
branch3663:1  br label %.preheader.16259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="k_4_221_t" val="43"/>
</and_exp></or_exp>
</condition>

<node id="424" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3643:0  store i32 %B_read_3, i32* %B_cached_43_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1246">
<or_exp><and_exp><literal name="k_4_221_t" val="43"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch3643:1  br label %.preheader.16259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="k_4_221_t" val="23"/>
</and_exp></or_exp>
</condition>

<node id="427" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3623:0  store i32 %B_read_3, i32* %B_cached_23_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1247">
<or_exp><and_exp><literal name="k_4_221_t" val="23"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="0" op_0_bw="0">
<![CDATA[
branch3623:1  br label %.preheader.16259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="k_4_221_t" val="3"/>
</and_exp></or_exp>
</condition>

<node id="430" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3603:0  store i32 %B_read_3, i32* %B_cached_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1248">
<or_exp><and_exp><literal name="k_4_221_t" val="3"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch3603:1  br label %.preheader.16259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="k_4_221_t" val="!63"/>
<literal name="k_4_221_t" val="!43"/>
<literal name="k_4_221_t" val="!23"/>
<literal name="k_4_221_t" val="!3"/>
</and_exp></or_exp>
</condition>

<node id="433" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3683:0  store i32 %B_read_3, i32* %B_cached_83_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1249">
<or_exp><and_exp><literal name="k_4_221_t" val="!63"/>
<literal name="k_4_221_t" val="!43"/>
<literal name="k_4_221_t" val="!23"/>
<literal name="k_4_221_t" val="!3"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="0" op_0_bw="0">
<![CDATA[
branch3683:1  br label %.preheader.16259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="781" st_id="28" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.16259:0  %B_read_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_4"/></StgValue>
</operation>

<operation id="782" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.16259:1  switch i7 %k_1, label %branch3584 [
    i7 0, label %branch3504
    i7 20, label %branch3524
    i7 40, label %branch3544
    i7 60, label %branch3564
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3564:0  store i32 %B_read_4, i32* %B_cached_64_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1251">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch3564:1  br label %.preheader.16158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3544:0  store i32 %B_read_4, i32* %B_cached_44_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1252">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch3544:1  br label %.preheader.16158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3524:0  store i32 %B_read_4, i32* %B_cached_24_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1253">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch3524:1  br label %.preheader.16158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3504:0  store i32 %B_read_4, i32* %B_cached_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1254">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="0">
<![CDATA[
branch3504:1  br label %.preheader.16158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3584:0  store i32 %B_read_4, i32* %B_cached_84_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1255">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="0" op_0_bw="0">
<![CDATA[
branch3584:1  br label %.preheader.16158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="793" st_id="29" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.16158:0  %B_read_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_5"/></StgValue>
</operation>

<operation id="794" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.16158:1  switch i7 %k_1, label %branch3485 [
    i7 0, label %branch3405
    i7 20, label %branch3425
    i7 40, label %branch3445
    i7 60, label %branch3465
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3465:0  store i32 %B_read_5, i32* %B_cached_65_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1257">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="0">
<![CDATA[
branch3465:1  br label %.preheader.16057

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3445:0  store i32 %B_read_5, i32* %B_cached_45_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1258">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="0">
<![CDATA[
branch3445:1  br label %.preheader.16057

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3425:0  store i32 %B_read_5, i32* %B_cached_25_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1259">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch3425:1  br label %.preheader.16057

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3405:0  store i32 %B_read_5, i32* %B_cached_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1260">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="0">
<![CDATA[
branch3405:1  br label %.preheader.16057

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3485:0  store i32 %B_read_5, i32* %B_cached_85_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1261">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch3485:1  br label %.preheader.16057

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="805" st_id="30" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="472" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.16057:0  %B_read_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_6"/></StgValue>
</operation>

<operation id="806" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.16057:1  switch i7 %k_1, label %branch3386 [
    i7 0, label %branch3306
    i7 20, label %branch3326
    i7 40, label %branch3346
    i7 60, label %branch3366
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3366:0  store i32 %B_read_6, i32* %B_cached_66_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1263">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="0">
<![CDATA[
branch3366:1  br label %.preheader.15956

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3346:0  store i32 %B_read_6, i32* %B_cached_46_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1264">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="479" bw="0" op_0_bw="0">
<![CDATA[
branch3346:1  br label %.preheader.15956

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3326:0  store i32 %B_read_6, i32* %B_cached_26_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1265">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="0" op_0_bw="0">
<![CDATA[
branch3326:1  br label %.preheader.15956

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3306:0  store i32 %B_read_6, i32* %B_cached_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1266">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch3306:1  br label %.preheader.15956

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="487" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3386:0  store i32 %B_read_6, i32* %B_cached_86_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1267">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch3386:1  br label %.preheader.15956

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="817" st_id="31" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15956:0  %B_read_7 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_7"/></StgValue>
</operation>

<operation id="818" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="491" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15956:1  switch i7 %k_1, label %branch3287 [
    i7 0, label %branch3207
    i7 20, label %branch3227
    i7 40, label %branch3247
    i7 60, label %branch3267
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3267:0  store i32 %B_read_7, i32* %B_cached_67_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1269">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch3267:1  br label %.preheader.15855

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3247:0  store i32 %B_read_7, i32* %B_cached_47_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1270">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="0" op_0_bw="0">
<![CDATA[
branch3247:1  br label %.preheader.15855

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3227:0  store i32 %B_read_7, i32* %B_cached_27_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1271">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="0" op_0_bw="0">
<![CDATA[
branch3227:1  br label %.preheader.15855

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3207:0  store i32 %B_read_7, i32* %B_cached_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1272">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="503" bw="0" op_0_bw="0">
<![CDATA[
branch3207:1  br label %.preheader.15855

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3287:0  store i32 %B_read_7, i32* %B_cached_87_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1273">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="506" bw="0" op_0_bw="0">
<![CDATA[
branch3287:1  br label %.preheader.15855

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="829" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15855:0  %B_read_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_8"/></StgValue>
</operation>

<operation id="830" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15855:1  switch i7 %k_1, label %branch3188 [
    i7 0, label %branch3108
    i7 20, label %branch3128
    i7 40, label %branch3148
    i7 60, label %branch3168
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3168:0  store i32 %B_read_8, i32* %B_cached_68_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1275">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch3168:1  br label %.preheader.15754

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="514" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3148:0  store i32 %B_read_8, i32* %B_cached_48_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1276">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="515" bw="0" op_0_bw="0">
<![CDATA[
branch3148:1  br label %.preheader.15754

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="517" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3128:0  store i32 %B_read_8, i32* %B_cached_28_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1277">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="518" bw="0" op_0_bw="0">
<![CDATA[
branch3128:1  br label %.preheader.15754

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="520" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3108:0  store i32 %B_read_8, i32* %B_cached_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1278">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="521" bw="0" op_0_bw="0">
<![CDATA[
branch3108:1  br label %.preheader.15754

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="523" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3188:0  store i32 %B_read_8, i32* %B_cached_88_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1279">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="524" bw="0" op_0_bw="0">
<![CDATA[
branch3188:1  br label %.preheader.15754

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="841" st_id="33" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15754:0  %B_read_9 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_9"/></StgValue>
</operation>

<operation id="842" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15754:1  switch i7 %k_1, label %branch3089 [
    i7 0, label %branch3009
    i7 20, label %branch3029
    i7 40, label %branch3049
    i7 60, label %branch3069
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="529" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3069:0  store i32 %B_read_9, i32* %B_cached_69_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1281">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="530" bw="0" op_0_bw="0">
<![CDATA[
branch3069:1  br label %.preheader.15653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3049:0  store i32 %B_read_9, i32* %B_cached_49_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1282">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch3049:1  br label %.preheader.15653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3029:0  store i32 %B_read_9, i32* %B_cached_29_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1283">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch3029:1  br label %.preheader.15653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3009:0  store i32 %B_read_9, i32* %B_cached_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1284">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch3009:1  br label %.preheader.15653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3089:0  store i32 %B_read_9, i32* %B_cached_89_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1285">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="0">
<![CDATA[
branch3089:1  br label %.preheader.15653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="853" st_id="34" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15653:0  %B_read_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_10"/></StgValue>
</operation>

<operation id="854" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15653:1  switch i7 %k_1, label %branch2990 [
    i7 0, label %branch2910
    i7 20, label %branch2930
    i7 40, label %branch2950
    i7 60, label %branch2970
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="547" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2970:0  store i32 %B_read_10, i32* %B_cached_70_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1287">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="0">
<![CDATA[
branch2970:1  br label %.preheader.15552

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="550" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2950:0  store i32 %B_read_10, i32* %B_cached_50_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1288">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch2950:1  br label %.preheader.15552

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1289">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2930:0  store i32 %B_read_10, i32* %B_cached_30_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1289">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="0">
<![CDATA[
branch2930:1  br label %.preheader.15552

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2910:0  store i32 %B_read_10, i32* %B_cached_10_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1290">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="557" bw="0" op_0_bw="0">
<![CDATA[
branch2910:1  br label %.preheader.15552

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2990:0  store i32 %B_read_10, i32* %B_cached_90_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1291">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="0">
<![CDATA[
branch2990:1  br label %.preheader.15552

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="865" st_id="35" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15552:0  %B_read_11 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_11"/></StgValue>
</operation>

<operation id="866" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15552:1  switch i7 %k_1, label %branch2891 [
    i7 0, label %branch2811
    i7 20, label %branch2831
    i7 40, label %branch2851
    i7 60, label %branch2871
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2871:0  store i32 %B_read_11, i32* %B_cached_71_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1293">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="0">
<![CDATA[
branch2871:1  br label %.preheader.15451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2851:0  store i32 %B_read_11, i32* %B_cached_51_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1294">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="569" bw="0" op_0_bw="0">
<![CDATA[
branch2851:1  br label %.preheader.15451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2831:0  store i32 %B_read_11, i32* %B_cached_31_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1295">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="0">
<![CDATA[
branch2831:1  br label %.preheader.15451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2811:0  store i32 %B_read_11, i32* %B_cached_11_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1296">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="0">
<![CDATA[
branch2811:1  br label %.preheader.15451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2891:0  store i32 %B_read_11, i32* %B_cached_91_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1297">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="0">
<![CDATA[
branch2891:1  br label %.preheader.15451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="877" st_id="36" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15451:0  %B_read_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_12"/></StgValue>
</operation>

<operation id="878" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15451:1  switch i7 %k_1, label %branch2792 [
    i7 0, label %branch2712
    i7 20, label %branch2732
    i7 40, label %branch2752
    i7 60, label %branch2772
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2772:0  store i32 %B_read_12, i32* %B_cached_72_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1299">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch2772:1  br label %.preheader.15350

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2752:0  store i32 %B_read_12, i32* %B_cached_52_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1300">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch2752:1  br label %.preheader.15350

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2732:0  store i32 %B_read_12, i32* %B_cached_32_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1301">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch2732:1  br label %.preheader.15350

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2712:0  store i32 %B_read_12, i32* %B_cached_12_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1302">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="0">
<![CDATA[
branch2712:1  br label %.preheader.15350

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2792:0  store i32 %B_read_12, i32* %B_cached_92_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1303">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="0">
<![CDATA[
branch2792:1  br label %.preheader.15350

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="889" st_id="37" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15350:0  %B_read_13 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_13"/></StgValue>
</operation>

<operation id="890" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15350:1  switch i7 %k_1, label %branch2693 [
    i7 0, label %branch2613
    i7 20, label %branch2633
    i7 40, label %branch2653
    i7 60, label %branch2673
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2673:0  store i32 %B_read_13, i32* %B_cached_73_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1305">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0">
<![CDATA[
branch2673:1  br label %.preheader.15249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2653:0  store i32 %B_read_13, i32* %B_cached_53_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1306">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="0">
<![CDATA[
branch2653:1  br label %.preheader.15249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="895" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2633:0  store i32 %B_read_13, i32* %B_cached_33_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1307">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch2633:1  br label %.preheader.15249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2613:0  store i32 %B_read_13, i32* %B_cached_13_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1308">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch2613:1  br label %.preheader.15249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2693:0  store i32 %B_read_13, i32* %B_cached_93_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1309">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="0">
<![CDATA[
branch2693:1  br label %.preheader.15249

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="901" st_id="38" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15249:0  %B_read_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_14"/></StgValue>
</operation>

<operation id="902" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15249:1  switch i7 %k_1, label %branch2594 [
    i7 0, label %branch2514
    i7 20, label %branch2534
    i7 40, label %branch2554
    i7 60, label %branch2574
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2574:0  store i32 %B_read_14, i32* %B_cached_74_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1311">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="0">
<![CDATA[
branch2574:1  br label %.preheader.15148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2554:0  store i32 %B_read_14, i32* %B_cached_54_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1312">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="623" bw="0" op_0_bw="0">
<![CDATA[
branch2554:1  br label %.preheader.15148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2534:0  store i32 %B_read_14, i32* %B_cached_34_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1313">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch2534:1  br label %.preheader.15148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2514:0  store i32 %B_read_14, i32* %B_cached_14_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="910" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1314">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch2514:1  br label %.preheader.15148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="911" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="631" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2594:0  store i32 %B_read_14, i32* %B_cached_94_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="912" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1315">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch2594:1  br label %.preheader.15148

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="913" st_id="39" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15148:0  %B_read_15 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_15"/></StgValue>
</operation>

<operation id="914" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1316">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15148:1  switch i7 %k_1, label %branch2495 [
    i7 0, label %branch2415
    i7 20, label %branch2435
    i7 40, label %branch2455
    i7 60, label %branch2475
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2475:0  store i32 %B_read_15, i32* %B_cached_75_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1317">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="0">
<![CDATA[
branch2475:1  br label %.preheader.15047

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="640" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2455:0  store i32 %B_read_15, i32* %B_cached_55_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1318">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="0">
<![CDATA[
branch2455:1  br label %.preheader.15047

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="643" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2435:0  store i32 %B_read_15, i32* %B_cached_35_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1319">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="0">
<![CDATA[
branch2435:1  br label %.preheader.15047

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2415:0  store i32 %B_read_15, i32* %B_cached_15_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1320">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="647" bw="0" op_0_bw="0">
<![CDATA[
branch2415:1  br label %.preheader.15047

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2495:0  store i32 %B_read_15, i32* %B_cached_95_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1321">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="0">
<![CDATA[
branch2495:1  br label %.preheader.15047

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="925" st_id="40" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.15047:0  %B_read_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_16"/></StgValue>
</operation>

<operation id="926" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1322">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.15047:1  switch i7 %k_1, label %branch2396 [
    i7 0, label %branch2316
    i7 20, label %branch2336
    i7 40, label %branch2356
    i7 60, label %branch2376
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2376:0  store i32 %B_read_16, i32* %B_cached_76_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1323">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="0">
<![CDATA[
branch2376:1  br label %.preheader.14946

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2356:0  store i32 %B_read_16, i32* %B_cached_56_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1324">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="659" bw="0" op_0_bw="0">
<![CDATA[
branch2356:1  br label %.preheader.14946

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="661" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2336:0  store i32 %B_read_16, i32* %B_cached_36_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1325">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="0">
<![CDATA[
branch2336:1  br label %.preheader.14946

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="933" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2316:0  store i32 %B_read_16, i32* %B_cached_16_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="0">
<![CDATA[
branch2316:1  br label %.preheader.14946

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1327">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2396:0  store i32 %B_read_16, i32* %B_cached_96_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1327">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch2396:1  br label %.preheader.14946

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="937" st_id="41" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.14946:0  %B_read_17 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_17"/></StgValue>
</operation>

<operation id="938" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1328">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.14946:1  switch i7 %k_1, label %branch2297 [
    i7 0, label %branch2217
    i7 20, label %branch2237
    i7 40, label %branch2257
    i7 60, label %branch2277
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1329">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2277:0  store i32 %B_read_17, i32* %B_cached_77_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1329">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="0">
<![CDATA[
branch2277:1  br label %.preheader.14845

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="676" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2257:0  store i32 %B_read_17, i32* %B_cached_57_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1330">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="677" bw="0" op_0_bw="0">
<![CDATA[
branch2257:1  br label %.preheader.14845

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="679" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2237:0  store i32 %B_read_17, i32* %B_cached_37_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1331">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="680" bw="0" op_0_bw="0">
<![CDATA[
branch2237:1  br label %.preheader.14845

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1332">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2217:0  store i32 %B_read_17, i32* %B_cached_17_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1332">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="683" bw="0" op_0_bw="0">
<![CDATA[
branch2217:1  br label %.preheader.14845

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="685" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2297:0  store i32 %B_read_17, i32* %B_cached_97_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1333">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="686" bw="0" op_0_bw="0">
<![CDATA[
branch2297:1  br label %.preheader.14845

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="949" st_id="42" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.14845:0  %B_read_18 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_18"/></StgValue>
</operation>

<operation id="950" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1334">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.14845:1  switch i7 %k_1, label %branch2198 [
    i7 0, label %branch2118
    i7 20, label %branch2138
    i7 40, label %branch2158
    i7 60, label %branch2178
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="691" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2178:0  store i32 %B_read_18, i32* %B_cached_78_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1335">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="0">
<![CDATA[
branch2178:1  br label %.preheader.14744

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2158:0  store i32 %B_read_18, i32* %B_cached_58_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1336">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch2158:1  br label %.preheader.14744

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="697" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2138:0  store i32 %B_read_18, i32* %B_cached_38_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="956" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1337">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch2138:1  br label %.preheader.14744

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="700" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2118:0  store i32 %B_read_18, i32* %B_cached_18_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1338">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="701" bw="0" op_0_bw="0">
<![CDATA[
branch2118:1  br label %.preheader.14744

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="703" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2198:0  store i32 %B_read_18, i32* %B_cached_98_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1339">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="704" bw="0" op_0_bw="0">
<![CDATA[
branch2198:1  br label %.preheader.14744

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="961" st_id="43" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.14744:0  %B_read_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

]]></node>
<StgValue><ssdm name="B_read_19"/></StgValue>
</operation>

<operation id="962" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1340">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0">
<![CDATA[
.preheader.14744:1  switch i7 %k_1, label %branch2099 [
    i7 0, label %branch2019
    i7 20, label %branch2039
    i7 40, label %branch2059
    i7 60, label %branch2079
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="709" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2079:0  store i32 %B_read_19, i32* %B_cached_79_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1341">
<or_exp><and_exp><literal name="k_1" val="60"/>
</and_exp></or_exp>
</condition>

<node id="710" bw="0" op_0_bw="0">
<![CDATA[
branch2079:1  br label %.preheader.14643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="712" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2059:0  store i32 %B_read_19, i32* %B_cached_59_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1342">
<or_exp><and_exp><literal name="k_1" val="40"/>
</and_exp></or_exp>
</condition>

<node id="713" bw="0" op_0_bw="0">
<![CDATA[
branch2059:1  br label %.preheader.14643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1343">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="715" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2039:0  store i32 %B_read_19, i32* %B_cached_39_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1343">
<or_exp><and_exp><literal name="k_1" val="20"/>
</and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="0">
<![CDATA[
branch2039:1  br label %.preheader.14643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2019:0  store i32 %B_read_19, i32* %B_cached_19_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1344">
<or_exp><and_exp><literal name="k_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="719" bw="0" op_0_bw="0">
<![CDATA[
branch2019:1  br label %.preheader.14643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="721" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2099:0  store i32 %B_read_19, i32* %B_cached_99_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1345">
<or_exp><and_exp><literal name="k_1" val="!60"/>
<literal name="k_1" val="!40"/>
<literal name="k_1" val="!20"/>
<literal name="k_1" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch2099:1  br label %.preheader.14643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.14643:0  %k_4_s = add i7 %k_1, 20

]]></node>
<StgValue><ssdm name="k_4_s"/></StgValue>
</operation>

<operation id="974" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="0" op_0_bw="0">
<![CDATA[
.preheader.14643:1  br label %.preheader.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="975" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:6  %B_cached_80_load = load i32* %B_cached_80_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_80_load"/></StgValue>
</operation>

<operation id="976" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:7  %B_cached_0_load = load i32* %B_cached_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_0_load"/></StgValue>
</operation>

<operation id="977" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:8  %B_cached_20_load = load i32* %B_cached_20_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_20_load"/></StgValue>
</operation>

<operation id="978" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:9  %B_cached_40_load = load i32* %B_cached_40_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_40_load"/></StgValue>
</operation>

<operation id="979" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:10  %B_cached_60_load = load i32* %B_cached_60_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_60_load"/></StgValue>
</operation>

<operation id="980" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:16  %B_cached_81_load = load i32* %B_cached_81_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_81_load"/></StgValue>
</operation>

<operation id="981" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:17  %B_cached_1_load = load i32* %B_cached_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_1_load"/></StgValue>
</operation>

<operation id="982" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:18  %B_cached_21_load = load i32* %B_cached_21_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_21_load"/></StgValue>
</operation>

<operation id="983" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:19  %B_cached_41_load = load i32* %B_cached_41_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_41_load"/></StgValue>
</operation>

<operation id="984" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:20  %B_cached_61_load = load i32* %B_cached_61_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_61_load"/></StgValue>
</operation>

<operation id="985" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:26  %B_cached_82_load = load i32* %B_cached_82_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_82_load"/></StgValue>
</operation>

<operation id="986" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:27  %B_cached_2_load = load i32* %B_cached_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_2_load"/></StgValue>
</operation>

<operation id="987" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:28  %B_cached_22_load = load i32* %B_cached_22_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_22_load"/></StgValue>
</operation>

<operation id="988" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:29  %B_cached_42_load = load i32* %B_cached_42_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_42_load"/></StgValue>
</operation>

<operation id="989" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:30  %B_cached_62_load = load i32* %B_cached_62_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_62_load"/></StgValue>
</operation>

<operation id="990" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:36  %B_cached_83_load = load i32* %B_cached_83_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_83_load"/></StgValue>
</operation>

<operation id="991" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:37  %B_cached_3_load = load i32* %B_cached_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_3_load"/></StgValue>
</operation>

<operation id="992" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:38  %B_cached_23_load = load i32* %B_cached_23_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_23_load"/></StgValue>
</operation>

<operation id="993" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:39  %B_cached_43_load = load i32* %B_cached_43_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_43_load"/></StgValue>
</operation>

<operation id="994" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:40  %B_cached_63_load = load i32* %B_cached_63_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_63_load"/></StgValue>
</operation>

<operation id="995" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:46  %B_cached_84_load = load i32* %B_cached_84_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_84_load"/></StgValue>
</operation>

<operation id="996" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:47  %B_cached_4_load = load i32* %B_cached_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_4_load"/></StgValue>
</operation>

<operation id="997" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:48  %B_cached_24_load = load i32* %B_cached_24_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_24_load"/></StgValue>
</operation>

<operation id="998" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:49  %B_cached_44_load = load i32* %B_cached_44_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_44_load"/></StgValue>
</operation>

<operation id="999" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:50  %B_cached_64_load = load i32* %B_cached_64_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_64_load"/></StgValue>
</operation>

<operation id="1000" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:56  %B_cached_85_load = load i32* %B_cached_85_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_85_load"/></StgValue>
</operation>

<operation id="1001" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:57  %B_cached_5_load = load i32* %B_cached_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_5_load"/></StgValue>
</operation>

<operation id="1002" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:58  %B_cached_25_load = load i32* %B_cached_25_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_25_load"/></StgValue>
</operation>

<operation id="1003" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:59  %B_cached_45_load = load i32* %B_cached_45_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_45_load"/></StgValue>
</operation>

<operation id="1004" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:60  %B_cached_65_load = load i32* %B_cached_65_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_65_load"/></StgValue>
</operation>

<operation id="1005" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:66  %B_cached_86_load = load i32* %B_cached_86_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_86_load"/></StgValue>
</operation>

<operation id="1006" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:67  %B_cached_6_load = load i32* %B_cached_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_6_load"/></StgValue>
</operation>

<operation id="1007" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:68  %B_cached_26_load = load i32* %B_cached_26_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_26_load"/></StgValue>
</operation>

<operation id="1008" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:69  %B_cached_46_load = load i32* %B_cached_46_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_46_load"/></StgValue>
</operation>

<operation id="1009" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:70  %B_cached_66_load = load i32* %B_cached_66_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_66_load"/></StgValue>
</operation>

<operation id="1010" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:76  %B_cached_87_load = load i32* %B_cached_87_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_87_load"/></StgValue>
</operation>

<operation id="1011" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:77  %B_cached_7_load = load i32* %B_cached_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_7_load"/></StgValue>
</operation>

<operation id="1012" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:78  %B_cached_27_load = load i32* %B_cached_27_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_27_load"/></StgValue>
</operation>

<operation id="1013" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:79  %B_cached_47_load = load i32* %B_cached_47_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_47_load"/></StgValue>
</operation>

<operation id="1014" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:80  %B_cached_67_load = load i32* %B_cached_67_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_67_load"/></StgValue>
</operation>

<operation id="1015" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:86  %B_cached_88_load = load i32* %B_cached_88_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_88_load"/></StgValue>
</operation>

<operation id="1016" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:87  %B_cached_8_load = load i32* %B_cached_8_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_8_load"/></StgValue>
</operation>

<operation id="1017" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:88  %B_cached_28_load = load i32* %B_cached_28_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_28_load"/></StgValue>
</operation>

<operation id="1018" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:89  %B_cached_48_load = load i32* %B_cached_48_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_48_load"/></StgValue>
</operation>

<operation id="1019" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:90  %B_cached_68_load = load i32* %B_cached_68_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_68_load"/></StgValue>
</operation>

<operation id="1020" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:96  %B_cached_89_load = load i32* %B_cached_89_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_89_load"/></StgValue>
</operation>

<operation id="1021" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:97  %B_cached_9_load = load i32* %B_cached_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_9_load"/></StgValue>
</operation>

<operation id="1022" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:98  %B_cached_29_load = load i32* %B_cached_29_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_29_load"/></StgValue>
</operation>

<operation id="1023" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:99  %B_cached_49_load = load i32* %B_cached_49_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_49_load"/></StgValue>
</operation>

<operation id="1024" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:100  %B_cached_69_load = load i32* %B_cached_69_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_69_load"/></StgValue>
</operation>

<operation id="1025" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:106  %B_cached_90_load = load i32* %B_cached_90_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_90_load"/></StgValue>
</operation>

<operation id="1026" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:107  %B_cached_10_load = load i32* %B_cached_10_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_10_load"/></StgValue>
</operation>

<operation id="1027" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:108  %B_cached_30_load = load i32* %B_cached_30_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_30_load"/></StgValue>
</operation>

<operation id="1028" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:109  %B_cached_50_load = load i32* %B_cached_50_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_50_load"/></StgValue>
</operation>

<operation id="1029" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:110  %B_cached_70_load = load i32* %B_cached_70_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_70_load"/></StgValue>
</operation>

<operation id="1030" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:116  %B_cached_91_load = load i32* %B_cached_91_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_91_load"/></StgValue>
</operation>

<operation id="1031" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:117  %B_cached_11_load = load i32* %B_cached_11_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_11_load"/></StgValue>
</operation>

<operation id="1032" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:118  %B_cached_31_load = load i32* %B_cached_31_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_31_load"/></StgValue>
</operation>

<operation id="1033" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:119  %B_cached_51_load = load i32* %B_cached_51_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_51_load"/></StgValue>
</operation>

<operation id="1034" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:120  %B_cached_71_load = load i32* %B_cached_71_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_71_load"/></StgValue>
</operation>

<operation id="1035" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:126  %B_cached_92_load = load i32* %B_cached_92_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_92_load"/></StgValue>
</operation>

<operation id="1036" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:127  %B_cached_12_load = load i32* %B_cached_12_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_12_load"/></StgValue>
</operation>

<operation id="1037" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:128  %B_cached_32_load = load i32* %B_cached_32_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_32_load"/></StgValue>
</operation>

<operation id="1038" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:129  %B_cached_52_load = load i32* %B_cached_52_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_52_load"/></StgValue>
</operation>

<operation id="1039" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:130  %B_cached_72_load = load i32* %B_cached_72_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_72_load"/></StgValue>
</operation>

<operation id="1040" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:136  %B_cached_93_load = load i32* %B_cached_93_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_93_load"/></StgValue>
</operation>

<operation id="1041" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:137  %B_cached_13_load = load i32* %B_cached_13_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_13_load"/></StgValue>
</operation>

<operation id="1042" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:138  %B_cached_33_load = load i32* %B_cached_33_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_33_load"/></StgValue>
</operation>

<operation id="1043" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:139  %B_cached_53_load = load i32* %B_cached_53_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_53_load"/></StgValue>
</operation>

<operation id="1044" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:140  %B_cached_73_load = load i32* %B_cached_73_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_73_load"/></StgValue>
</operation>

<operation id="1045" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:146  %B_cached_94_load = load i32* %B_cached_94_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_94_load"/></StgValue>
</operation>

<operation id="1046" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:147  %B_cached_14_load = load i32* %B_cached_14_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_14_load"/></StgValue>
</operation>

<operation id="1047" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:148  %B_cached_34_load = load i32* %B_cached_34_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_34_load"/></StgValue>
</operation>

<operation id="1048" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:149  %B_cached_54_load = load i32* %B_cached_54_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_54_load"/></StgValue>
</operation>

<operation id="1049" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:150  %B_cached_74_load = load i32* %B_cached_74_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_74_load"/></StgValue>
</operation>

<operation id="1050" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:156  %B_cached_95_load = load i32* %B_cached_95_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_95_load"/></StgValue>
</operation>

<operation id="1051" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:157  %B_cached_15_load = load i32* %B_cached_15_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_15_load"/></StgValue>
</operation>

<operation id="1052" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:158  %B_cached_35_load = load i32* %B_cached_35_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_35_load"/></StgValue>
</operation>

<operation id="1053" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:159  %B_cached_55_load = load i32* %B_cached_55_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_55_load"/></StgValue>
</operation>

<operation id="1054" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:160  %B_cached_75_load = load i32* %B_cached_75_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_75_load"/></StgValue>
</operation>

<operation id="1055" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:166  %B_cached_96_load = load i32* %B_cached_96_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_96_load"/></StgValue>
</operation>

<operation id="1056" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:167  %B_cached_16_load = load i32* %B_cached_16_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_16_load"/></StgValue>
</operation>

<operation id="1057" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:168  %B_cached_36_load = load i32* %B_cached_36_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_36_load"/></StgValue>
</operation>

<operation id="1058" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:169  %B_cached_56_load = load i32* %B_cached_56_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_56_load"/></StgValue>
</operation>

<operation id="1059" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:170  %B_cached_76_load = load i32* %B_cached_76_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_76_load"/></StgValue>
</operation>

<operation id="1060" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:176  %B_cached_97_load = load i32* %B_cached_97_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_97_load"/></StgValue>
</operation>

<operation id="1061" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:177  %B_cached_17_load = load i32* %B_cached_17_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_17_load"/></StgValue>
</operation>

<operation id="1062" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:178  %B_cached_37_load = load i32* %B_cached_37_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_37_load"/></StgValue>
</operation>

<operation id="1063" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:179  %B_cached_57_load = load i32* %B_cached_57_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_57_load"/></StgValue>
</operation>

<operation id="1064" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:180  %B_cached_77_load = load i32* %B_cached_77_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_77_load"/></StgValue>
</operation>

<operation id="1065" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:186  %B_cached_98_load = load i32* %B_cached_98_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_98_load"/></StgValue>
</operation>

<operation id="1066" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:187  %B_cached_18_load = load i32* %B_cached_18_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_18_load"/></StgValue>
</operation>

<operation id="1067" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:188  %B_cached_38_load = load i32* %B_cached_38_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_38_load"/></StgValue>
</operation>

<operation id="1068" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:189  %B_cached_58_load = load i32* %B_cached_58_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_58_load"/></StgValue>
</operation>

<operation id="1069" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:190  %B_cached_78_load = load i32* %B_cached_78_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_78_load"/></StgValue>
</operation>

<operation id="1070" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:196  %B_cached_99_load = load i32* %B_cached_99_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_99_load"/></StgValue>
</operation>

<operation id="1071" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:197  %B_cached_19_load = load i32* %B_cached_19_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_19_load"/></StgValue>
</operation>

<operation id="1072" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:198  %B_cached_39_load = load i32* %B_cached_39_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_39_load"/></StgValue>
</operation>

<operation id="1073" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:199  %B_cached_59_load = load i32* %B_cached_59_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_59_load"/></StgValue>
</operation>

<operation id="1074" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="32" op_0_bw="7">
<![CDATA[
.loopexit:200  %B_cached_79_load = load i32* %B_cached_79_addr_1, align 4

]]></node>
<StgValue><ssdm name="B_cached_79_load"/></StgValue>
</operation>

<operation id="1075" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1352">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:201  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1076" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="930" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %indvars_iv1 = phi i4 [ %indvars_iv_next2, %._crit_edge9.19 ], [ 1, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvars_iv1"/></StgValue>
</operation>

<operation id="1077" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="931" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %indvars_iv3 = phi i4 [ %indvars_iv_next1, %._crit_edge9.19 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="indvars_iv3"/></StgValue>
</operation>

<operation id="1078" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="932" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:2  %k_2 = phi i7 [ %k_5_19, %._crit_edge9.19 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="1079" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="933" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:3  %temp = phi i64 [ %temp_1_18, %._crit_edge9.19 ], [ 0, %.loopexit ]

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="1080" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="934" bw="8" op_0_bw="7">
<![CDATA[
:4  %k_2_cast = zext i7 %k_2 to i8

]]></node>
<StgValue><ssdm name="k_2_cast"/></StgValue>
</operation>

<operation id="1081" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="935" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="1082" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="936" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %exitcond = icmp eq i7 %k_2, -28

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1083" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="937" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %tmp_15 = icmp eq i7 %k_2, 0

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1084" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1353">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond, label %7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1085" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="940" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1086" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="941" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_12 = icmp ult i8 %k_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1087" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1355">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="942" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_12, label %_ifconv, label %._crit_edge9.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1088" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="944" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:0  %newIndex1 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="1089" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="945" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:1  %A_cached_row_0_addr_2 = getelementptr [10 x i32]* %A_cached_row_0, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="A_cached_row_0_addr_2"/></StgValue>
</operation>

<operation id="1090" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:2  %A_cached_row_0_load = load i32* %A_cached_row_0_addr_2, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_0_load"/></StgValue>
</operation>

<operation id="1091" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="947" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:3  %sel_tmp2 = icmp eq i7 %k_2, 20

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="1092" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="948" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:4  %sel_tmp4 = icmp eq i7 %k_2, 40

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="1093" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="949" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:5  %sel_tmp6 = icmp eq i7 %k_2, 60

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="1094" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="950" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:6  %newSel = select i1 %sel_tmp6, i32 %B_cached_60_load, i32 %B_cached_40_load

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="1095" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:7  %or_cond = or i1 %sel_tmp6, %sel_tmp4

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="1096" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="952" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %newSel1 = select i1 %sel_tmp2, i32 %B_cached_20_load, i32 %B_cached_0_load

]]></node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="1097" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:9  %or_cond1 = or i1 %sel_tmp2, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="1098" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="954" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="1099" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %or_cond2 = or i1 %or_cond, %or_cond1

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="1100" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1357">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="956" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:12  %newSel3 = select i1 %or_cond2, i32 %newSel2, i32 %B_cached_80_load

]]></node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="1101" st_id="45" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1359">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %C, i64 %temp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1102" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1359">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1103" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1362">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_2) nounwind

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="1104" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1362">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1105" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="32" op_0_bw="4">
<![CDATA[
_ifconv:2  %A_cached_row_0_load = load i32* %A_cached_row_0_addr_2, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_0_load"/></StgValue>
</operation>

<operation id="1106" st_id="46" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1363">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_13 = mul nsw i32 %A_cached_row_0_load, %newSel3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1107" st_id="47" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1364">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_13 = mul nsw i32 %A_cached_row_0_load, %newSel3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1108" st_id="48" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1365">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_13 = mul nsw i32 %A_cached_row_0_load, %newSel3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1109" st_id="49" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1366">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_13 = mul nsw i32 %A_cached_row_0_load, %newSel3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1110" st_id="50" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1367">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_13 = mul nsw i32 %A_cached_row_0_load, %newSel3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1111" st_id="51" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1368">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_13 = mul nsw i32 %A_cached_row_0_load, %newSel3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1112" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1369">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="958" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:14  %tmp_14 = sext i32 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="1113" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1369">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="959" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:15  %temp_2 = add nsw i64 %temp, %tmp_14

]]></node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="1114" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1369">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="960" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:16  br label %._crit_edge9.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1115" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.0:0  %temp_1 = phi i64 [ %temp_2, %_ifconv ], [ %temp, %6 ]

]]></node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="1116" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.0:1  %k_5_s = or i7 %k_2, 1

]]></node>
<StgValue><ssdm name="k_5_s"/></StgValue>
</operation>

<operation id="1117" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.0:2  %k_5_cast = zext i7 %k_5_s to i8

]]></node>
<StgValue><ssdm name="k_5_cast"/></StgValue>
</operation>

<operation id="1118" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.0:3  %tmp_14_1 = icmp ult i8 %k_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="1119" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1372">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.0:4  br i1 %tmp_14_1, label %_ifconv8, label %._crit_edge9.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1120" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="968" bw="64" op_0_bw="4">
<![CDATA[
_ifconv8:0  %newIndex3 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="1121" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="969" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:1  %A_cached_row_1_addr_2 = getelementptr [10 x i32]* %A_cached_row_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="A_cached_row_1_addr_2"/></StgValue>
</operation>

<operation id="1122" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="4">
<![CDATA[
_ifconv8:2  %A_cached_row_1_load = load i32* %A_cached_row_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_1_load"/></StgValue>
</operation>

<operation id="1123" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="971" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv8:3  %sel_tmp9 = icmp eq i7 %k_5_s, 1

]]></node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="1124" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="972" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv8:4  %sel_tmp1 = icmp eq i7 %k_5_s, 21

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="1125" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="973" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv8:5  %sel_tmp3 = icmp eq i7 %k_5_s, 41

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="1126" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="974" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv8:6  %sel_tmp5 = icmp eq i7 %k_5_s, 61

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="1127" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="975" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:7  %newSel4 = select i1 %sel_tmp5, i32 %B_cached_61_load, i32 %B_cached_41_load

]]></node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="1128" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:8  %or_cond3 = or i1 %sel_tmp5, %sel_tmp3

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="1129" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="977" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:9  %newSel5 = select i1 %sel_tmp1, i32 %B_cached_21_load, i32 %B_cached_1_load

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="1130" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:10  %or_cond4 = or i1 %sel_tmp1, %sel_tmp9

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="1131" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="979" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:11  %newSel6 = select i1 %or_cond3, i32 %newSel4, i32 %newSel5

]]></node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="1132" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv8:12  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="1133" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1374">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="981" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:13  %newSel7 = select i1 %or_cond5, i32 %newSel6, i32 %B_cached_81_load

]]></node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1134" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="32" op_0_bw="4">
<![CDATA[
_ifconv8:2  %A_cached_row_1_load = load i32* %A_cached_row_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_1_load"/></StgValue>
</operation>

<operation id="1135" st_id="53" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1375">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:14  %tmp_16_1 = mul nsw i32 %A_cached_row_1_load, %newSel7

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1136" st_id="54" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1376">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:14  %tmp_16_1 = mul nsw i32 %A_cached_row_1_load, %newSel7

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1137" st_id="55" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1377">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:14  %tmp_16_1 = mul nsw i32 %A_cached_row_1_load, %newSel7

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1138" st_id="56" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1378">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:14  %tmp_16_1 = mul nsw i32 %A_cached_row_1_load, %newSel7

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1139" st_id="57" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1379">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:14  %tmp_16_1 = mul nsw i32 %A_cached_row_1_load, %newSel7

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1140" st_id="58" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1380">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv8:14  %tmp_16_1 = mul nsw i32 %A_cached_row_1_load, %newSel7

]]></node>
<StgValue><ssdm name="tmp_16_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1141" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1381">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="983" bw="64" op_0_bw="32">
<![CDATA[
_ifconv8:15  %tmp_17_1 = sext i32 %tmp_16_1 to i64

]]></node>
<StgValue><ssdm name="tmp_17_1"/></StgValue>
</operation>

<operation id="1142" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1381">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="984" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv8:16  %temp_2_1 = add nsw i64 %temp_1, %tmp_17_1

]]></node>
<StgValue><ssdm name="temp_2_1"/></StgValue>
</operation>

<operation id="1143" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1381">
<or_exp><and_exp><literal name="tmp_14_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="985" bw="0" op_0_bw="0">
<![CDATA[
_ifconv8:17  br label %._crit_edge9.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1144" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.1:0  %temp_1_1 = phi i64 [ %temp_2_1, %_ifconv8 ], [ %temp_1, %._crit_edge9.0 ]

]]></node>
<StgValue><ssdm name="temp_1_1"/></StgValue>
</operation>

<operation id="1145" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.1:1  %k_5_1 = or i7 %k_2, 2

]]></node>
<StgValue><ssdm name="k_5_1"/></StgValue>
</operation>

<operation id="1146" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.1:2  %k_5_1_cast = zext i7 %k_5_1 to i8

]]></node>
<StgValue><ssdm name="k_5_1_cast"/></StgValue>
</operation>

<operation id="1147" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.1:3  %tmp_14_2 = icmp ult i8 %k_5_1_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="1148" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1384">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.1:4  br i1 %tmp_14_2, label %_ifconv17, label %._crit_edge9.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1149" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="993" bw="64" op_0_bw="4">
<![CDATA[
_ifconv17:0  %newIndex4 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="1150" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="994" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv17:1  %A_cached_row_2_addr_2 = getelementptr [10 x i32]* %A_cached_row_2, i64 0, i64 %newIndex4

]]></node>
<StgValue><ssdm name="A_cached_row_2_addr_2"/></StgValue>
</operation>

<operation id="1151" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="4">
<![CDATA[
_ifconv17:2  %A_cached_row_2_load = load i32* %A_cached_row_2_addr_2, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_2_load"/></StgValue>
</operation>

<operation id="1152" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="996" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv17:3  %sel_tmp7 = icmp eq i7 %k_5_1, 2

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="1153" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="997" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv17:4  %sel_tmp8 = icmp eq i7 %k_5_1, 22

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="1154" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="998" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv17:5  %sel_tmp = icmp eq i7 %k_5_1, 42

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="1155" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="999" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv17:6  %sel_tmp10 = icmp eq i7 %k_5_1, 62

]]></node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="1156" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1000" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:7  %newSel8 = select i1 %sel_tmp10, i32 %B_cached_62_load, i32 %B_cached_42_load

]]></node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="1157" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:8  %or_cond6 = or i1 %sel_tmp10, %sel_tmp

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="1158" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1002" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:9  %newSel9 = select i1 %sel_tmp8, i32 %B_cached_22_load, i32 %B_cached_2_load

]]></node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="1159" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:10  %or_cond7 = or i1 %sel_tmp8, %sel_tmp7

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="1160" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1004" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:11  %newSel10 = select i1 %or_cond6, i32 %newSel8, i32 %newSel9

]]></node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="1161" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv17:12  %or_cond8 = or i1 %or_cond6, %or_cond7

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="1162" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1386">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1006" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:13  %newSel11 = select i1 %or_cond8, i32 %newSel10, i32 %B_cached_82_load

]]></node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1163" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="32" op_0_bw="4">
<![CDATA[
_ifconv17:2  %A_cached_row_2_load = load i32* %A_cached_row_2_addr_2, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_2_load"/></StgValue>
</operation>

<operation id="1164" st_id="60" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1387">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:14  %tmp_16_2 = mul nsw i32 %A_cached_row_2_load, %newSel11

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1165" st_id="61" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1388">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:14  %tmp_16_2 = mul nsw i32 %A_cached_row_2_load, %newSel11

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1166" st_id="62" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1389">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:14  %tmp_16_2 = mul nsw i32 %A_cached_row_2_load, %newSel11

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1167" st_id="63" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1390">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:14  %tmp_16_2 = mul nsw i32 %A_cached_row_2_load, %newSel11

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1168" st_id="64" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1391">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:14  %tmp_16_2 = mul nsw i32 %A_cached_row_2_load, %newSel11

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1169" st_id="65" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1392">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv17:14  %tmp_16_2 = mul nsw i32 %A_cached_row_2_load, %newSel11

]]></node>
<StgValue><ssdm name="tmp_16_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1170" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1008" bw="64" op_0_bw="32">
<![CDATA[
_ifconv17:15  %tmp_17_2 = sext i32 %tmp_16_2 to i64

]]></node>
<StgValue><ssdm name="tmp_17_2"/></StgValue>
</operation>

<operation id="1171" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1009" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv17:16  %temp_2_2 = add nsw i64 %temp_1_1, %tmp_17_2

]]></node>
<StgValue><ssdm name="temp_2_2"/></StgValue>
</operation>

<operation id="1172" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1393">
<or_exp><and_exp><literal name="tmp_14_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1010" bw="0" op_0_bw="0">
<![CDATA[
_ifconv17:17  br label %._crit_edge9.2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1173" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.2:0  %temp_1_2 = phi i64 [ %temp_2_2, %_ifconv17 ], [ %temp_1_1, %._crit_edge9.1 ]

]]></node>
<StgValue><ssdm name="temp_1_2"/></StgValue>
</operation>

<operation id="1174" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.2:1  %k_5_2 = or i7 %k_2, 3

]]></node>
<StgValue><ssdm name="k_5_2"/></StgValue>
</operation>

<operation id="1175" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.2:2  %k_5_2_cast = zext i7 %k_5_2 to i8

]]></node>
<StgValue><ssdm name="k_5_2_cast"/></StgValue>
</operation>

<operation id="1176" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.2:3  %tmp_14_3 = icmp ult i8 %k_5_2_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="1177" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1396">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.2:4  br i1 %tmp_14_3, label %_ifconv26, label %._crit_edge9.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1178" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1018" bw="64" op_0_bw="4">
<![CDATA[
_ifconv26:0  %newIndex5 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="1179" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1019" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv26:1  %A_cached_row_3_addr_2 = getelementptr [10 x i32]* %A_cached_row_3, i64 0, i64 %newIndex5

]]></node>
<StgValue><ssdm name="A_cached_row_3_addr_2"/></StgValue>
</operation>

<operation id="1180" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="4">
<![CDATA[
_ifconv26:2  %A_cached_row_3_load = load i32* %A_cached_row_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_3_load"/></StgValue>
</operation>

<operation id="1181" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1021" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv26:3  %sel_tmp11 = icmp eq i7 %k_5_2, 3

]]></node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="1182" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1022" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv26:4  %sel_tmp12 = icmp eq i7 %k_5_2, 23

]]></node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="1183" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1023" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv26:5  %sel_tmp13 = icmp eq i7 %k_5_2, 43

]]></node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="1184" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1024" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv26:6  %sel_tmp14 = icmp eq i7 %k_5_2, 63

]]></node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="1185" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:7  %newSel12 = select i1 %sel_tmp14, i32 %B_cached_63_load, i32 %B_cached_43_load

]]></node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="1186" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:8  %or_cond9 = or i1 %sel_tmp14, %sel_tmp13

]]></node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="1187" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1027" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:9  %newSel13 = select i1 %sel_tmp12, i32 %B_cached_23_load, i32 %B_cached_3_load

]]></node>
<StgValue><ssdm name="newSel13"/></StgValue>
</operation>

<operation id="1188" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:10  %or_cond10 = or i1 %sel_tmp12, %sel_tmp11

]]></node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="1189" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1029" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:11  %newSel14 = select i1 %or_cond9, i32 %newSel12, i32 %newSel13

]]></node>
<StgValue><ssdm name="newSel14"/></StgValue>
</operation>

<operation id="1190" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv26:12  %or_cond11 = or i1 %or_cond9, %or_cond10

]]></node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="1191" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1398">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1031" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv26:13  %newSel15 = select i1 %or_cond11, i32 %newSel14, i32 %B_cached_83_load

]]></node>
<StgValue><ssdm name="newSel15"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1192" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="32" op_0_bw="4">
<![CDATA[
_ifconv26:2  %A_cached_row_3_load = load i32* %A_cached_row_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_3_load"/></StgValue>
</operation>

<operation id="1193" st_id="67" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1399">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:14  %tmp_16_3 = mul nsw i32 %A_cached_row_3_load, %newSel15

]]></node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1194" st_id="68" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1400">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:14  %tmp_16_3 = mul nsw i32 %A_cached_row_3_load, %newSel15

]]></node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1195" st_id="69" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1401">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:14  %tmp_16_3 = mul nsw i32 %A_cached_row_3_load, %newSel15

]]></node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1196" st_id="70" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1402">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:14  %tmp_16_3 = mul nsw i32 %A_cached_row_3_load, %newSel15

]]></node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1197" st_id="71" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1403">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:14  %tmp_16_3 = mul nsw i32 %A_cached_row_3_load, %newSel15

]]></node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1198" st_id="72" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1404">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv26:14  %tmp_16_3 = mul nsw i32 %A_cached_row_3_load, %newSel15

]]></node>
<StgValue><ssdm name="tmp_16_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1199" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1033" bw="64" op_0_bw="32">
<![CDATA[
_ifconv26:15  %tmp_17_3 = sext i32 %tmp_16_3 to i64

]]></node>
<StgValue><ssdm name="tmp_17_3"/></StgValue>
</operation>

<operation id="1200" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1034" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv26:16  %temp_2_3 = add nsw i64 %temp_1_2, %tmp_17_3

]]></node>
<StgValue><ssdm name="temp_2_3"/></StgValue>
</operation>

<operation id="1201" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1405">
<or_exp><and_exp><literal name="tmp_14_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1035" bw="0" op_0_bw="0">
<![CDATA[
_ifconv26:17  br label %._crit_edge9.3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.3:0  %temp_1_3 = phi i64 [ %temp_2_3, %_ifconv26 ], [ %temp_1_2, %._crit_edge9.2 ]

]]></node>
<StgValue><ssdm name="temp_1_3"/></StgValue>
</operation>

<operation id="1203" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.3:1  %k_5_3 = add i7 %k_2, 4

]]></node>
<StgValue><ssdm name="k_5_3"/></StgValue>
</operation>

<operation id="1204" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.3:2  %k_5_3_cast = zext i7 %k_5_3 to i8

]]></node>
<StgValue><ssdm name="k_5_3_cast"/></StgValue>
</operation>

<operation id="1205" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.3:3  %tmp_14_4 = icmp ult i8 %k_5_3_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="1206" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1408">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.3:4  br i1 %tmp_14_4, label %_ifconv35, label %._crit_edge9.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1043" bw="64" op_0_bw="4">
<![CDATA[
_ifconv35:0  %newIndex6 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="1208" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1044" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv35:1  %A_cached_row_4_addr_2 = getelementptr [10 x i32]* %A_cached_row_4, i64 0, i64 %newIndex6

]]></node>
<StgValue><ssdm name="A_cached_row_4_addr_2"/></StgValue>
</operation>

<operation id="1209" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="4">
<![CDATA[
_ifconv35:2  %A_cached_row_4_load = load i32* %A_cached_row_4_addr_2, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_4_load"/></StgValue>
</operation>

<operation id="1210" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1046" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv35:3  %sel_tmp15 = icmp eq i7 %k_5_3, 24

]]></node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="1211" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1047" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv35:4  %sel_tmp16 = icmp eq i7 %k_5_3, 44

]]></node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="1212" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1048" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv35:5  %sel_tmp17 = icmp eq i7 %k_5_3, -64

]]></node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="1213" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1049" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:6  %newSel16 = select i1 %sel_tmp17, i32 %B_cached_64_load, i32 %B_cached_44_load

]]></node>
<StgValue><ssdm name="newSel16"/></StgValue>
</operation>

<operation id="1214" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:7  %or_cond12 = or i1 %sel_tmp17, %sel_tmp16

]]></node>
<StgValue><ssdm name="or_cond12"/></StgValue>
</operation>

<operation id="1215" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1051" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:8  %newSel17 = select i1 %sel_tmp15, i32 %B_cached_24_load, i32 %B_cached_4_load

]]></node>
<StgValue><ssdm name="newSel17"/></StgValue>
</operation>

<operation id="1216" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:9  %or_cond13 = or i1 %sel_tmp15, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond13"/></StgValue>
</operation>

<operation id="1217" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1053" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:10  %newSel18 = select i1 %or_cond12, i32 %newSel16, i32 %newSel17

]]></node>
<StgValue><ssdm name="newSel18"/></StgValue>
</operation>

<operation id="1218" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv35:11  %or_cond14 = or i1 %or_cond12, %or_cond13

]]></node>
<StgValue><ssdm name="or_cond14"/></StgValue>
</operation>

<operation id="1219" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1410">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1055" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv35:12  %newSel19 = select i1 %or_cond14, i32 %newSel18, i32 %B_cached_84_load

]]></node>
<StgValue><ssdm name="newSel19"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1220" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="32" op_0_bw="4">
<![CDATA[
_ifconv35:2  %A_cached_row_4_load = load i32* %A_cached_row_4_addr_2, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_4_load"/></StgValue>
</operation>

<operation id="1221" st_id="74" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1411">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:13  %tmp_16_4 = mul nsw i32 %A_cached_row_4_load, %newSel19

]]></node>
<StgValue><ssdm name="tmp_16_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1222" st_id="75" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1412">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:13  %tmp_16_4 = mul nsw i32 %A_cached_row_4_load, %newSel19

]]></node>
<StgValue><ssdm name="tmp_16_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1223" st_id="76" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1413">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:13  %tmp_16_4 = mul nsw i32 %A_cached_row_4_load, %newSel19

]]></node>
<StgValue><ssdm name="tmp_16_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1224" st_id="77" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1414">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:13  %tmp_16_4 = mul nsw i32 %A_cached_row_4_load, %newSel19

]]></node>
<StgValue><ssdm name="tmp_16_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1225" st_id="78" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1415">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:13  %tmp_16_4 = mul nsw i32 %A_cached_row_4_load, %newSel19

]]></node>
<StgValue><ssdm name="tmp_16_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1226" st_id="79" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1416">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv35:13  %tmp_16_4 = mul nsw i32 %A_cached_row_4_load, %newSel19

]]></node>
<StgValue><ssdm name="tmp_16_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1227" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1057" bw="64" op_0_bw="32">
<![CDATA[
_ifconv35:14  %tmp_17_4 = sext i32 %tmp_16_4 to i64

]]></node>
<StgValue><ssdm name="tmp_17_4"/></StgValue>
</operation>

<operation id="1228" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1058" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv35:15  %temp_2_4 = add nsw i64 %temp_1_3, %tmp_17_4

]]></node>
<StgValue><ssdm name="temp_2_4"/></StgValue>
</operation>

<operation id="1229" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1417">
<or_exp><and_exp><literal name="tmp_14_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1059" bw="0" op_0_bw="0">
<![CDATA[
_ifconv35:16  br label %._crit_edge9.4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1230" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.4:0  %temp_1_4 = phi i64 [ %temp_2_4, %_ifconv35 ], [ %temp_1_3, %._crit_edge9.3 ]

]]></node>
<StgValue><ssdm name="temp_1_4"/></StgValue>
</operation>

<operation id="1231" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.4:1  %k_5_4 = add i7 %k_2, 5

]]></node>
<StgValue><ssdm name="k_5_4"/></StgValue>
</operation>

<operation id="1232" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.4:2  %k_5_4_cast = zext i7 %k_5_4 to i8

]]></node>
<StgValue><ssdm name="k_5_4_cast"/></StgValue>
</operation>

<operation id="1233" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.4:3  %tmp_14_5 = icmp ult i8 %k_5_4_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="1234" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.4:4  br i1 %tmp_14_5, label %_ifconv44, label %._crit_edge9.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1235" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1067" bw="64" op_0_bw="4">
<![CDATA[
_ifconv44:0  %newIndex7 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="1236" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1068" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv44:1  %A_cached_row_5_addr_2 = getelementptr [10 x i32]* %A_cached_row_5, i64 0, i64 %newIndex7

]]></node>
<StgValue><ssdm name="A_cached_row_5_addr_2"/></StgValue>
</operation>

<operation id="1237" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="4">
<![CDATA[
_ifconv44:2  %A_cached_row_5_load = load i32* %A_cached_row_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_5_load"/></StgValue>
</operation>

<operation id="1238" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1070" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv44:3  %sel_tmp18 = icmp eq i7 %k_5_4, 25

]]></node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="1239" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv44:4  %sel_tmp19 = icmp eq i7 %k_5_4, 45

]]></node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="1240" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv44:5  %sel_tmp20 = icmp eq i7 %k_5_4, -63

]]></node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="1241" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1073" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:6  %newSel20 = select i1 %sel_tmp20, i32 %B_cached_65_load, i32 %B_cached_45_load

]]></node>
<StgValue><ssdm name="newSel20"/></StgValue>
</operation>

<operation id="1242" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:7  %or_cond15 = or i1 %sel_tmp20, %sel_tmp19

]]></node>
<StgValue><ssdm name="or_cond15"/></StgValue>
</operation>

<operation id="1243" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:8  %newSel21 = select i1 %sel_tmp18, i32 %B_cached_25_load, i32 %B_cached_5_load

]]></node>
<StgValue><ssdm name="newSel21"/></StgValue>
</operation>

<operation id="1244" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1076" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:9  %or_cond16 = or i1 %sel_tmp18, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond16"/></StgValue>
</operation>

<operation id="1245" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:10  %newSel22 = select i1 %or_cond15, i32 %newSel20, i32 %newSel21

]]></node>
<StgValue><ssdm name="newSel22"/></StgValue>
</operation>

<operation id="1246" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv44:11  %or_cond17 = or i1 %or_cond15, %or_cond16

]]></node>
<StgValue><ssdm name="or_cond17"/></StgValue>
</operation>

<operation id="1247" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1422">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv44:12  %newSel23 = select i1 %or_cond17, i32 %newSel22, i32 %B_cached_85_load

]]></node>
<StgValue><ssdm name="newSel23"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1248" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="4">
<![CDATA[
_ifconv44:2  %A_cached_row_5_load = load i32* %A_cached_row_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_5_load"/></StgValue>
</operation>

<operation id="1249" st_id="81" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:13  %tmp_16_5 = mul nsw i32 %A_cached_row_5_load, %newSel23

]]></node>
<StgValue><ssdm name="tmp_16_5"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1250" st_id="82" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:13  %tmp_16_5 = mul nsw i32 %A_cached_row_5_load, %newSel23

]]></node>
<StgValue><ssdm name="tmp_16_5"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1251" st_id="83" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:13  %tmp_16_5 = mul nsw i32 %A_cached_row_5_load, %newSel23

]]></node>
<StgValue><ssdm name="tmp_16_5"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1252" st_id="84" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:13  %tmp_16_5 = mul nsw i32 %A_cached_row_5_load, %newSel23

]]></node>
<StgValue><ssdm name="tmp_16_5"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1253" st_id="85" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:13  %tmp_16_5 = mul nsw i32 %A_cached_row_5_load, %newSel23

]]></node>
<StgValue><ssdm name="tmp_16_5"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1254" st_id="86" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv44:13  %tmp_16_5 = mul nsw i32 %A_cached_row_5_load, %newSel23

]]></node>
<StgValue><ssdm name="tmp_16_5"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1255" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1081" bw="64" op_0_bw="32">
<![CDATA[
_ifconv44:14  %tmp_17_5 = sext i32 %tmp_16_5 to i64

]]></node>
<StgValue><ssdm name="tmp_17_5"/></StgValue>
</operation>

<operation id="1256" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1082" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv44:15  %temp_2_5 = add nsw i64 %temp_1_4, %tmp_17_5

]]></node>
<StgValue><ssdm name="temp_2_5"/></StgValue>
</operation>

<operation id="1257" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1429">
<or_exp><and_exp><literal name="tmp_14_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1083" bw="0" op_0_bw="0">
<![CDATA[
_ifconv44:16  br label %._crit_edge9.5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1258" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.5:0  %temp_1_5 = phi i64 [ %temp_2_5, %_ifconv44 ], [ %temp_1_4, %._crit_edge9.4 ]

]]></node>
<StgValue><ssdm name="temp_1_5"/></StgValue>
</operation>

<operation id="1259" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.5:1  %k_5_5 = add i7 %k_2, 6

]]></node>
<StgValue><ssdm name="k_5_5"/></StgValue>
</operation>

<operation id="1260" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.5:2  %k_5_5_cast = zext i7 %k_5_5 to i8

]]></node>
<StgValue><ssdm name="k_5_5_cast"/></StgValue>
</operation>

<operation id="1261" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.5:3  %tmp_14_6 = icmp ult i8 %k_5_5_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="1262" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.5:4  br i1 %tmp_14_6, label %_ifconv53, label %._crit_edge9.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1263" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1091" bw="64" op_0_bw="4">
<![CDATA[
_ifconv53:0  %newIndex8 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="1264" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv53:1  %A_cached_row_6_addr_2 = getelementptr [10 x i32]* %A_cached_row_6, i64 0, i64 %newIndex8

]]></node>
<StgValue><ssdm name="A_cached_row_6_addr_2"/></StgValue>
</operation>

<operation id="1265" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="4">
<![CDATA[
_ifconv53:2  %A_cached_row_6_load = load i32* %A_cached_row_6_addr_2, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_6_load"/></StgValue>
</operation>

<operation id="1266" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv53:3  %sel_tmp21 = icmp eq i7 %k_5_5, 26

]]></node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="1267" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv53:4  %sel_tmp22 = icmp eq i7 %k_5_5, 46

]]></node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="1268" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv53:5  %sel_tmp23 = icmp eq i7 %k_5_5, -62

]]></node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="1269" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:6  %newSel24 = select i1 %sel_tmp23, i32 %B_cached_66_load, i32 %B_cached_46_load

]]></node>
<StgValue><ssdm name="newSel24"/></StgValue>
</operation>

<operation id="1270" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:7  %or_cond18 = or i1 %sel_tmp23, %sel_tmp22

]]></node>
<StgValue><ssdm name="or_cond18"/></StgValue>
</operation>

<operation id="1271" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:8  %newSel25 = select i1 %sel_tmp21, i32 %B_cached_26_load, i32 %B_cached_6_load

]]></node>
<StgValue><ssdm name="newSel25"/></StgValue>
</operation>

<operation id="1272" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:9  %or_cond19 = or i1 %sel_tmp21, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond19"/></StgValue>
</operation>

<operation id="1273" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:10  %newSel26 = select i1 %or_cond18, i32 %newSel24, i32 %newSel25

]]></node>
<StgValue><ssdm name="newSel26"/></StgValue>
</operation>

<operation id="1274" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv53:11  %or_cond20 = or i1 %or_cond18, %or_cond19

]]></node>
<StgValue><ssdm name="or_cond20"/></StgValue>
</operation>

<operation id="1275" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1434">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv53:12  %newSel27 = select i1 %or_cond20, i32 %newSel26, i32 %B_cached_86_load

]]></node>
<StgValue><ssdm name="newSel27"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1276" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="4">
<![CDATA[
_ifconv53:2  %A_cached_row_6_load = load i32* %A_cached_row_6_addr_2, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_6_load"/></StgValue>
</operation>

<operation id="1277" st_id="88" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:13  %tmp_16_6 = mul nsw i32 %A_cached_row_6_load, %newSel27

]]></node>
<StgValue><ssdm name="tmp_16_6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1278" st_id="89" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:13  %tmp_16_6 = mul nsw i32 %A_cached_row_6_load, %newSel27

]]></node>
<StgValue><ssdm name="tmp_16_6"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1279" st_id="90" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:13  %tmp_16_6 = mul nsw i32 %A_cached_row_6_load, %newSel27

]]></node>
<StgValue><ssdm name="tmp_16_6"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1280" st_id="91" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:13  %tmp_16_6 = mul nsw i32 %A_cached_row_6_load, %newSel27

]]></node>
<StgValue><ssdm name="tmp_16_6"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1281" st_id="92" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:13  %tmp_16_6 = mul nsw i32 %A_cached_row_6_load, %newSel27

]]></node>
<StgValue><ssdm name="tmp_16_6"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1282" st_id="93" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv53:13  %tmp_16_6 = mul nsw i32 %A_cached_row_6_load, %newSel27

]]></node>
<StgValue><ssdm name="tmp_16_6"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1283" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="64" op_0_bw="32">
<![CDATA[
_ifconv53:14  %tmp_17_6 = sext i32 %tmp_16_6 to i64

]]></node>
<StgValue><ssdm name="tmp_17_6"/></StgValue>
</operation>

<operation id="1284" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv53:15  %temp_2_6 = add nsw i64 %temp_1_5, %tmp_17_6

]]></node>
<StgValue><ssdm name="temp_2_6"/></StgValue>
</operation>

<operation id="1285" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1441">
<or_exp><and_exp><literal name="tmp_14_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="0" op_0_bw="0">
<![CDATA[
_ifconv53:16  br label %._crit_edge9.6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1286" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1109" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.6:0  %temp_1_6 = phi i64 [ %temp_2_6, %_ifconv53 ], [ %temp_1_5, %._crit_edge9.5 ]

]]></node>
<StgValue><ssdm name="temp_1_6"/></StgValue>
</operation>

<operation id="1287" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.6:1  %k_5_6 = add i7 %k_2, 7

]]></node>
<StgValue><ssdm name="k_5_6"/></StgValue>
</operation>

<operation id="1288" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1111" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.6:2  %k_5_6_cast = zext i7 %k_5_6 to i8

]]></node>
<StgValue><ssdm name="k_5_6_cast"/></StgValue>
</operation>

<operation id="1289" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.6:3  %tmp_14_7 = icmp ult i8 %k_5_6_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="1290" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.6:4  br i1 %tmp_14_7, label %_ifconv62, label %._crit_edge9.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1291" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="64" op_0_bw="4">
<![CDATA[
_ifconv62:0  %newIndex9 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="1292" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv62:1  %A_cached_row_7_addr_2 = getelementptr [10 x i32]* %A_cached_row_7, i64 0, i64 %newIndex9

]]></node>
<StgValue><ssdm name="A_cached_row_7_addr_2"/></StgValue>
</operation>

<operation id="1293" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="32" op_0_bw="4">
<![CDATA[
_ifconv62:2  %A_cached_row_7_load = load i32* %A_cached_row_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_load"/></StgValue>
</operation>

<operation id="1294" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1118" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv62:3  %sel_tmp24 = icmp eq i7 %k_5_6, 27

]]></node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="1295" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv62:4  %sel_tmp25 = icmp eq i7 %k_5_6, 47

]]></node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="1296" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv62:5  %sel_tmp26 = icmp eq i7 %k_5_6, -61

]]></node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="1297" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:6  %newSel28 = select i1 %sel_tmp26, i32 %B_cached_67_load, i32 %B_cached_47_load

]]></node>
<StgValue><ssdm name="newSel28"/></StgValue>
</operation>

<operation id="1298" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:7  %or_cond21 = or i1 %sel_tmp26, %sel_tmp25

]]></node>
<StgValue><ssdm name="or_cond21"/></StgValue>
</operation>

<operation id="1299" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:8  %newSel29 = select i1 %sel_tmp24, i32 %B_cached_27_load, i32 %B_cached_7_load

]]></node>
<StgValue><ssdm name="newSel29"/></StgValue>
</operation>

<operation id="1300" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:9  %or_cond22 = or i1 %sel_tmp24, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond22"/></StgValue>
</operation>

<operation id="1301" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:10  %newSel30 = select i1 %or_cond21, i32 %newSel28, i32 %newSel29

]]></node>
<StgValue><ssdm name="newSel30"/></StgValue>
</operation>

<operation id="1302" st_id="94" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv62:11  %or_cond23 = or i1 %or_cond21, %or_cond22

]]></node>
<StgValue><ssdm name="or_cond23"/></StgValue>
</operation>

<operation id="1303" st_id="94" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1446">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv62:12  %newSel31 = select i1 %or_cond23, i32 %newSel30, i32 %B_cached_87_load

]]></node>
<StgValue><ssdm name="newSel31"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1304" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1117" bw="32" op_0_bw="4">
<![CDATA[
_ifconv62:2  %A_cached_row_7_load = load i32* %A_cached_row_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_load"/></StgValue>
</operation>

<operation id="1305" st_id="95" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:13  %tmp_16_7 = mul nsw i32 %A_cached_row_7_load, %newSel31

]]></node>
<StgValue><ssdm name="tmp_16_7"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1306" st_id="96" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:13  %tmp_16_7 = mul nsw i32 %A_cached_row_7_load, %newSel31

]]></node>
<StgValue><ssdm name="tmp_16_7"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1307" st_id="97" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:13  %tmp_16_7 = mul nsw i32 %A_cached_row_7_load, %newSel31

]]></node>
<StgValue><ssdm name="tmp_16_7"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1308" st_id="98" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:13  %tmp_16_7 = mul nsw i32 %A_cached_row_7_load, %newSel31

]]></node>
<StgValue><ssdm name="tmp_16_7"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1309" st_id="99" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:13  %tmp_16_7 = mul nsw i32 %A_cached_row_7_load, %newSel31

]]></node>
<StgValue><ssdm name="tmp_16_7"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1310" st_id="100" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv62:13  %tmp_16_7 = mul nsw i32 %A_cached_row_7_load, %newSel31

]]></node>
<StgValue><ssdm name="tmp_16_7"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1311" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="64" op_0_bw="32">
<![CDATA[
_ifconv62:14  %tmp_17_7 = sext i32 %tmp_16_7 to i64

]]></node>
<StgValue><ssdm name="tmp_17_7"/></StgValue>
</operation>

<operation id="1312" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv62:15  %temp_2_7 = add nsw i64 %temp_1_6, %tmp_17_7

]]></node>
<StgValue><ssdm name="temp_2_7"/></StgValue>
</operation>

<operation id="1313" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1453">
<or_exp><and_exp><literal name="tmp_14_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="0" op_0_bw="0">
<![CDATA[
_ifconv62:16  br label %._crit_edge9.7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1314" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1133" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.7:0  %temp_1_7 = phi i64 [ %temp_2_7, %_ifconv62 ], [ %temp_1_6, %._crit_edge9.6 ]

]]></node>
<StgValue><ssdm name="temp_1_7"/></StgValue>
</operation>

<operation id="1315" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.7:1  %k_5_7 = add i7 %k_2, 8

]]></node>
<StgValue><ssdm name="k_5_7"/></StgValue>
</operation>

<operation id="1316" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1135" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.7:2  %k_5_7_cast = zext i7 %k_5_7 to i8

]]></node>
<StgValue><ssdm name="k_5_7_cast"/></StgValue>
</operation>

<operation id="1317" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1136" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.7:3  %tmp_14_8 = icmp ult i8 %k_5_7_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>

<operation id="1318" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.7:4  br i1 %tmp_14_8, label %_ifconv71, label %._crit_edge9.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="64" op_0_bw="4">
<![CDATA[
_ifconv71:0  %newIndex10 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="1320" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv71:1  %A_cached_row_8_addr_2 = getelementptr [10 x i32]* %A_cached_row_8, i64 0, i64 %newIndex10

]]></node>
<StgValue><ssdm name="A_cached_row_8_addr_2"/></StgValue>
</operation>

<operation id="1321" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="32" op_0_bw="4">
<![CDATA[
_ifconv71:2  %A_cached_row_8_load = load i32* %A_cached_row_8_addr_2, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_8_load"/></StgValue>
</operation>

<operation id="1322" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv71:3  %sel_tmp27 = icmp eq i7 %k_5_7, 28

]]></node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="1323" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv71:4  %sel_tmp28 = icmp eq i7 %k_5_7, 48

]]></node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="1324" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv71:5  %sel_tmp29 = icmp eq i7 %k_5_7, -60

]]></node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="1325" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv71:6  %newSel32 = select i1 %sel_tmp29, i32 %B_cached_68_load, i32 %B_cached_48_load

]]></node>
<StgValue><ssdm name="newSel32"/></StgValue>
</operation>

<operation id="1326" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv71:7  %or_cond24 = or i1 %sel_tmp29, %sel_tmp28

]]></node>
<StgValue><ssdm name="or_cond24"/></StgValue>
</operation>

<operation id="1327" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv71:8  %newSel33 = select i1 %sel_tmp27, i32 %B_cached_28_load, i32 %B_cached_8_load

]]></node>
<StgValue><ssdm name="newSel33"/></StgValue>
</operation>

<operation id="1328" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv71:9  %or_cond25 = or i1 %sel_tmp27, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond25"/></StgValue>
</operation>

<operation id="1329" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv71:10  %newSel34 = select i1 %or_cond24, i32 %newSel32, i32 %newSel33

]]></node>
<StgValue><ssdm name="newSel34"/></StgValue>
</operation>

<operation id="1330" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv71:11  %or_cond26 = or i1 %or_cond24, %or_cond25

]]></node>
<StgValue><ssdm name="or_cond26"/></StgValue>
</operation>

<operation id="1331" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1458">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv71:12  %newSel35 = select i1 %or_cond26, i32 %newSel34, i32 %B_cached_88_load

]]></node>
<StgValue><ssdm name="newSel35"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1332" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1141" bw="32" op_0_bw="4">
<![CDATA[
_ifconv71:2  %A_cached_row_8_load = load i32* %A_cached_row_8_addr_2, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_8_load"/></StgValue>
</operation>

<operation id="1333" st_id="102" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv71:13  %tmp_16_8 = mul nsw i32 %A_cached_row_8_load, %newSel35

]]></node>
<StgValue><ssdm name="tmp_16_8"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1334" st_id="103" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv71:13  %tmp_16_8 = mul nsw i32 %A_cached_row_8_load, %newSel35

]]></node>
<StgValue><ssdm name="tmp_16_8"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1335" st_id="104" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv71:13  %tmp_16_8 = mul nsw i32 %A_cached_row_8_load, %newSel35

]]></node>
<StgValue><ssdm name="tmp_16_8"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1336" st_id="105" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv71:13  %tmp_16_8 = mul nsw i32 %A_cached_row_8_load, %newSel35

]]></node>
<StgValue><ssdm name="tmp_16_8"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1337" st_id="106" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv71:13  %tmp_16_8 = mul nsw i32 %A_cached_row_8_load, %newSel35

]]></node>
<StgValue><ssdm name="tmp_16_8"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1338" st_id="107" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv71:13  %tmp_16_8 = mul nsw i32 %A_cached_row_8_load, %newSel35

]]></node>
<StgValue><ssdm name="tmp_16_8"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1339" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1465">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="64" op_0_bw="32">
<![CDATA[
_ifconv71:14  %tmp_17_8 = sext i32 %tmp_16_8 to i64

]]></node>
<StgValue><ssdm name="tmp_17_8"/></StgValue>
</operation>

<operation id="1340" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1465">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv71:15  %temp_2_8 = add nsw i64 %temp_1_7, %tmp_17_8

]]></node>
<StgValue><ssdm name="temp_2_8"/></StgValue>
</operation>

<operation id="1341" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1465">
<or_exp><and_exp><literal name="tmp_14_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="0" op_0_bw="0">
<![CDATA[
_ifconv71:16  br label %._crit_edge9.8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1342" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1157" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.8:0  %temp_1_8 = phi i64 [ %temp_2_8, %_ifconv71 ], [ %temp_1_7, %._crit_edge9.7 ]

]]></node>
<StgValue><ssdm name="temp_1_8"/></StgValue>
</operation>

<operation id="1343" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1158" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.8:1  %k_5_8 = add i7 %k_2, 9

]]></node>
<StgValue><ssdm name="k_5_8"/></StgValue>
</operation>

<operation id="1344" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1159" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.8:2  %k_5_8_cast = zext i7 %k_5_8 to i8

]]></node>
<StgValue><ssdm name="k_5_8_cast"/></StgValue>
</operation>

<operation id="1345" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.8:3  %tmp_14_9 = icmp ult i8 %k_5_8_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>

<operation id="1346" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.8:4  br i1 %tmp_14_9, label %_ifconv80, label %._crit_edge9.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1347" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="64" op_0_bw="4">
<![CDATA[
_ifconv80:0  %newIndex11 = zext i4 %indvars_iv3 to i64

]]></node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="1348" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv80:1  %A_cached_row_9_addr_2 = getelementptr [10 x i32]* %A_cached_row_9, i64 0, i64 %newIndex11

]]></node>
<StgValue><ssdm name="A_cached_row_9_addr_2"/></StgValue>
</operation>

<operation id="1349" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="4">
<![CDATA[
_ifconv80:2  %A_cached_row_9_load = load i32* %A_cached_row_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_9_load"/></StgValue>
</operation>

<operation id="1350" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv80:3  %sel_tmp30 = icmp eq i7 %k_5_8, 29

]]></node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="1351" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv80:4  %sel_tmp31 = icmp eq i7 %k_5_8, 49

]]></node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="1352" st_id="108" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv80:5  %sel_tmp32 = icmp eq i7 %k_5_8, -59

]]></node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="1353" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv80:6  %newSel36 = select i1 %sel_tmp32, i32 %B_cached_69_load, i32 %B_cached_49_load

]]></node>
<StgValue><ssdm name="newSel36"/></StgValue>
</operation>

<operation id="1354" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv80:7  %or_cond27 = or i1 %sel_tmp32, %sel_tmp31

]]></node>
<StgValue><ssdm name="or_cond27"/></StgValue>
</operation>

<operation id="1355" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv80:8  %newSel37 = select i1 %sel_tmp30, i32 %B_cached_29_load, i32 %B_cached_9_load

]]></node>
<StgValue><ssdm name="newSel37"/></StgValue>
</operation>

<operation id="1356" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv80:9  %or_cond28 = or i1 %sel_tmp30, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond28"/></StgValue>
</operation>

<operation id="1357" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv80:10  %newSel38 = select i1 %or_cond27, i32 %newSel36, i32 %newSel37

]]></node>
<StgValue><ssdm name="newSel38"/></StgValue>
</operation>

<operation id="1358" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv80:11  %or_cond29 = or i1 %or_cond27, %or_cond28

]]></node>
<StgValue><ssdm name="or_cond29"/></StgValue>
</operation>

<operation id="1359" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1470">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv80:12  %newSel39 = select i1 %or_cond29, i32 %newSel38, i32 %B_cached_89_load

]]></node>
<StgValue><ssdm name="newSel39"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1360" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1165" bw="32" op_0_bw="4">
<![CDATA[
_ifconv80:2  %A_cached_row_9_load = load i32* %A_cached_row_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_9_load"/></StgValue>
</operation>

<operation id="1361" st_id="109" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv80:13  %tmp_16_9 = mul nsw i32 %A_cached_row_9_load, %newSel39

]]></node>
<StgValue><ssdm name="tmp_16_9"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1362" st_id="110" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv80:13  %tmp_16_9 = mul nsw i32 %A_cached_row_9_load, %newSel39

]]></node>
<StgValue><ssdm name="tmp_16_9"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1363" st_id="111" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv80:13  %tmp_16_9 = mul nsw i32 %A_cached_row_9_load, %newSel39

]]></node>
<StgValue><ssdm name="tmp_16_9"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1364" st_id="112" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv80:13  %tmp_16_9 = mul nsw i32 %A_cached_row_9_load, %newSel39

]]></node>
<StgValue><ssdm name="tmp_16_9"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1365" st_id="113" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv80:13  %tmp_16_9 = mul nsw i32 %A_cached_row_9_load, %newSel39

]]></node>
<StgValue><ssdm name="tmp_16_9"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1366" st_id="114" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv80:13  %tmp_16_9 = mul nsw i32 %A_cached_row_9_load, %newSel39

]]></node>
<StgValue><ssdm name="tmp_16_9"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1367" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1477">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="64" op_0_bw="32">
<![CDATA[
_ifconv80:14  %tmp_17_9 = sext i32 %tmp_16_9 to i64

]]></node>
<StgValue><ssdm name="tmp_17_9"/></StgValue>
</operation>

<operation id="1368" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1477">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv80:15  %temp_2_9 = add nsw i64 %temp_1_8, %tmp_17_9

]]></node>
<StgValue><ssdm name="temp_2_9"/></StgValue>
</operation>

<operation id="1369" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1477">
<or_exp><and_exp><literal name="tmp_14_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="0" op_0_bw="0">
<![CDATA[
_ifconv80:16  br label %._crit_edge9.9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1181" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.9:0  %temp_1_9 = phi i64 [ %temp_2_9, %_ifconv80 ], [ %temp_1_8, %._crit_edge9.8 ]

]]></node>
<StgValue><ssdm name="temp_1_9"/></StgValue>
</operation>

<operation id="1371" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.9:1  %k_5_9 = add i7 %k_2, 10

]]></node>
<StgValue><ssdm name="k_5_9"/></StgValue>
</operation>

<operation id="1372" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1183" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.9:2  %k_5_9_cast = zext i7 %k_5_9 to i8

]]></node>
<StgValue><ssdm name="k_5_9_cast"/></StgValue>
</operation>

<operation id="1373" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.9:3  %tmp_14_s = icmp ult i8 %k_5_9_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>

<operation id="1374" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.9:4  br i1 %tmp_14_s, label %_ifconv89, label %._crit_edge9.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1375" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="64" op_0_bw="4">
<![CDATA[
_ifconv89:0  %newIndex12 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>

<operation id="1376" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv89:1  %A_cached_row_0_addr_3 = getelementptr [10 x i32]* %A_cached_row_0, i64 0, i64 %newIndex12

]]></node>
<StgValue><ssdm name="A_cached_row_0_addr_3"/></StgValue>
</operation>

<operation id="1377" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="4">
<![CDATA[
_ifconv89:2  %A_cached_row_0_load_1 = load i32* %A_cached_row_0_addr_3, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_0_load_1"/></StgValue>
</operation>

<operation id="1378" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1190" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv89:3  %sel_tmp33 = icmp eq i7 %k_5_9, 30

]]></node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="1379" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv89:4  %sel_tmp34 = icmp eq i7 %k_5_9, 50

]]></node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="1380" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv89:5  %sel_tmp35 = icmp eq i7 %k_5_9, -58

]]></node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="1381" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv89:6  %newSel40 = select i1 %sel_tmp35, i32 %B_cached_70_load, i32 %B_cached_50_load

]]></node>
<StgValue><ssdm name="newSel40"/></StgValue>
</operation>

<operation id="1382" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv89:7  %or_cond30 = or i1 %sel_tmp35, %sel_tmp34

]]></node>
<StgValue><ssdm name="or_cond30"/></StgValue>
</operation>

<operation id="1383" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv89:8  %newSel41 = select i1 %sel_tmp33, i32 %B_cached_30_load, i32 %B_cached_10_load

]]></node>
<StgValue><ssdm name="newSel41"/></StgValue>
</operation>

<operation id="1384" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv89:9  %or_cond31 = or i1 %sel_tmp33, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond31"/></StgValue>
</operation>

<operation id="1385" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv89:10  %newSel42 = select i1 %or_cond30, i32 %newSel40, i32 %newSel41

]]></node>
<StgValue><ssdm name="newSel42"/></StgValue>
</operation>

<operation id="1386" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv89:11  %or_cond32 = or i1 %or_cond30, %or_cond31

]]></node>
<StgValue><ssdm name="or_cond32"/></StgValue>
</operation>

<operation id="1387" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1482">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv89:12  %newSel43 = select i1 %or_cond32, i32 %newSel42, i32 %B_cached_90_load

]]></node>
<StgValue><ssdm name="newSel43"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1388" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1189" bw="32" op_0_bw="4">
<![CDATA[
_ifconv89:2  %A_cached_row_0_load_1 = load i32* %A_cached_row_0_addr_3, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_0_load_1"/></StgValue>
</operation>

<operation id="1389" st_id="116" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv89:13  %tmp_16_s = mul nsw i32 %A_cached_row_0_load_1, %newSel43

]]></node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1390" st_id="117" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv89:13  %tmp_16_s = mul nsw i32 %A_cached_row_0_load_1, %newSel43

]]></node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1391" st_id="118" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv89:13  %tmp_16_s = mul nsw i32 %A_cached_row_0_load_1, %newSel43

]]></node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1392" st_id="119" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv89:13  %tmp_16_s = mul nsw i32 %A_cached_row_0_load_1, %newSel43

]]></node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1393" st_id="120" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv89:13  %tmp_16_s = mul nsw i32 %A_cached_row_0_load_1, %newSel43

]]></node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1394" st_id="121" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv89:13  %tmp_16_s = mul nsw i32 %A_cached_row_0_load_1, %newSel43

]]></node>
<StgValue><ssdm name="tmp_16_s"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1395" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="64" op_0_bw="32">
<![CDATA[
_ifconv89:14  %tmp_17_s = sext i32 %tmp_16_s to i64

]]></node>
<StgValue><ssdm name="tmp_17_s"/></StgValue>
</operation>

<operation id="1396" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv89:15  %temp_2_s = add nsw i64 %temp_1_9, %tmp_17_s

]]></node>
<StgValue><ssdm name="temp_2_s"/></StgValue>
</operation>

<operation id="1397" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1489">
<or_exp><and_exp><literal name="tmp_14_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="0" op_0_bw="0">
<![CDATA[
_ifconv89:16  br label %._crit_edge9.10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1205" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.10:0  %temp_1_s = phi i64 [ %temp_2_s, %_ifconv89 ], [ %temp_1_9, %._crit_edge9.9 ]

]]></node>
<StgValue><ssdm name="temp_1_s"/></StgValue>
</operation>

<operation id="1399" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1206" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.10:1  %k_5_10 = add i7 %k_2, 11

]]></node>
<StgValue><ssdm name="k_5_10"/></StgValue>
</operation>

<operation id="1400" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1207" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.10:2  %k_5_10_cast = zext i7 %k_5_10 to i8

]]></node>
<StgValue><ssdm name="k_5_10_cast"/></StgValue>
</operation>

<operation id="1401" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1208" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.10:3  %tmp_14_10 = icmp ult i8 %k_5_10_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>

<operation id="1402" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.10:4  br i1 %tmp_14_10, label %_ifconv98, label %._crit_edge9.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="64" op_0_bw="4">
<![CDATA[
_ifconv98:0  %newIndex13 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="1404" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv98:1  %A_cached_row_1_addr_3 = getelementptr [10 x i32]* %A_cached_row_1, i64 0, i64 %newIndex13

]]></node>
<StgValue><ssdm name="A_cached_row_1_addr_3"/></StgValue>
</operation>

<operation id="1405" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="32" op_0_bw="4">
<![CDATA[
_ifconv98:2  %A_cached_row_1_load_1 = load i32* %A_cached_row_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_1_load_1"/></StgValue>
</operation>

<operation id="1406" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv98:3  %sel_tmp36 = icmp eq i7 %k_5_10, 31

]]></node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="1407" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv98:4  %sel_tmp37 = icmp eq i7 %k_5_10, 51

]]></node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="1408" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv98:5  %sel_tmp38 = icmp eq i7 %k_5_10, -57

]]></node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="1409" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:6  %newSel44 = select i1 %sel_tmp38, i32 %B_cached_71_load, i32 %B_cached_51_load

]]></node>
<StgValue><ssdm name="newSel44"/></StgValue>
</operation>

<operation id="1410" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:7  %or_cond33 = or i1 %sel_tmp38, %sel_tmp37

]]></node>
<StgValue><ssdm name="or_cond33"/></StgValue>
</operation>

<operation id="1411" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:8  %newSel45 = select i1 %sel_tmp36, i32 %B_cached_31_load, i32 %B_cached_11_load

]]></node>
<StgValue><ssdm name="newSel45"/></StgValue>
</operation>

<operation id="1412" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:9  %or_cond34 = or i1 %sel_tmp36, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond34"/></StgValue>
</operation>

<operation id="1413" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:10  %newSel46 = select i1 %or_cond33, i32 %newSel44, i32 %newSel45

]]></node>
<StgValue><ssdm name="newSel46"/></StgValue>
</operation>

<operation id="1414" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv98:11  %or_cond35 = or i1 %or_cond33, %or_cond34

]]></node>
<StgValue><ssdm name="or_cond35"/></StgValue>
</operation>

<operation id="1415" st_id="122" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1494">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv98:12  %newSel47 = select i1 %or_cond35, i32 %newSel46, i32 %B_cached_91_load

]]></node>
<StgValue><ssdm name="newSel47"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1416" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1213" bw="32" op_0_bw="4">
<![CDATA[
_ifconv98:2  %A_cached_row_1_load_1 = load i32* %A_cached_row_1_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_1_load_1"/></StgValue>
</operation>

<operation id="1417" st_id="123" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv98:13  %tmp_16_10 = mul nsw i32 %A_cached_row_1_load_1, %newSel47

]]></node>
<StgValue><ssdm name="tmp_16_10"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1418" st_id="124" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv98:13  %tmp_16_10 = mul nsw i32 %A_cached_row_1_load_1, %newSel47

]]></node>
<StgValue><ssdm name="tmp_16_10"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1419" st_id="125" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv98:13  %tmp_16_10 = mul nsw i32 %A_cached_row_1_load_1, %newSel47

]]></node>
<StgValue><ssdm name="tmp_16_10"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1420" st_id="126" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv98:13  %tmp_16_10 = mul nsw i32 %A_cached_row_1_load_1, %newSel47

]]></node>
<StgValue><ssdm name="tmp_16_10"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1421" st_id="127" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv98:13  %tmp_16_10 = mul nsw i32 %A_cached_row_1_load_1, %newSel47

]]></node>
<StgValue><ssdm name="tmp_16_10"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1422" st_id="128" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv98:13  %tmp_16_10 = mul nsw i32 %A_cached_row_1_load_1, %newSel47

]]></node>
<StgValue><ssdm name="tmp_16_10"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1423" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="64" op_0_bw="32">
<![CDATA[
_ifconv98:14  %tmp_17_10 = sext i32 %tmp_16_10 to i64

]]></node>
<StgValue><ssdm name="tmp_17_10"/></StgValue>
</operation>

<operation id="1424" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv98:15  %temp_2_10 = add nsw i64 %temp_1_s, %tmp_17_10

]]></node>
<StgValue><ssdm name="temp_2_10"/></StgValue>
</operation>

<operation id="1425" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1501">
<or_exp><and_exp><literal name="tmp_14_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="0" op_0_bw="0">
<![CDATA[
_ifconv98:16  br label %._crit_edge9.11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1426" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1229" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.11:0  %temp_1_10 = phi i64 [ %temp_2_10, %_ifconv98 ], [ %temp_1_s, %._crit_edge9.10 ]

]]></node>
<StgValue><ssdm name="temp_1_10"/></StgValue>
</operation>

<operation id="1427" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1230" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.11:1  %k_5_11 = add i7 %k_2, 12

]]></node>
<StgValue><ssdm name="k_5_11"/></StgValue>
</operation>

<operation id="1428" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1231" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.11:2  %k_5_11_cast = zext i7 %k_5_11 to i8

]]></node>
<StgValue><ssdm name="k_5_11_cast"/></StgValue>
</operation>

<operation id="1429" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1232" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.11:3  %tmp_14_11 = icmp ult i8 %k_5_11_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>

<operation id="1430" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.11:4  br i1 %tmp_14_11, label %_ifconv107, label %._crit_edge9.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1431" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="64" op_0_bw="4">
<![CDATA[
_ifconv107:0  %newIndex14 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="1432" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv107:1  %A_cached_row_2_addr_3 = getelementptr [10 x i32]* %A_cached_row_2, i64 0, i64 %newIndex14

]]></node>
<StgValue><ssdm name="A_cached_row_2_addr_3"/></StgValue>
</operation>

<operation id="1433" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="32" op_0_bw="4">
<![CDATA[
_ifconv107:2  %A_cached_row_2_load_1 = load i32* %A_cached_row_2_addr_3, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_2_load_1"/></StgValue>
</operation>

<operation id="1434" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv107:3  %sel_tmp39 = icmp eq i7 %k_5_11, 32

]]></node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="1435" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv107:4  %sel_tmp40 = icmp eq i7 %k_5_11, 52

]]></node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="1436" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv107:5  %sel_tmp41 = icmp eq i7 %k_5_11, -56

]]></node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="1437" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv107:6  %newSel48 = select i1 %sel_tmp41, i32 %B_cached_72_load, i32 %B_cached_52_load

]]></node>
<StgValue><ssdm name="newSel48"/></StgValue>
</operation>

<operation id="1438" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv107:7  %or_cond36 = or i1 %sel_tmp41, %sel_tmp40

]]></node>
<StgValue><ssdm name="or_cond36"/></StgValue>
</operation>

<operation id="1439" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv107:8  %newSel49 = select i1 %sel_tmp39, i32 %B_cached_32_load, i32 %B_cached_12_load

]]></node>
<StgValue><ssdm name="newSel49"/></StgValue>
</operation>

<operation id="1440" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv107:9  %or_cond37 = or i1 %sel_tmp39, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond37"/></StgValue>
</operation>

<operation id="1441" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv107:10  %newSel50 = select i1 %or_cond36, i32 %newSel48, i32 %newSel49

]]></node>
<StgValue><ssdm name="newSel50"/></StgValue>
</operation>

<operation id="1442" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv107:11  %or_cond38 = or i1 %or_cond36, %or_cond37

]]></node>
<StgValue><ssdm name="or_cond38"/></StgValue>
</operation>

<operation id="1443" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1506">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv107:12  %newSel51 = select i1 %or_cond38, i32 %newSel50, i32 %B_cached_92_load

]]></node>
<StgValue><ssdm name="newSel51"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1444" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1237" bw="32" op_0_bw="4">
<![CDATA[
_ifconv107:2  %A_cached_row_2_load_1 = load i32* %A_cached_row_2_addr_3, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_2_load_1"/></StgValue>
</operation>

<operation id="1445" st_id="130" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv107:13  %tmp_16_11 = mul nsw i32 %A_cached_row_2_load_1, %newSel51

]]></node>
<StgValue><ssdm name="tmp_16_11"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1446" st_id="131" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv107:13  %tmp_16_11 = mul nsw i32 %A_cached_row_2_load_1, %newSel51

]]></node>
<StgValue><ssdm name="tmp_16_11"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1447" st_id="132" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv107:13  %tmp_16_11 = mul nsw i32 %A_cached_row_2_load_1, %newSel51

]]></node>
<StgValue><ssdm name="tmp_16_11"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1448" st_id="133" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv107:13  %tmp_16_11 = mul nsw i32 %A_cached_row_2_load_1, %newSel51

]]></node>
<StgValue><ssdm name="tmp_16_11"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1449" st_id="134" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv107:13  %tmp_16_11 = mul nsw i32 %A_cached_row_2_load_1, %newSel51

]]></node>
<StgValue><ssdm name="tmp_16_11"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1450" st_id="135" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv107:13  %tmp_16_11 = mul nsw i32 %A_cached_row_2_load_1, %newSel51

]]></node>
<StgValue><ssdm name="tmp_16_11"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1451" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="64" op_0_bw="32">
<![CDATA[
_ifconv107:14  %tmp_17_11 = sext i32 %tmp_16_11 to i64

]]></node>
<StgValue><ssdm name="tmp_17_11"/></StgValue>
</operation>

<operation id="1452" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv107:15  %temp_2_11 = add nsw i64 %temp_1_10, %tmp_17_11

]]></node>
<StgValue><ssdm name="temp_2_11"/></StgValue>
</operation>

<operation id="1453" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1513">
<or_exp><and_exp><literal name="tmp_14_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="0" op_0_bw="0">
<![CDATA[
_ifconv107:16  br label %._crit_edge9.12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1253" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.12:0  %temp_1_11 = phi i64 [ %temp_2_11, %_ifconv107 ], [ %temp_1_10, %._crit_edge9.11 ]

]]></node>
<StgValue><ssdm name="temp_1_11"/></StgValue>
</operation>

<operation id="1455" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1254" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.12:1  %k_5_12 = add i7 %k_2, 13

]]></node>
<StgValue><ssdm name="k_5_12"/></StgValue>
</operation>

<operation id="1456" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1255" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.12:2  %k_5_12_cast = zext i7 %k_5_12 to i8

]]></node>
<StgValue><ssdm name="k_5_12_cast"/></StgValue>
</operation>

<operation id="1457" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1256" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.12:3  %tmp_14_12 = icmp ult i8 %k_5_12_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>

<operation id="1458" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.12:4  br i1 %tmp_14_12, label %_ifconv116, label %._crit_edge9.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="64" op_0_bw="4">
<![CDATA[
_ifconv116:0  %newIndex15 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="1460" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv116:1  %A_cached_row_3_addr_3 = getelementptr [10 x i32]* %A_cached_row_3, i64 0, i64 %newIndex15

]]></node>
<StgValue><ssdm name="A_cached_row_3_addr_3"/></StgValue>
</operation>

<operation id="1461" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="4">
<![CDATA[
_ifconv116:2  %A_cached_row_3_load_1 = load i32* %A_cached_row_3_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_3_load_1"/></StgValue>
</operation>

<operation id="1462" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv116:3  %sel_tmp42 = icmp eq i7 %k_5_12, 33

]]></node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="1463" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv116:4  %sel_tmp43 = icmp eq i7 %k_5_12, 53

]]></node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="1464" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv116:5  %sel_tmp44 = icmp eq i7 %k_5_12, -55

]]></node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>

<operation id="1465" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1265" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv116:6  %newSel52 = select i1 %sel_tmp44, i32 %B_cached_73_load, i32 %B_cached_53_load

]]></node>
<StgValue><ssdm name="newSel52"/></StgValue>
</operation>

<operation id="1466" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv116:7  %or_cond39 = or i1 %sel_tmp44, %sel_tmp43

]]></node>
<StgValue><ssdm name="or_cond39"/></StgValue>
</operation>

<operation id="1467" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv116:8  %newSel53 = select i1 %sel_tmp42, i32 %B_cached_33_load, i32 %B_cached_13_load

]]></node>
<StgValue><ssdm name="newSel53"/></StgValue>
</operation>

<operation id="1468" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv116:9  %or_cond40 = or i1 %sel_tmp42, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond40"/></StgValue>
</operation>

<operation id="1469" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv116:10  %newSel54 = select i1 %or_cond39, i32 %newSel52, i32 %newSel53

]]></node>
<StgValue><ssdm name="newSel54"/></StgValue>
</operation>

<operation id="1470" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv116:11  %or_cond41 = or i1 %or_cond39, %or_cond40

]]></node>
<StgValue><ssdm name="or_cond41"/></StgValue>
</operation>

<operation id="1471" st_id="136" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1518">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv116:12  %newSel55 = select i1 %or_cond41, i32 %newSel54, i32 %B_cached_93_load

]]></node>
<StgValue><ssdm name="newSel55"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1472" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1261" bw="32" op_0_bw="4">
<![CDATA[
_ifconv116:2  %A_cached_row_3_load_1 = load i32* %A_cached_row_3_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_3_load_1"/></StgValue>
</operation>

<operation id="1473" st_id="137" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv116:13  %tmp_16_12 = mul nsw i32 %A_cached_row_3_load_1, %newSel55

]]></node>
<StgValue><ssdm name="tmp_16_12"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1474" st_id="138" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv116:13  %tmp_16_12 = mul nsw i32 %A_cached_row_3_load_1, %newSel55

]]></node>
<StgValue><ssdm name="tmp_16_12"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1475" st_id="139" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv116:13  %tmp_16_12 = mul nsw i32 %A_cached_row_3_load_1, %newSel55

]]></node>
<StgValue><ssdm name="tmp_16_12"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1476" st_id="140" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv116:13  %tmp_16_12 = mul nsw i32 %A_cached_row_3_load_1, %newSel55

]]></node>
<StgValue><ssdm name="tmp_16_12"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1477" st_id="141" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv116:13  %tmp_16_12 = mul nsw i32 %A_cached_row_3_load_1, %newSel55

]]></node>
<StgValue><ssdm name="tmp_16_12"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1478" st_id="142" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv116:13  %tmp_16_12 = mul nsw i32 %A_cached_row_3_load_1, %newSel55

]]></node>
<StgValue><ssdm name="tmp_16_12"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1479" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="64" op_0_bw="32">
<![CDATA[
_ifconv116:14  %tmp_17_12 = sext i32 %tmp_16_12 to i64

]]></node>
<StgValue><ssdm name="tmp_17_12"/></StgValue>
</operation>

<operation id="1480" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv116:15  %temp_2_12 = add nsw i64 %temp_1_11, %tmp_17_12

]]></node>
<StgValue><ssdm name="temp_2_12"/></StgValue>
</operation>

<operation id="1481" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1525">
<or_exp><and_exp><literal name="tmp_14_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="0" op_0_bw="0">
<![CDATA[
_ifconv116:16  br label %._crit_edge9.13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1277" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.13:0  %temp_1_12 = phi i64 [ %temp_2_12, %_ifconv116 ], [ %temp_1_11, %._crit_edge9.12 ]

]]></node>
<StgValue><ssdm name="temp_1_12"/></StgValue>
</operation>

<operation id="1483" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.13:1  %k_5_13 = add i7 %k_2, 14

]]></node>
<StgValue><ssdm name="k_5_13"/></StgValue>
</operation>

<operation id="1484" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1279" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.13:2  %k_5_13_cast = zext i7 %k_5_13 to i8

]]></node>
<StgValue><ssdm name="k_5_13_cast"/></StgValue>
</operation>

<operation id="1485" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1280" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.13:3  %tmp_14_13 = icmp ult i8 %k_5_13_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>

<operation id="1486" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1281" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.13:4  br i1 %tmp_14_13, label %_ifconv125, label %._crit_edge9.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="64" op_0_bw="4">
<![CDATA[
_ifconv125:0  %newIndex16 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="1488" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv125:1  %A_cached_row_4_addr_3 = getelementptr [10 x i32]* %A_cached_row_4, i64 0, i64 %newIndex16

]]></node>
<StgValue><ssdm name="A_cached_row_4_addr_3"/></StgValue>
</operation>

<operation id="1489" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="4">
<![CDATA[
_ifconv125:2  %A_cached_row_4_load_1 = load i32* %A_cached_row_4_addr_3, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_4_load_1"/></StgValue>
</operation>

<operation id="1490" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv125:3  %sel_tmp45 = icmp eq i7 %k_5_13, 34

]]></node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="1491" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv125:4  %sel_tmp46 = icmp eq i7 %k_5_13, 54

]]></node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="1492" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv125:5  %sel_tmp47 = icmp eq i7 %k_5_13, -54

]]></node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="1493" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv125:6  %newSel56 = select i1 %sel_tmp47, i32 %B_cached_74_load, i32 %B_cached_54_load

]]></node>
<StgValue><ssdm name="newSel56"/></StgValue>
</operation>

<operation id="1494" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv125:7  %or_cond42 = or i1 %sel_tmp47, %sel_tmp46

]]></node>
<StgValue><ssdm name="or_cond42"/></StgValue>
</operation>

<operation id="1495" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv125:8  %newSel57 = select i1 %sel_tmp45, i32 %B_cached_34_load, i32 %B_cached_14_load

]]></node>
<StgValue><ssdm name="newSel57"/></StgValue>
</operation>

<operation id="1496" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv125:9  %or_cond43 = or i1 %sel_tmp45, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond43"/></StgValue>
</operation>

<operation id="1497" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv125:10  %newSel58 = select i1 %or_cond42, i32 %newSel56, i32 %newSel57

]]></node>
<StgValue><ssdm name="newSel58"/></StgValue>
</operation>

<operation id="1498" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv125:11  %or_cond44 = or i1 %or_cond42, %or_cond43

]]></node>
<StgValue><ssdm name="or_cond44"/></StgValue>
</operation>

<operation id="1499" st_id="143" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1530">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv125:12  %newSel59 = select i1 %or_cond44, i32 %newSel58, i32 %B_cached_94_load

]]></node>
<StgValue><ssdm name="newSel59"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1500" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1285" bw="32" op_0_bw="4">
<![CDATA[
_ifconv125:2  %A_cached_row_4_load_1 = load i32* %A_cached_row_4_addr_3, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_4_load_1"/></StgValue>
</operation>

<operation id="1501" st_id="144" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv125:13  %tmp_16_13 = mul nsw i32 %A_cached_row_4_load_1, %newSel59

]]></node>
<StgValue><ssdm name="tmp_16_13"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1502" st_id="145" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv125:13  %tmp_16_13 = mul nsw i32 %A_cached_row_4_load_1, %newSel59

]]></node>
<StgValue><ssdm name="tmp_16_13"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1503" st_id="146" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv125:13  %tmp_16_13 = mul nsw i32 %A_cached_row_4_load_1, %newSel59

]]></node>
<StgValue><ssdm name="tmp_16_13"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1504" st_id="147" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv125:13  %tmp_16_13 = mul nsw i32 %A_cached_row_4_load_1, %newSel59

]]></node>
<StgValue><ssdm name="tmp_16_13"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1505" st_id="148" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv125:13  %tmp_16_13 = mul nsw i32 %A_cached_row_4_load_1, %newSel59

]]></node>
<StgValue><ssdm name="tmp_16_13"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1506" st_id="149" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv125:13  %tmp_16_13 = mul nsw i32 %A_cached_row_4_load_1, %newSel59

]]></node>
<StgValue><ssdm name="tmp_16_13"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1507" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="64" op_0_bw="32">
<![CDATA[
_ifconv125:14  %tmp_17_13 = sext i32 %tmp_16_13 to i64

]]></node>
<StgValue><ssdm name="tmp_17_13"/></StgValue>
</operation>

<operation id="1508" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv125:15  %temp_2_13 = add nsw i64 %temp_1_12, %tmp_17_13

]]></node>
<StgValue><ssdm name="temp_2_13"/></StgValue>
</operation>

<operation id="1509" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1537">
<or_exp><and_exp><literal name="tmp_14_13" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="0" op_0_bw="0">
<![CDATA[
_ifconv125:16  br label %._crit_edge9.14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1301" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.14:0  %temp_1_13 = phi i64 [ %temp_2_13, %_ifconv125 ], [ %temp_1_12, %._crit_edge9.13 ]

]]></node>
<StgValue><ssdm name="temp_1_13"/></StgValue>
</operation>

<operation id="1511" st_id="150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1302" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.14:1  %k_5_14 = add i7 %k_2, 15

]]></node>
<StgValue><ssdm name="k_5_14"/></StgValue>
</operation>

<operation id="1512" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1303" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.14:2  %k_5_14_cast = zext i7 %k_5_14 to i8

]]></node>
<StgValue><ssdm name="k_5_14_cast"/></StgValue>
</operation>

<operation id="1513" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.14:3  %tmp_14_14 = icmp ult i8 %k_5_14_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_14"/></StgValue>
</operation>

<operation id="1514" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.14:4  br i1 %tmp_14_14, label %_ifconv134, label %._crit_edge9.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="64" op_0_bw="4">
<![CDATA[
_ifconv134:0  %newIndex17 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="1516" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv134:1  %A_cached_row_5_addr_3 = getelementptr [10 x i32]* %A_cached_row_5, i64 0, i64 %newIndex17

]]></node>
<StgValue><ssdm name="A_cached_row_5_addr_3"/></StgValue>
</operation>

<operation id="1517" st_id="150" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="4">
<![CDATA[
_ifconv134:2  %A_cached_row_5_load_1 = load i32* %A_cached_row_5_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_5_load_1"/></StgValue>
</operation>

<operation id="1518" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv134:3  %sel_tmp48 = icmp eq i7 %k_5_14, 35

]]></node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="1519" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv134:4  %sel_tmp49 = icmp eq i7 %k_5_14, 55

]]></node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="1520" st_id="150" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv134:5  %sel_tmp50 = icmp eq i7 %k_5_14, -53

]]></node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="1521" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv134:6  %newSel60 = select i1 %sel_tmp50, i32 %B_cached_75_load, i32 %B_cached_55_load

]]></node>
<StgValue><ssdm name="newSel60"/></StgValue>
</operation>

<operation id="1522" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv134:7  %or_cond45 = or i1 %sel_tmp50, %sel_tmp49

]]></node>
<StgValue><ssdm name="or_cond45"/></StgValue>
</operation>

<operation id="1523" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv134:8  %newSel61 = select i1 %sel_tmp48, i32 %B_cached_35_load, i32 %B_cached_15_load

]]></node>
<StgValue><ssdm name="newSel61"/></StgValue>
</operation>

<operation id="1524" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv134:9  %or_cond46 = or i1 %sel_tmp48, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond46"/></StgValue>
</operation>

<operation id="1525" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv134:10  %newSel62 = select i1 %or_cond45, i32 %newSel60, i32 %newSel61

]]></node>
<StgValue><ssdm name="newSel62"/></StgValue>
</operation>

<operation id="1526" st_id="150" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv134:11  %or_cond47 = or i1 %or_cond45, %or_cond46

]]></node>
<StgValue><ssdm name="or_cond47"/></StgValue>
</operation>

<operation id="1527" st_id="150" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1542">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv134:12  %newSel63 = select i1 %or_cond47, i32 %newSel62, i32 %B_cached_95_load

]]></node>
<StgValue><ssdm name="newSel63"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1528" st_id="151" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1309" bw="32" op_0_bw="4">
<![CDATA[
_ifconv134:2  %A_cached_row_5_load_1 = load i32* %A_cached_row_5_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_5_load_1"/></StgValue>
</operation>

<operation id="1529" st_id="151" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv134:13  %tmp_16_14 = mul nsw i32 %A_cached_row_5_load_1, %newSel63

]]></node>
<StgValue><ssdm name="tmp_16_14"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1530" st_id="152" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv134:13  %tmp_16_14 = mul nsw i32 %A_cached_row_5_load_1, %newSel63

]]></node>
<StgValue><ssdm name="tmp_16_14"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1531" st_id="153" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv134:13  %tmp_16_14 = mul nsw i32 %A_cached_row_5_load_1, %newSel63

]]></node>
<StgValue><ssdm name="tmp_16_14"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1532" st_id="154" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv134:13  %tmp_16_14 = mul nsw i32 %A_cached_row_5_load_1, %newSel63

]]></node>
<StgValue><ssdm name="tmp_16_14"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1533" st_id="155" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv134:13  %tmp_16_14 = mul nsw i32 %A_cached_row_5_load_1, %newSel63

]]></node>
<StgValue><ssdm name="tmp_16_14"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1534" st_id="156" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv134:13  %tmp_16_14 = mul nsw i32 %A_cached_row_5_load_1, %newSel63

]]></node>
<StgValue><ssdm name="tmp_16_14"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1535" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="64" op_0_bw="32">
<![CDATA[
_ifconv134:14  %tmp_17_14 = sext i32 %tmp_16_14 to i64

]]></node>
<StgValue><ssdm name="tmp_17_14"/></StgValue>
</operation>

<operation id="1536" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv134:15  %temp_2_14 = add nsw i64 %temp_1_13, %tmp_17_14

]]></node>
<StgValue><ssdm name="temp_2_14"/></StgValue>
</operation>

<operation id="1537" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1549">
<or_exp><and_exp><literal name="tmp_14_14" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="0" op_0_bw="0">
<![CDATA[
_ifconv134:16  br label %._crit_edge9.15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1538" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1325" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.15:0  %temp_1_14 = phi i64 [ %temp_2_14, %_ifconv134 ], [ %temp_1_13, %._crit_edge9.14 ]

]]></node>
<StgValue><ssdm name="temp_1_14"/></StgValue>
</operation>

<operation id="1539" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1326" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.15:1  %k_5_15 = add i7 %k_2, 16

]]></node>
<StgValue><ssdm name="k_5_15"/></StgValue>
</operation>

<operation id="1540" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1327" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.15:2  %k_5_15_cast = zext i7 %k_5_15 to i8

]]></node>
<StgValue><ssdm name="k_5_15_cast"/></StgValue>
</operation>

<operation id="1541" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1328" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.15:3  %tmp_14_15 = icmp ult i8 %k_5_15_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_15"/></StgValue>
</operation>

<operation id="1542" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.15:4  br i1 %tmp_14_15, label %_ifconv143, label %._crit_edge9.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="64" op_0_bw="4">
<![CDATA[
_ifconv143:0  %newIndex18 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="1544" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv143:1  %A_cached_row_6_addr_3 = getelementptr [10 x i32]* %A_cached_row_6, i64 0, i64 %newIndex18

]]></node>
<StgValue><ssdm name="A_cached_row_6_addr_3"/></StgValue>
</operation>

<operation id="1545" st_id="157" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="4">
<![CDATA[
_ifconv143:2  %A_cached_row_6_load_1 = load i32* %A_cached_row_6_addr_3, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_6_load_1"/></StgValue>
</operation>

<operation id="1546" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv143:3  %sel_tmp51 = icmp eq i7 %k_5_15, 36

]]></node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>

<operation id="1547" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv143:4  %sel_tmp52 = icmp eq i7 %k_5_15, 56

]]></node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="1548" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv143:5  %sel_tmp53 = icmp eq i7 %k_5_15, -52

]]></node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>

<operation id="1549" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv143:6  %newSel64 = select i1 %sel_tmp53, i32 %B_cached_76_load, i32 %B_cached_56_load

]]></node>
<StgValue><ssdm name="newSel64"/></StgValue>
</operation>

<operation id="1550" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv143:7  %or_cond48 = or i1 %sel_tmp53, %sel_tmp52

]]></node>
<StgValue><ssdm name="or_cond48"/></StgValue>
</operation>

<operation id="1551" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv143:8  %newSel65 = select i1 %sel_tmp51, i32 %B_cached_36_load, i32 %B_cached_16_load

]]></node>
<StgValue><ssdm name="newSel65"/></StgValue>
</operation>

<operation id="1552" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv143:9  %or_cond49 = or i1 %sel_tmp51, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond49"/></StgValue>
</operation>

<operation id="1553" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv143:10  %newSel66 = select i1 %or_cond48, i32 %newSel64, i32 %newSel65

]]></node>
<StgValue><ssdm name="newSel66"/></StgValue>
</operation>

<operation id="1554" st_id="157" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv143:11  %or_cond50 = or i1 %or_cond48, %or_cond49

]]></node>
<StgValue><ssdm name="or_cond50"/></StgValue>
</operation>

<operation id="1555" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1554">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv143:12  %newSel67 = select i1 %or_cond50, i32 %newSel66, i32 %B_cached_96_load

]]></node>
<StgValue><ssdm name="newSel67"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1556" st_id="158" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1333" bw="32" op_0_bw="4">
<![CDATA[
_ifconv143:2  %A_cached_row_6_load_1 = load i32* %A_cached_row_6_addr_3, align 16

]]></node>
<StgValue><ssdm name="A_cached_row_6_load_1"/></StgValue>
</operation>

<operation id="1557" st_id="158" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv143:13  %tmp_16_15 = mul nsw i32 %A_cached_row_6_load_1, %newSel67

]]></node>
<StgValue><ssdm name="tmp_16_15"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1558" st_id="159" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv143:13  %tmp_16_15 = mul nsw i32 %A_cached_row_6_load_1, %newSel67

]]></node>
<StgValue><ssdm name="tmp_16_15"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1559" st_id="160" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv143:13  %tmp_16_15 = mul nsw i32 %A_cached_row_6_load_1, %newSel67

]]></node>
<StgValue><ssdm name="tmp_16_15"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1560" st_id="161" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv143:13  %tmp_16_15 = mul nsw i32 %A_cached_row_6_load_1, %newSel67

]]></node>
<StgValue><ssdm name="tmp_16_15"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1561" st_id="162" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv143:13  %tmp_16_15 = mul nsw i32 %A_cached_row_6_load_1, %newSel67

]]></node>
<StgValue><ssdm name="tmp_16_15"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1562" st_id="163" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv143:13  %tmp_16_15 = mul nsw i32 %A_cached_row_6_load_1, %newSel67

]]></node>
<StgValue><ssdm name="tmp_16_15"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1563" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1345" bw="64" op_0_bw="32">
<![CDATA[
_ifconv143:14  %tmp_17_15 = sext i32 %tmp_16_15 to i64

]]></node>
<StgValue><ssdm name="tmp_17_15"/></StgValue>
</operation>

<operation id="1564" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1346" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv143:15  %temp_2_15 = add nsw i64 %temp_1_14, %tmp_17_15

]]></node>
<StgValue><ssdm name="temp_2_15"/></StgValue>
</operation>

<operation id="1565" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1561">
<or_exp><and_exp><literal name="tmp_14_15" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="0" op_0_bw="0">
<![CDATA[
_ifconv143:16  br label %._crit_edge9.16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1349" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.16:0  %temp_1_15 = phi i64 [ %temp_2_15, %_ifconv143 ], [ %temp_1_14, %._crit_edge9.15 ]

]]></node>
<StgValue><ssdm name="temp_1_15"/></StgValue>
</operation>

<operation id="1567" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1350" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.16:1  %k_5_16 = add i7 %k_2, 17

]]></node>
<StgValue><ssdm name="k_5_16"/></StgValue>
</operation>

<operation id="1568" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1351" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.16:2  %k_5_16_cast = zext i7 %k_5_16 to i8

]]></node>
<StgValue><ssdm name="k_5_16_cast"/></StgValue>
</operation>

<operation id="1569" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1352" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.16:3  %tmp_14_16 = icmp ult i8 %k_5_16_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_16"/></StgValue>
</operation>

<operation id="1570" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.16:4  br i1 %tmp_14_16, label %_ifconv152, label %._crit_edge9.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="64" op_0_bw="4">
<![CDATA[
_ifconv152:0  %newIndex19 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="1572" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv152:1  %A_cached_row_7_addr_3 = getelementptr [10 x i32]* %A_cached_row_7, i64 0, i64 %newIndex19

]]></node>
<StgValue><ssdm name="A_cached_row_7_addr_3"/></StgValue>
</operation>

<operation id="1573" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="4">
<![CDATA[
_ifconv152:2  %A_cached_row_7_load_1 = load i32* %A_cached_row_7_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_load_1"/></StgValue>
</operation>

<operation id="1574" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv152:3  %sel_tmp54 = icmp eq i7 %k_5_16, 37

]]></node>
<StgValue><ssdm name="sel_tmp54"/></StgValue>
</operation>

<operation id="1575" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv152:4  %sel_tmp55 = icmp eq i7 %k_5_16, 57

]]></node>
<StgValue><ssdm name="sel_tmp55"/></StgValue>
</operation>

<operation id="1576" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv152:5  %sel_tmp56 = icmp eq i7 %k_5_16, -51

]]></node>
<StgValue><ssdm name="sel_tmp56"/></StgValue>
</operation>

<operation id="1577" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv152:6  %newSel68 = select i1 %sel_tmp56, i32 %B_cached_77_load, i32 %B_cached_57_load

]]></node>
<StgValue><ssdm name="newSel68"/></StgValue>
</operation>

<operation id="1578" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv152:7  %or_cond51 = or i1 %sel_tmp56, %sel_tmp55

]]></node>
<StgValue><ssdm name="or_cond51"/></StgValue>
</operation>

<operation id="1579" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv152:8  %newSel69 = select i1 %sel_tmp54, i32 %B_cached_37_load, i32 %B_cached_17_load

]]></node>
<StgValue><ssdm name="newSel69"/></StgValue>
</operation>

<operation id="1580" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv152:9  %or_cond52 = or i1 %sel_tmp54, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond52"/></StgValue>
</operation>

<operation id="1581" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv152:10  %newSel70 = select i1 %or_cond51, i32 %newSel68, i32 %newSel69

]]></node>
<StgValue><ssdm name="newSel70"/></StgValue>
</operation>

<operation id="1582" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv152:11  %or_cond53 = or i1 %or_cond51, %or_cond52

]]></node>
<StgValue><ssdm name="or_cond53"/></StgValue>
</operation>

<operation id="1583" st_id="164" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1566">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv152:12  %newSel71 = select i1 %or_cond53, i32 %newSel70, i32 %B_cached_97_load

]]></node>
<StgValue><ssdm name="newSel71"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1584" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1357" bw="32" op_0_bw="4">
<![CDATA[
_ifconv152:2  %A_cached_row_7_load_1 = load i32* %A_cached_row_7_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_load_1"/></StgValue>
</operation>

<operation id="1585" st_id="165" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv152:13  %tmp_16_16 = mul nsw i32 %A_cached_row_7_load_1, %newSel71

]]></node>
<StgValue><ssdm name="tmp_16_16"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1586" st_id="166" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv152:13  %tmp_16_16 = mul nsw i32 %A_cached_row_7_load_1, %newSel71

]]></node>
<StgValue><ssdm name="tmp_16_16"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1587" st_id="167" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv152:13  %tmp_16_16 = mul nsw i32 %A_cached_row_7_load_1, %newSel71

]]></node>
<StgValue><ssdm name="tmp_16_16"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1588" st_id="168" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv152:13  %tmp_16_16 = mul nsw i32 %A_cached_row_7_load_1, %newSel71

]]></node>
<StgValue><ssdm name="tmp_16_16"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1589" st_id="169" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv152:13  %tmp_16_16 = mul nsw i32 %A_cached_row_7_load_1, %newSel71

]]></node>
<StgValue><ssdm name="tmp_16_16"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1590" st_id="170" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv152:13  %tmp_16_16 = mul nsw i32 %A_cached_row_7_load_1, %newSel71

]]></node>
<StgValue><ssdm name="tmp_16_16"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1591" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1369" bw="64" op_0_bw="32">
<![CDATA[
_ifconv152:14  %tmp_17_16 = sext i32 %tmp_16_16 to i64

]]></node>
<StgValue><ssdm name="tmp_17_16"/></StgValue>
</operation>

<operation id="1592" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv152:15  %temp_2_16 = add nsw i64 %temp_1_15, %tmp_17_16

]]></node>
<StgValue><ssdm name="temp_2_16"/></StgValue>
</operation>

<operation id="1593" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1573">
<or_exp><and_exp><literal name="tmp_14_16" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="0" op_0_bw="0">
<![CDATA[
_ifconv152:16  br label %._crit_edge9.17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1373" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.17:0  %temp_1_16 = phi i64 [ %temp_2_16, %_ifconv152 ], [ %temp_1_15, %._crit_edge9.16 ]

]]></node>
<StgValue><ssdm name="temp_1_16"/></StgValue>
</operation>

<operation id="1595" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1374" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.17:1  %k_5_17 = add i7 %k_2, 18

]]></node>
<StgValue><ssdm name="k_5_17"/></StgValue>
</operation>

<operation id="1596" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1375" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.17:2  %k_5_17_cast = zext i7 %k_5_17 to i8

]]></node>
<StgValue><ssdm name="k_5_17_cast"/></StgValue>
</operation>

<operation id="1597" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1376" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.17:3  %tmp_14_17 = icmp ult i8 %k_5_17_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_17"/></StgValue>
</operation>

<operation id="1598" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.17:4  br i1 %tmp_14_17, label %_ifconv161, label %._crit_edge9.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="64" op_0_bw="4">
<![CDATA[
_ifconv161:0  %newIndex20 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="1600" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv161:1  %A_cached_row_8_addr_3 = getelementptr [10 x i32]* %A_cached_row_8, i64 0, i64 %newIndex20

]]></node>
<StgValue><ssdm name="A_cached_row_8_addr_3"/></StgValue>
</operation>

<operation id="1601" st_id="171" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="4">
<![CDATA[
_ifconv161:2  %A_cached_row_8_load_1 = load i32* %A_cached_row_8_addr_3, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_8_load_1"/></StgValue>
</operation>

<operation id="1602" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1382" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv161:3  %sel_tmp57 = icmp eq i7 %k_5_17, 38

]]></node>
<StgValue><ssdm name="sel_tmp57"/></StgValue>
</operation>

<operation id="1603" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv161:4  %sel_tmp58 = icmp eq i7 %k_5_17, 58

]]></node>
<StgValue><ssdm name="sel_tmp58"/></StgValue>
</operation>

<operation id="1604" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv161:5  %sel_tmp59 = icmp eq i7 %k_5_17, -50

]]></node>
<StgValue><ssdm name="sel_tmp59"/></StgValue>
</operation>

<operation id="1605" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv161:6  %newSel72 = select i1 %sel_tmp59, i32 %B_cached_78_load, i32 %B_cached_58_load

]]></node>
<StgValue><ssdm name="newSel72"/></StgValue>
</operation>

<operation id="1606" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv161:7  %or_cond54 = or i1 %sel_tmp59, %sel_tmp58

]]></node>
<StgValue><ssdm name="or_cond54"/></StgValue>
</operation>

<operation id="1607" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv161:8  %newSel73 = select i1 %sel_tmp57, i32 %B_cached_38_load, i32 %B_cached_18_load

]]></node>
<StgValue><ssdm name="newSel73"/></StgValue>
</operation>

<operation id="1608" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv161:9  %or_cond55 = or i1 %sel_tmp57, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond55"/></StgValue>
</operation>

<operation id="1609" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv161:10  %newSel74 = select i1 %or_cond54, i32 %newSel72, i32 %newSel73

]]></node>
<StgValue><ssdm name="newSel74"/></StgValue>
</operation>

<operation id="1610" st_id="171" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv161:11  %or_cond56 = or i1 %or_cond54, %or_cond55

]]></node>
<StgValue><ssdm name="or_cond56"/></StgValue>
</operation>

<operation id="1611" st_id="171" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1578">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv161:12  %newSel75 = select i1 %or_cond56, i32 %newSel74, i32 %B_cached_98_load

]]></node>
<StgValue><ssdm name="newSel75"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1612" st_id="172" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1381" bw="32" op_0_bw="4">
<![CDATA[
_ifconv161:2  %A_cached_row_8_load_1 = load i32* %A_cached_row_8_addr_3, align 8

]]></node>
<StgValue><ssdm name="A_cached_row_8_load_1"/></StgValue>
</operation>

<operation id="1613" st_id="172" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv161:13  %tmp_16_17 = mul nsw i32 %A_cached_row_8_load_1, %newSel75

]]></node>
<StgValue><ssdm name="tmp_16_17"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1614" st_id="173" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv161:13  %tmp_16_17 = mul nsw i32 %A_cached_row_8_load_1, %newSel75

]]></node>
<StgValue><ssdm name="tmp_16_17"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1615" st_id="174" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv161:13  %tmp_16_17 = mul nsw i32 %A_cached_row_8_load_1, %newSel75

]]></node>
<StgValue><ssdm name="tmp_16_17"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1616" st_id="175" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv161:13  %tmp_16_17 = mul nsw i32 %A_cached_row_8_load_1, %newSel75

]]></node>
<StgValue><ssdm name="tmp_16_17"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1617" st_id="176" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv161:13  %tmp_16_17 = mul nsw i32 %A_cached_row_8_load_1, %newSel75

]]></node>
<StgValue><ssdm name="tmp_16_17"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1618" st_id="177" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv161:13  %tmp_16_17 = mul nsw i32 %A_cached_row_8_load_1, %newSel75

]]></node>
<StgValue><ssdm name="tmp_16_17"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1619" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1585">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="64" op_0_bw="32">
<![CDATA[
_ifconv161:14  %tmp_17_17 = sext i32 %tmp_16_17 to i64

]]></node>
<StgValue><ssdm name="tmp_17_17"/></StgValue>
</operation>

<operation id="1620" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1585">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv161:15  %temp_2_17 = add nsw i64 %temp_1_16, %tmp_17_17

]]></node>
<StgValue><ssdm name="temp_2_17"/></StgValue>
</operation>

<operation id="1621" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1585">
<or_exp><and_exp><literal name="tmp_14_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="0" op_0_bw="0">
<![CDATA[
_ifconv161:16  br label %._crit_edge9.18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1622" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1397" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.18:0  %temp_1_17 = phi i64 [ %temp_2_17, %_ifconv161 ], [ %temp_1_16, %._crit_edge9.17 ]

]]></node>
<StgValue><ssdm name="temp_1_17"/></StgValue>
</operation>

<operation id="1623" st_id="178" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1398" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.18:1  %k_5_18 = add i7 %k_2, 19

]]></node>
<StgValue><ssdm name="k_5_18"/></StgValue>
</operation>

<operation id="1624" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1399" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge9.18:2  %k_5_18_cast = zext i7 %k_5_18 to i8

]]></node>
<StgValue><ssdm name="k_5_18_cast"/></StgValue>
</operation>

<operation id="1625" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1400" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge9.18:3  %tmp_14_18 = icmp ult i8 %k_5_18_cast, %mB_read

]]></node>
<StgValue><ssdm name="tmp_14_18"/></StgValue>
</operation>

<operation id="1626" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9.18:4  br i1 %tmp_14_18, label %_ifconv170, label %._crit_edge9.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="64" op_0_bw="4">
<![CDATA[
_ifconv170:0  %newIndex21 = zext i4 %indvars_iv1 to i64

]]></node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="1628" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv170:1  %A_cached_row_9_addr_3 = getelementptr [10 x i32]* %A_cached_row_9, i64 0, i64 %newIndex21

]]></node>
<StgValue><ssdm name="A_cached_row_9_addr_3"/></StgValue>
</operation>

<operation id="1629" st_id="178" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="32" op_0_bw="4">
<![CDATA[
_ifconv170:2  %A_cached_row_9_load_1 = load i32* %A_cached_row_9_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_9_load_1"/></StgValue>
</operation>

<operation id="1630" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv170:3  %sel_tmp60 = icmp eq i7 %k_5_18, 39

]]></node>
<StgValue><ssdm name="sel_tmp60"/></StgValue>
</operation>

<operation id="1631" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv170:4  %sel_tmp61 = icmp eq i7 %k_5_18, 59

]]></node>
<StgValue><ssdm name="sel_tmp61"/></StgValue>
</operation>

<operation id="1632" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1408" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv170:5  %sel_tmp62 = icmp eq i7 %k_5_18, -49

]]></node>
<StgValue><ssdm name="sel_tmp62"/></StgValue>
</operation>

<operation id="1633" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv170:6  %newSel76 = select i1 %sel_tmp62, i32 %B_cached_79_load, i32 %B_cached_59_load

]]></node>
<StgValue><ssdm name="newSel76"/></StgValue>
</operation>

<operation id="1634" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv170:7  %or_cond57 = or i1 %sel_tmp62, %sel_tmp61

]]></node>
<StgValue><ssdm name="or_cond57"/></StgValue>
</operation>

<operation id="1635" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv170:8  %newSel77 = select i1 %sel_tmp60, i32 %B_cached_39_load, i32 %B_cached_19_load

]]></node>
<StgValue><ssdm name="newSel77"/></StgValue>
</operation>

<operation id="1636" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv170:9  %or_cond58 = or i1 %sel_tmp60, %tmp_15

]]></node>
<StgValue><ssdm name="or_cond58"/></StgValue>
</operation>

<operation id="1637" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv170:10  %newSel78 = select i1 %or_cond57, i32 %newSel76, i32 %newSel77

]]></node>
<StgValue><ssdm name="newSel78"/></StgValue>
</operation>

<operation id="1638" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv170:11  %or_cond59 = or i1 %or_cond57, %or_cond58

]]></node>
<StgValue><ssdm name="or_cond59"/></StgValue>
</operation>

<operation id="1639" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1590">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv170:12  %newSel79 = select i1 %or_cond59, i32 %newSel78, i32 %B_cached_99_load

]]></node>
<StgValue><ssdm name="newSel79"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1640" st_id="179" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1405" bw="32" op_0_bw="4">
<![CDATA[
_ifconv170:2  %A_cached_row_9_load_1 = load i32* %A_cached_row_9_addr_3, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_9_load_1"/></StgValue>
</operation>

<operation id="1641" st_id="179" stage="6" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv170:13  %tmp_16_18 = mul nsw i32 %A_cached_row_9_load_1, %newSel79

]]></node>
<StgValue><ssdm name="tmp_16_18"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1642" st_id="180" stage="5" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv170:13  %tmp_16_18 = mul nsw i32 %A_cached_row_9_load_1, %newSel79

]]></node>
<StgValue><ssdm name="tmp_16_18"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1643" st_id="181" stage="4" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv170:13  %tmp_16_18 = mul nsw i32 %A_cached_row_9_load_1, %newSel79

]]></node>
<StgValue><ssdm name="tmp_16_18"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1644" st_id="182" stage="3" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv170:13  %tmp_16_18 = mul nsw i32 %A_cached_row_9_load_1, %newSel79

]]></node>
<StgValue><ssdm name="tmp_16_18"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1645" st_id="183" stage="2" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv170:13  %tmp_16_18 = mul nsw i32 %A_cached_row_9_load_1, %newSel79

]]></node>
<StgValue><ssdm name="tmp_16_18"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1646" st_id="184" stage="1" lat="6">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv170:13  %tmp_16_18 = mul nsw i32 %A_cached_row_9_load_1, %newSel79

]]></node>
<StgValue><ssdm name="tmp_16_18"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1647" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="64" op_0_bw="32">
<![CDATA[
_ifconv170:14  %tmp_17_18 = sext i32 %tmp_16_18 to i64

]]></node>
<StgValue><ssdm name="tmp_17_18"/></StgValue>
</operation>

<operation id="1648" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv170:15  %temp_2_18 = add nsw i64 %temp_1_17, %tmp_17_18

]]></node>
<StgValue><ssdm name="temp_2_18"/></StgValue>
</operation>

<operation id="1649" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1597">
<or_exp><and_exp><literal name="tmp_14_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="0" op_0_bw="0">
<![CDATA[
_ifconv170:16  br label %._crit_edge9.19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1650" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1421" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge9.19:0  %temp_1_18 = phi i64 [ %temp_2_18, %_ifconv170 ], [ %temp_1_17, %._crit_edge9.18 ]

]]></node>
<StgValue><ssdm name="temp_1_18"/></StgValue>
</operation>

<operation id="1651" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1422" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge9.19:1  %k_5_19 = add i7 %k_2, 20

]]></node>
<StgValue><ssdm name="k_5_19"/></StgValue>
</operation>

<operation id="1652" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1423" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge9.19:2  %indvars_iv_next1 = add i4 %indvars_iv3, 2

]]></node>
<StgValue><ssdm name="indvars_iv_next1"/></StgValue>
</operation>

<operation id="1653" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1424" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge9.19:3  %indvars_iv_next2 = add i4 %indvars_iv1, 2

]]></node>
<StgValue><ssdm name="indvars_iv_next2"/></StgValue>
</operation>

<operation id="1654" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1425" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.19:4  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
