Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Nov 12 18:13:04 2022
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file encoder_con_display_timing_summary_routed.rpt -pb encoder_con_display_timing_summary_routed.pb -rpx encoder_con_display_timing_summary_routed.rpx -warn_on_violation
| Design       : encoder_con_display
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            catodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.068ns  (logic 4.728ns (36.178%)  route 8.340ns (63.822%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.626     5.570    a_IBUF[9]
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  u_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.939     6.632    u_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.756 r  catodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.776     9.532    catodi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    13.068 r  catodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.068    catodi[1]
    R10                                                               r  catodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.799ns  (logic 4.728ns (36.938%)  route 8.071ns (63.062%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 f  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.885     5.829    a_IBUF[9]
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.124     5.953 r  catodi_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.678     6.631    catodi_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I1_O)        0.124     6.755 r  catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.509     9.263    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    12.799 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.799    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            u[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.730ns  (logic 4.725ns (37.118%)  route 8.005ns (62.882%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.480     5.424    a_IBUF[9]
    SLICE_X0Y36          LUT6 (Prop_lut6_I3_O)        0.124     5.548 r  u_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.855     6.402    u_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.526 r  u_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.671     9.197    u_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    12.730 r  u_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.730    u[2]
    J13                                                               r  u[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            catodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.698ns  (logic 4.729ns (37.239%)  route 7.970ns (62.761%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 f  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.491     5.435    a_IBUF[9]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     5.559 r  catodi_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.975     6.533    catodi_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I1_O)        0.124     6.657 r  catodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.504     9.162    catodi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    12.698 r  catodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.698    catodi[5]
    T11                                                               r  catodi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[8]
                            (input port)
  Destination:            catodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 4.739ns (37.594%)  route 7.868ns (62.406%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 f  a[8] (IN)
                         net (fo=0)                   0.000     0.000    a[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 f  a_IBUF[8]_inst/O
                         net (fo=12, routed)          4.415     5.367    a_IBUF[8]
    SLICE_X0Y34          LUT5 (Prop_lut5_I1_O)        0.124     5.491 r  catodi_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.674     6.166    catodi_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.290 r  catodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.778     9.068    catodi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    12.607 r  catodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.607    catodi[0]
    T10                                                               r  catodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            u[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.394ns  (logic 4.735ns (38.205%)  route 7.659ns (61.795%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.712     5.656    a_IBUF[9]
    SLICE_X1Y37          LUT6 (Prop_lut6_I2_O)        0.124     5.780 r  u_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.810     6.589    u_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.124     6.713 r  u_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.137     8.851    u_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    12.394 r  u_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.394    u[1]
    K15                                                               r  u[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            u[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.329ns  (logic 4.716ns (38.255%)  route 7.612ns (61.745%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.517     5.461    a_IBUF[9]
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.124     5.585 r  u_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.639     6.224    u_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.124     6.348 r  u_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.456     8.804    u_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    12.329 r  u_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.329    u[0]
    H17                                                               r  u[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.128ns  (logic 4.710ns (38.836%)  route 7.418ns (61.164%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 f  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 f  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.491     5.435    a_IBUF[9]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.124     5.559 r  catodi_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.961     6.520    catodi_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y33          LUT6 (Prop_lut6_I3_O)        0.124     6.644 r  catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.966     8.610    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    12.128 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.128    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.044ns  (logic 4.698ns (39.004%)  route 7.346ns (60.996%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.626     5.570    a_IBUF[9]
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  u_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.671     6.365    u_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y38          LUT6 (Prop_lut6_I2_O)        0.124     6.489 r  catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.050     8.539    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    12.044 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.044    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            u[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.991ns  (logic 4.718ns (39.349%)  route 7.273ns (60.651%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.944     0.944 r  a_IBUF[9]_inst/O
                         net (fo=12, routed)          4.626     5.570    a_IBUF[9]
    SLICE_X1Y37          LUT6 (Prop_lut6_I3_O)        0.124     5.694 r  u_OBUF[3]_inst_i_2/O
                         net (fo=6, routed)           0.980     6.674    u_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.798 r  u_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.668     8.465    u_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.991 r  u_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.991    u[3]
    N14                                                               r  u[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            u[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.510ns (65.740%)  route 0.787ns (34.260%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  a_IBUF[2]_inst/O
                         net (fo=11, routed)          0.455     0.692    a_IBUF[2]
    SLICE_X0Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.737 r  u_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     1.070    u_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.227     2.297 r  u_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.297    u[3]
    N14                                                               r  u[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            catodi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.522ns (62.755%)  route 0.903ns (37.245%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  a_IBUF[2]_inst/O
                         net (fo=11, routed)          0.546     0.784    a_IBUF[2]
    SLICE_X0Y37          LUT6 (Prop_lut6_I3_O)        0.045     0.829 r  catodi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.186    catodi_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.239     2.426 r  catodi_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.426    catodi[6]
    L18                                                               r  catodi[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            catodi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.490ns (59.036%)  route 1.034ns (40.964%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  a_IBUF[2]_inst/O
                         net (fo=11, routed)          0.537     0.775    a_IBUF[2]
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.045     0.820 r  catodi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.497     1.317    catodi_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.207     2.523 r  catodi_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.523    catodi[2]
    K16                                                               r  catodi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            catodi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.506ns (59.063%)  route 1.044ns (40.937%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  a_IBUF[4]_inst/O
                         net (fo=11, routed)          0.569     0.811    a_IBUF[4]
    SLICE_X0Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.856 r  catodi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.474     1.331    catodi_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.219     2.549 r  catodi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.549    catodi[4]
    P15                                                               r  catodi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            catodi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.519ns (59.582%)  route 1.031ns (40.418%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  a_IBUF[2]_inst/O
                         net (fo=11, routed)          0.347     0.585    a_IBUF[2]
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.045     0.630 r  catodi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.684     1.314    catodi_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.236     2.550 r  catodi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.550    catodi[3]
    K13                                                               r  catodi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            u[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.541ns (58.377%)  route 1.099ns (41.623%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  a_IBUF[1]_inst/O
                         net (fo=11, routed)          0.552     0.804    a_IBUF[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I1_O)        0.045     0.849 r  u_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.546     1.396    u_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.244     2.639 r  u_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.639    u[1]
    K15                                                               r  u[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            u[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.757ns  (logic 1.508ns (54.707%)  route 1.249ns (45.293%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  a_IBUF[2]_inst/O
                         net (fo=11, routed)          0.573     0.811    a_IBUF[2]
    SLICE_X0Y38          LUT6 (Prop_lut6_I2_O)        0.045     0.856 r  u_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.675     1.531    u_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.225     2.757 r  u_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.757    u[0]
    H17                                                               r  u[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            catodi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.523ns (54.637%)  route 1.265ns (45.363%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  a_IBUF[2]_inst/O
                         net (fo=11, routed)          0.455     0.693    a_IBUF[2]
    SLICE_X0Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.738 r  catodi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.810     1.548    catodi_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.240     2.788 r  catodi_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.788    catodi[0]
    T10                                                               r  catodi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            catodi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.519ns (54.421%)  route 1.273ns (45.579%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  a_IBUF[2]_inst/O
                         net (fo=11, routed)          0.454     0.692    a_IBUF[2]
    SLICE_X0Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.737 r  catodi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.819     1.556    catodi_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.236     2.792 r  catodi_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.792    catodi[1]
    R10                                                               r  catodi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            catodi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.818ns  (logic 1.524ns (54.092%)  route 1.294ns (45.908%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  a_IBUF[4]_inst/O
                         net (fo=11, routed)          0.604     0.846    a_IBUF[4]
    SLICE_X0Y33          LUT6 (Prop_lut6_I0_O)        0.045     0.891 r  catodi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.689     1.581    catodi_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.237     2.818 r  catodi_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.818    catodi[5]
    T11                                                               r  catodi[5] (OUT)
  -------------------------------------------------------------------    -------------------





