$date
	Mon May 31 20:32:24 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_opt_check4 $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#10000
0!
1"
#20000
1!
0"
#30000
0!
1"
#40000
1!
0"
#50000
0!
1"
#55000
1#
#60000
1!
0"
#70000
0!
1"
#75000
1!
1$
#80000
0!
0"
#90000
1!
1"
#100000
0!
0"
#110000
1!
1"
0#
#120000
0!
0"
#130000
1!
1"
#140000
0!
0"
#150000
0!
1"
0$
#160000
1!
0"
#165000
1#
#170000
0!
1"
#180000
1!
0"
#190000
0!
1"
#200000
1!
0"
#210000
0!
1"
#220000
1!
0"
0#
#225000
0!
1$
#230000
1!
1"
#240000
0!
0"
#250000
1!
1"
#260000
0!
0"
#270000
1!
1"
#275000
1#
#280000
0!
0"
#290000
1!
1"
#300000
0"
0$
