From a5b9287d3e91cb211582b890638ebc6652070922 Mon Sep 17 00:00:00 2001
From: Lily Zhang <r58066@freescale.com>
Date: Mon, 19 Jan 2009 20:58:19 +0800
Subject: [PATCH] ENGR00105435-1 Enlarge MX51 DMA Zone size to 64M

Enlarge MX51 DMA Zone size to 64M

Signed-off-by: Lily Zhang <r58066@freescale.com>
---
 arch/arm/configs/imx51_3stack_defconfig |    7 ++++---
 include/asm-arm/arch-mxc/mx51.h         |    6 +++---
 2 files changed, 7 insertions(+), 6 deletions(-)

diff --git a/arch/arm/configs/imx51_3stack_defconfig b/arch/arm/configs/imx51_3stack_defconfig
index d380e16..870e8f8 100644
--- a/arch/arm/configs/imx51_3stack_defconfig
+++ b/arch/arm/configs/imx51_3stack_defconfig
@@ -1,7 +1,7 @@
 #
 # Automatically generated make config: don't edit
 # Linux kernel version: 2.6.26
-# Tue Dec 30 11:34:33 2008
+# Mon Jan 19 20:27:43 2009
 #
 CONFIG_ARM=y
 CONFIG_SYS_SUPPORTS_APM_EMULATION=y
@@ -198,7 +198,7 @@ CONFIG_ARCH_MXC_HAS_NFC_V3_2=y
 # Device options
 #
 CONFIG_MXC_TZIC=y
-CONFIG_DMA_ZONE_SIZE=32
+CONFIG_DMA_ZONE_SIZE=64
 CONFIG_UTMI_MXC=y
 
 #
@@ -1160,6 +1160,7 @@ CONFIG_SND_MXC_SOC_IRAM=y
 # CONFIG_SND_SOC_IMX_3STACK_WM8580 is not set
 CONFIG_SND_SOC_IMX_3STACK_WM8903=y
 CONFIG_SND_SOC_IMX_3STACK_SGTL5000=y
+# CONFIG_SND_SOC_IMX_3STACK_BLUETOOTH is not set
 
 #
 # ALSA SoC audio for Freescale SOCs
@@ -1447,7 +1448,6 @@ CONFIG_MXC_PMIC=y
 # CONFIG_MXC_PMIC_MC13783 is not set
 CONFIG_MXC_PMIC_MC13892=y
 # CONFIG_MXC_PMIC_MC34704 is not set
-# CONFIG_MXC_PMIC_MC9SDZ60 is not set
 # CONFIG_MXC_PMIC_CHARDEV is not set
 
 #
@@ -1459,6 +1459,7 @@ CONFIG_MXC_MC13892_LIGHT=y
 CONFIG_MXC_MC13892_BATTERY=y
 CONFIG_MXC_MC13892_CONNECTIVITY=y
 CONFIG_MXC_MC13892_POWER=y
+# CONFIG_MXC_PMIC_MC9SDZ60 is not set
 
 #
 # Advanced Power Management devices
diff --git a/include/asm-arm/arch-mxc/mx51.h b/include/asm-arm/arch-mxc/mx51.h
index a57000c..528911e 100644
--- a/include/asm-arm/arch-mxc/mx51.h
+++ b/include/asm-arm/arch-mxc/mx51.h
@@ -138,7 +138,7 @@
  * SPBA global module enabled #0
  */
 #define SPBA0_BASE_ADDR 	0x70000000
-#define SPBA0_BASE_ADDR_VIRT	0xFC100000
+#define SPBA0_BASE_ADDR_VIRT	0xFB100000
 #define SPBA0_SIZE		SZ_1M
 
 #define MMC_SDHC1_BASE_ADDR	(SPBA0_BASE_ADDR + 0x00004000)
@@ -174,7 +174,7 @@
  * AIPS 1
  */
 #define AIPS1_BASE_ADDR 	0x73F00000
-#define AIPS1_BASE_ADDR_VIRT	0xFC000000
+#define AIPS1_BASE_ADDR_VIRT	0xFB000000
 #define AIPS1_SIZE		SZ_1M
 
 #define OTG_BASE_ADDR	(AIPS1_BASE_ADDR + 0x00080000)
@@ -233,7 +233,7 @@
  * AIPS 2
  */
 #define AIPS2_BASE_ADDR	0x83F00000
-#define AIPS2_BASE_ADDR_VIRT	0xFC200000
+#define AIPS2_BASE_ADDR_VIRT	0xFB200000
 #define AIPS2_SIZE		SZ_1M
 
 #define PLL1_BASE_ADDR		(AIPS2_BASE_ADDR + 0x00080000)
-- 
1.5.4.4

