// Seed: 274167109
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri id_5,
    input wand id_6
    , id_10,
    input supply0 id_7,
    output supply1 id_8
);
  tri id_11 = 1;
  xor (id_8, id_6, id_11, id_7, id_1, id_10, id_2, id_3, id_5);
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
