set ::env(PROJECT_NAME) fade_ether_protocol_AFCK
set ::env(DESIGN_TOP) AFCK_fade_top_8ch
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/Cores/Communication_Controller/fade_ether_protocol/trunk/stable_jumbo_frames_version/fpga/src/AFCK
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/Communication_Controller/fade_ether_protocol/trunk/stable_jumbo_frames_version/fpga/src/AFCK/AFCK_fade_top_8ch.vhd
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) controller

