Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Lenovo/Desktop/git/proyecto1/tb_mips_isim_beh.exe -prj C:/Users/Lenovo/Desktop/git/proyecto1/tb_mips_beh.prj work.tb_mips 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/sl2.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/signext.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/regfile.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/mux2.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/MainDecoder.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/flopr.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/AluDec.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/alu.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/adder.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/dp.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/Controller.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/proyecto1.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/git/proyecto1/tb_mips.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling architecture behave of entity maindec [maindec_default]
Compiling architecture behave of entity aludec [aludec_default]
Compiling architecture struct of entity controller [controller_default]
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity flopr [\flopr(32)\]
Compiling architecture behave of entity adder [adder_default]
Compiling architecture behave of entity sl2 [sl2_default]
Compiling architecture behave of entity mux2 [\mux2(32)\]
Compiling architecture behave of entity regfile [regfile_default]
Compiling architecture behave of entity mux2 [\mux2(5)\]
Compiling architecture behave of entity signext [signext_default]
Compiling architecture bhv of entity alu [alu_default]
Compiling architecture struct of entity datapath [datapath_default]
Compiling architecture struct of entity mips [mips_default]
Compiling architecture behavior of entity tb_mips
Time Resolution for simulation is 1ps.
Waiting for 10 sub-compilation(s) to finish...
Compiled 31 VHDL Units
Built simulation executable C:/Users/Lenovo/Desktop/git/proyecto1/tb_mips_isim_beh.exe
Fuse Memory Usage: 33636 KB
Fuse CPU Usage: 1311 ms
