

================================================================
== Vivado HLS Report for 'bubbleSort'
================================================================
* Date:           Fri Jul 09 11:21:41 2021

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        bubbleSort
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    1|  131075|    2|  131076|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |             |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- Loop 1     |  512|  131072|  2 ~ 512 |          -|          -|      256|    no    |
        | + Loop 1.1  |    0|     510|         2|          -|          -| 0 ~ 255 |    no    |
        +-------------+-----+--------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!icmp)
	6  / (icmp)
2 --> 
	3  / (!flagFill_load & !tmp_3)
	5  / (flagFill_load) | (tmp_3)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
* FSM state operations: 

 <State 1>: 2.85ns
ST_1: stg_7 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %dataIn) nounwind, !map !0

ST_1: stg_8 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %posOutData) nounwind, !map !6

ST_1: stg_9 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !10

ST_1: stg_10 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @bubbleSort_str) nounwind

ST_1: posOutData_read [1/1] 0.00ns
:4  %posOutData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %posOutData) nounwind

ST_1: dataIn_read [1/1] 0.00ns
:5  %dataIn_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %dataIn) nounwind

ST_1: count_load [1/1] 0.00ns
:6  %count_load = load i32* @count, align 4

ST_1: tmp [1/1] 0.00ns
:7  %tmp = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %count_load, i32 8, i32 31)

ST_1: icmp [1/1] 2.85ns
:8  %icmp = icmp slt i24 %tmp, 1

ST_1: stg_16 [1/1] 0.00ns
:9  br i1 %icmp, label %1, label %2

ST_1: flagFill_load [1/1] 0.00ns
:0  %flagFill_load = load i1* @flagFill, align 1

ST_1: stg_18 [1/1] 1.57ns
:1  br i1 %flagFill_load, label %._crit_edge, label %.preheader

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = sext i32 %count_load to i64

ST_1: A_addr [1/1] 0.00ns
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_1

ST_1: stg_21 [1/1] 2.71ns
:2  store i16 %dataIn_read, i16* %A_addr, align 2

ST_1: tmp_2 [1/1] 2.39ns
:3  %tmp_2 = add nsw i32 %count_load, 1

ST_1: stg_23 [1/1] 0.00ns
:4  store i32 %tmp_2, i32* @count, align 4

ST_1: stg_24 [1/1] 1.57ns
:5  br label %6


 <State 2>: 4.08ns
ST_2: indvars_iv_i [1/1] 0.00ns
.preheader:0  %indvars_iv_i = phi i9 [ %i, %5 ], [ 255, %2 ]

ST_2: tmp_3 [1/1] 0.00ns
.preheader:1  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %indvars_iv_i, i32 8)

ST_2: empty [1/1] 0.00ns
.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

ST_2: stg_28 [1/1] 1.57ns
.preheader:3  br i1 %tmp_3, label %bubbleAlgorithm.exit, label %.preheader.i

ST_2: stg_29 [1/1] 0.00ns
bubbleAlgorithm.exit:0  store i1 true, i1* @flagFill, align 1

ST_2: stg_30 [1/1] 0.00ns
bubbleAlgorithm.exit:1  br label %._crit_edge

ST_2: mem_index_gep4_cast [1/1] 0.00ns
._crit_edge:0  %mem_index_gep4_cast = sext i8 %posOutData_read to i11

ST_2: adjSize [1/1] 0.00ns
._crit_edge:1  %adjSize = zext i11 %mem_index_gep4_cast to i64

ST_2: tmp_4 [1/1] 0.00ns
._crit_edge:2  %tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %posOutData_read, i32 7)

ST_2: gepindex2 [1/1] 1.37ns
._crit_edge:3  %gepindex2 = select i1 %tmp_4, i64 255, i64 %adjSize

ST_2: A_addr_3 [1/1] 0.00ns
._crit_edge:4  %A_addr_3 = getelementptr [256 x i16]* @A, i64 0, i64 %gepindex2

ST_2: A_load [2/2] 2.71ns
._crit_edge:5  %A_load = load i16* %A_addr_3, align 2


 <State 3>: 4.38ns
ST_3: j_i [1/1] 0.00ns
.preheader.i:0  %j_i = phi i8 [ %j, %._crit_edge.i ], [ 0, %.preheader ]

ST_3: j_i_cast [1/1] 0.00ns
.preheader.i:1  %j_i_cast = zext i8 %j_i to i9

ST_3: exitcond_i [1/1] 2.51ns
.preheader.i:2  %exitcond_i = icmp eq i9 %j_i_cast, %indvars_iv_i

ST_3: empty_4 [1/1] 0.00ns
.preheader.i:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0) nounwind

ST_3: j [1/1] 1.67ns
.preheader.i:4  %j = add i8 %j_i, 1

ST_3: stg_42 [1/1] 0.00ns
.preheader.i:5  br i1 %exitcond_i, label %5, label %3

ST_3: tmp_5_i [1/1] 0.00ns
:0  %tmp_5_i = zext i8 %j_i to i64

ST_3: A_addr_1 [1/1] 0.00ns
:1  %A_addr_1 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_5_i

ST_3: temp [2/2] 2.71ns
:2  %temp = load i16* %A_addr_1, align 2

ST_3: tmp_8_i [1/1] 0.00ns
:3  %tmp_8_i = zext i8 %j to i64

ST_3: A_addr_2 [1/1] 0.00ns
:4  %A_addr_2 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_8_i

ST_3: A_load_1 [2/2] 2.71ns
:5  %A_load_1 = load i16* %A_addr_2, align 2

ST_3: i [1/1] 1.79ns
:0  %i = add i9 %indvars_iv_i, -1

ST_3: stg_50 [1/1] 0.00ns
:1  br label %.preheader


 <State 4>: 5.48ns
ST_4: temp [1/2] 2.71ns
:2  %temp = load i16* %A_addr_1, align 2

ST_4: A_load_1 [1/2] 2.71ns
:5  %A_load_1 = load i16* %A_addr_2, align 2

ST_4: tmp_9_i [1/1] 2.77ns
:6  %tmp_9_i = icmp sgt i16 %temp, %A_load_1

ST_4: stg_54 [1/1] 0.00ns
:7  br i1 %tmp_9_i, label %4, label %._crit_edge.i

ST_4: stg_55 [1/1] 2.71ns
:0  store i16 %A_load_1, i16* %A_addr_1, align 2

ST_4: stg_56 [1/1] 2.71ns
:1  store i16 %temp, i16* %A_addr_2, align 2

ST_4: stg_57 [1/1] 0.00ns
:2  br label %._crit_edge.i

ST_4: stg_58 [1/1] 0.00ns
._crit_edge.i:0  br label %.preheader.i


 <State 5>: 4.28ns
ST_5: A_load [1/2] 2.71ns
._crit_edge:5  %A_load = load i16* %A_addr_3, align 2

ST_5: stg_60 [1/1] 1.57ns
._crit_edge:6  br label %6


 <State 6>: 0.00ns
ST_6: p_0 [1/1] 0.00ns
:0  %p_0 = phi i16 [ 0, %1 ], [ %A_load, %._crit_edge ]

ST_6: stg_62 [1/1] 0.00ns
:1  ret i16 %p_0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
