#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 18 11:33:10 2025
# Process ID: 17604
# Current directory: C:/Users/ZLL/Desktop/fpga-24su/multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12928 C:\Users\ZLL\Desktop\fpga-24su\multiplier\multiplier.xpr
# Log file: C:/Users/ZLL/Desktop/fpga-24su/multiplier/vivado.log
# Journal file: C:/Users/ZLL/Desktop/fpga-24su/multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZLL/Desktop/fpga-24su/multiplier/multiplier.xpr
update_compile_order -fileset sources_1
launch_simulation
source multiplier_tb.tcl
close_sim
launch_simulation
source multiplier_tb.tcl
close_sim
close_project
create_project divider C:/Users/ZLL/Desktop/fpga-24su/divider -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name div_gen_0 -dir c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip
set_property -dict [list CONFIG.divisor_width {8} CONFIG.remainder_type {Remainder} CONFIG.fractional_width {8} CONFIG.latency {20}] [get_ips div_gen_0]
generate_target {instantiation_template} [get_files c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
launch_runs -jobs 16 div_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files -ipstatic_source_dir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/modelsim} {questa=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/questa} {riviera=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/riviera} {activehdl=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v w ]
add_files -fileset sim_1 C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sim_1/new/tb_divider.v
launch_simulation
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
run 20 ms
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
relaunch_sim
close_sim
launch_simulation
source divider_tb.tcl
run 20 ms
relaunch_sim
run 20 us
run all
relaunch_sim
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
close_project
open_project C:/Users/ZLL/Desktop/fpga-24su/divider/divider.xpr
update_compile_order -fileset sources_1
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
relaunch_sim
set_property -dict [list CONFIG.operand_sign {Unsigned} CONFIG.latency {18}] [get_ips div_gen_0]
close_sim
generate_target all [get_files  C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci]
catch { config_ip_cache -export [get_ips -all div_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -no_script -sync -force -quiet
reset_run div_gen_0_synth_1
launch_runs -jobs 16 div_gen_0_synth_1
export_simulation -of_objects [get_files C:/Users/ZLL/Desktop/fpga-24su/divider/divider.srcs/sources_1/ip/div_gen_0/div_gen_0.xci] -directory C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files -ipstatic_source_dir C:/Users/ZLL/Desktop/fpga-24su/divider/divider.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/modelsim} {questa=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/questa} {riviera=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/riviera} {activehdl=C:/Users/ZLL/Desktop/fpga-24su/divider/divider.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
close_sim
launch_simulation
source divider_tb.tcl
relaunch_sim
close_sim
