{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1398173678193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1398173678193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 15:34:37 2014 " "Processing started: Tue Apr 22 15:34:37 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1398173678193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1398173678193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1398173678193 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1398173678259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1398173678421 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398173678458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1398173678458 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1398173678788 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1398173678788 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1398173678788 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1398173678788 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1398173678799 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1398173678861 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1398173678876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.016 " "Worst-case setup slack is 1.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.016         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.016         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.802         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    3.802         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.887         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    3.887         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.952         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    7.952         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.004         0.000 inst85  " "   22.004         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.018         0.000 inst63  " "   22.018         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173678939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst63  " "    0.744         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "    0.744         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173678953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.509 " "Worst-case recovery slack is 0.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.509         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.430         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    5.430         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.568         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    7.568         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.613         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    8.613         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.072         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   10.072         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.476         0.000 inst85  " "   10.476         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.814         0.000 inst63  " "   22.814         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173678968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.800 " "Worst-case removal slack is 0.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.800         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.830         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    0.906         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    1.416         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.518         0.000 inst63  " "    1.518         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.912         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.912         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.198         0.000 inst85  " "   14.198         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173678977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173678977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.305         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.092         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   11.092         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.680         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst63  " "   11.680         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "   11.680         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   24.180         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   48.769         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173679011 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1398173679090 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.016 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.016" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.016  " "Path #1: Setup slack is 1.016 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[3\] " "From Node    : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.652      2.527  F        clock network delay " "     5.652      2.527  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.779      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\] " "     5.779      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.779      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout " "     5.779      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.139      0.360 RR    IC  inst68\|_~0\|dataa " "     6.139      0.360 RR    IC  inst68\|_~0\|dataa" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.629      0.490 RF  CELL  inst68\|_~0\|combout " "     6.629      0.490 RF  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.361      0.732 FF    IC  inst68\|QB\[1\]~0\|dataf " "     7.361      0.732 FF    IC  inst68\|QB\[1\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.432      0.071 FR  CELL  inst68\|QB\[1\]~0\|combout " "     7.432      0.071 FR  CELL  inst68\|QB\[1\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.432      0.000 RR    IC  inst68\|L0_OUT\|datain " "     7.432      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.639      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     7.639      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.776      2.526  R        clock network delay " "     8.776      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.655     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT " "     8.655     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.639 " "Data Arrival Time  :     7.639" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.655 " "Data Required Time :     8.655" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.016  " "Slack              :     1.016 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679092 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.802 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.802" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679094 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679094 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.802  " "Path #1: Setup slack is 3.802 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.276      2.526  R        clock network delay " "    46.276      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.403      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "    46.403      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.403      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    46.403      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.923      1.520 RR    IC  inst74\|MODULE_SM~5\|dataf " "    47.923      1.520 RR    IC  inst74\|MODULE_SM~5\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.994      0.071 RR  CELL  inst74\|MODULE_SM~5\|combout " "    47.994      0.071 RR  CELL  inst74\|MODULE_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.301      0.307 RR    IC  inst74\|QB\[1\]~1\|dataf " "    48.301      0.307 RR    IC  inst74\|QB\[1\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.372      0.071 RR  CELL  inst74\|QB\[1\]~1\|combout " "    48.372      0.071 RR  CELL  inst74\|QB\[1\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.372      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "    48.372      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.579      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    48.579      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.502      2.502  R        clock network delay " "    52.502      2.502  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.381     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    52.381     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    48.579 " "Data Arrival Time  :    48.579" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.381 " "Data Required Time :    52.381" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.802  " "Slack              :     3.802 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679095 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.887 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.887" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.887  " "Path #1: Setup slack is 3.887 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG " "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.776      2.526  R        clock network delay " "     8.776      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.903      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     8.903      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.903      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     8.903      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.726      1.823 RR    IC  inst13\|L0_FLAG~0\|dataf " "    10.726      1.823 RR    IC  inst13\|L0_FLAG~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.797      0.071 RR  CELL  inst13\|L0_FLAG~0\|combout " "    10.797      0.071 RR  CELL  inst13\|L0_FLAG~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.797      0.000 RR    IC  inst13\|L0_FLAG\|datain " "    10.797      0.000 RR    IC  inst13\|L0_FLAG\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.004      0.207 RR  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG " "    11.004      0.207 RR  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.012      2.512  F        clock network delay " "    15.012      2.512  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.891     -0.121     uTsu  TTC_COMMUNICATION:inst13\|L0_FLAG " "    14.891     -0.121     uTsu  TTC_COMMUNICATION:inst13\|L0_FLAG" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.004 " "Data Arrival Time  :    11.004" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.891 " "Data Required Time :    14.891" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.887  " "Slack              :     3.887 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679103 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.952 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 7.952" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679106 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679106 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679106 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 7.952  " "Path #1: Setup slack is 7.952 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "From Node    : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR1 " "To Node      : ddlctrlr:inst\|DATA_WR1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.388      4.888  F        clock network delay " "    92.388      4.888  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.515      0.127     uTco  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    92.515      0.127     uTco  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.515      0.000 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    92.515      0.000 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.645      1.130 RR    IC  inst\|DATA_WR1~0\|dataf " "    93.645      1.130 RR    IC  inst\|DATA_WR1~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.716      0.071 RR  CELL  inst\|DATA_WR1~0\|combout " "    93.716      0.071 RR  CELL  inst\|DATA_WR1~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.024      0.308 RR    IC  inst\|DATA_WR1\|adatasdata " "    94.024      0.308 RR    IC  inst\|DATA_WR1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.438      0.414 RR  CELL  ddlctrlr:inst\|DATA_WR1 " "    94.438      0.414 RR  CELL  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.511      2.511  R        clock network delay " "   102.511      2.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.390     -0.121     uTsu  ddlctrlr:inst\|DATA_WR1 " "   102.390     -0.121     uTsu  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.438 " "Data Arrival Time  :    94.438" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.390 " "Data Required Time :   102.390" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.952  " "Slack              :     7.952 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679107 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.004 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.004" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679108 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679108 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679108 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679108 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.004  " "Path #1: Setup slack is 22.004 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.820      3.320  F        clock network delay " "    15.820      3.320  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.947      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.947      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.947      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    15.947      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.947      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    15.947      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.561      0.614 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "    16.561      0.614 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.561      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "    16.561      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.608      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "    16.608      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.608      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "    16.608      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.655      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "    16.655      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.655      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "    16.655      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.702      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "    16.702      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.702      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "    16.702      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.749      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "    16.749      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.749      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "    16.749      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.796      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "    16.796      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.796      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "    16.796      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.843      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "    16.843      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.843      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "    16.843      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.009      0.166 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "    17.009      0.166 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.009      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "    17.009      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.056      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "    17.056      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.056      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "    17.056      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.103      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "    17.103      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.103      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "    17.103      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.150      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "    17.150      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.150      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "    17.150      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.197      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "    17.197      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.197      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "    17.197      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.244      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "    17.244      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.244      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "    17.244      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.291      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "    17.291      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.291      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "    17.291      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.338      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "    17.338      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.338      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "    17.338      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.563      0.225 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "    17.563      0.225 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.563      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "    17.563      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.610      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "    17.610      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.610      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "    17.610      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.657      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "    17.657      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.657      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "    17.657      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.704      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "    17.704      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.704      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "    17.704      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.751      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "    17.751      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.751      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "    17.751      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.798      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "    17.798      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.798      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "    17.798      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.845      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "    17.845      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.845      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "    17.845      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.892      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "    17.892      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.892      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "    17.892      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.058      0.166 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "    18.058      0.166 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.058      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "    18.058      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.105      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "    18.105      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.105      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "    18.105      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.152      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "    18.152      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.152      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "    18.152      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.199      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "    18.199      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.199      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "    18.199      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.246      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "    18.246      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.246      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "    18.246      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.293      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "    18.293      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.293      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "    18.293      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.340      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "    18.340      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.340      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "    18.340      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.387      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "    18.387      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.387      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "    18.387      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.555      0.168 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "    18.555      0.168 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.555      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    18.555      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.686      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    18.686      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.811      3.311  F        clock network delay " "    40.811      3.311  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.690     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    40.690     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.686 " "Data Arrival Time  :    18.686" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.690 " "Data Required Time :    40.690" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.004  " "Slack              :    22.004 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679110 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.018 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.018" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679115 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679115 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.018  " "Path #1: Setup slack is 22.018 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.222      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.222      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.222      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     3.222      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.222      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     3.222      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.614 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "     3.836      0.614 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "     3.836      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.883      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "     3.883      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.883      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "     3.883      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.930      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "     3.930      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.930      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "     3.930      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.977      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "     3.977      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.977      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "     3.977      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.024      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "     4.024      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.024      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "     4.024      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.071      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "     4.071      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.071      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "     4.071      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "     4.118      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.118      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "     4.118      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.284      0.166 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "     4.284      0.166 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.284      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "     4.284      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.331      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "     4.331      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.331      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "     4.331      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.378      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "     4.378      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.378      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "     4.378      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.425      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "     4.425      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.425      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "     4.425      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "     4.472      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.472      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "     4.472      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.519      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "     4.519      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.519      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "     4.519      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "     4.566      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "     4.566      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.613      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "     4.613      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.613      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "     4.613      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.838      0.225 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "     4.838      0.225 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.838      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "     4.838      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "     4.885      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "     4.885      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.932      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "     4.932      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.932      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "     4.932      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.979      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "     4.979      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.979      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "     4.979      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.026      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "     5.026      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.026      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "     5.026      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.073      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "     5.073      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.073      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "     5.073      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.120      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "     5.120      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.120      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "     5.120      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.167      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "     5.167      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.167      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "     5.167      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.333      0.166 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "     5.333      0.166 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.333      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "     5.333      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.380      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "     5.380      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.380      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "     5.380      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.427      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "     5.427      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.427      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "     5.427      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.474      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "     5.474      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.474      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "     5.474      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.521      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "     5.521      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.521      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "     5.521      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.568      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "     5.568      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.568      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "     5.568      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.615      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "     5.615      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.615      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "     5.615      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.662      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "     5.662      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.662      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "     5.662      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.830      0.168 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "     5.830      0.168 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.830      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     5.830      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.961      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     5.961      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.100      3.100  R        clock network delay " "    28.100      3.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.979     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    27.979     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.961 " "Data Arrival Time  :     5.961" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.979 " "Data Required Time :    27.979" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.018  " "Slack              :    22.018 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679117 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679127 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "From Node    : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.388      4.888  F        clock network delay " "    17.388      4.888  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.515      0.127     uTco  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "    17.515      0.127     uTco  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.515      0.000 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout " "    17.515      0.000 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.515      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~5\|datae " "    17.515      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~5\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|_~5 } "NODE_NAME" } } { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.838      0.323 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~5\|combout " "    17.838      0.323 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|_~5 } "NODE_NAME" } } { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.838      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|datain " "    17.838      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.045      0.207 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "    18.045      0.207 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.388      4.888  F        clock network delay " "    17.388      4.888  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.588      0.200      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "    17.588      0.200      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.045 " "Data Arrival Time  :    18.045" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.588 " "Data Required Time :    17.588" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679129 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679129 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      2.513  R        clock network delay " "     2.513      2.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.640      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.000 RR  CELL  inst7\|IDLE\|regout " "     2.640      0.000 RR  CELL  inst7\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.000 RR    IC  inst7\|QB\[0\]~1\|datae " "     2.640      0.000 RR    IC  inst7\|QB\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.963      0.323 RR  CELL  inst7\|QB\[0\]~1\|combout " "     2.963      0.323 RR  CELL  inst7\|QB\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.963      0.000 RR    IC  inst7\|IDLE\|datain " "     2.963      0.000 RR    IC  inst7\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.170      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     3.170      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      2.513  R        clock network delay " "     2.513      2.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.713      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.713      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.170 " "Data Arrival Time  :     3.170" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.713 " "Data Required Time :     2.713" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679130 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679134 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679134 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679134 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "From Node    : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.097      5.097  F        clock network delay " "    55.097      5.097  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.224      0.127     uTco  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "    55.224      0.127     uTco  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.224      0.000 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout " "    55.224      0.000 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.224      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~5\|datae " "    55.224      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~5\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|_~5 } "NODE_NAME" } } { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.547      0.323 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~5\|combout " "    55.547      0.323 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|_~5 } "NODE_NAME" } } { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.547      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|datain " "    55.547      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|full_dff\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.754      0.207 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "    55.754      0.207 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.097      5.097  F        clock network delay " "    55.097      5.097  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    55.297      0.200      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff " "    55.297      0.200      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|full_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|full_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 48 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    55.754 " "Data Arrival Time  :    55.754" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    55.297 " "Data Required Time :    55.297" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679135 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679136 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679136 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.526      2.526  R        clock network delay " "     2.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     2.653      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     2.653      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 RR    IC  inst68\|QB\[1\]~0\|datae " "     2.653      0.000 RR    IC  inst68\|QB\[1\]~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.976      0.323 RR  CELL  inst68\|QB\[1\]~0\|combout " "     2.976      0.323 RR  CELL  inst68\|QB\[1\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.976      0.000 RR    IC  inst68\|L0_OUT\|datain " "     2.976      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.183      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     3.183      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.526      2.526  R        clock network delay " "     2.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.726      0.200      uTh  L0_DELAY:inst68\|L0_OUT " "     2.726      0.200      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.183 " "Data Arrival Time  :     3.183" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.726 " "Data Required Time :     2.726" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679137 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.222      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.222      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.222      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     3.222      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.222      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     3.222      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.908      0.686 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "     3.908      0.686 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.908      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     3.908      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.039      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.039      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.295      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.039 " "Data Arrival Time  :     4.039" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.295 " "Data Required Time :     3.295" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.820      3.320  F        clock network delay " "    15.820      3.320  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.947      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.947      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.947      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    15.947      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.947      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    15.947      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.633      0.686 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "    16.633      0.686 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.633      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    16.633      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.764      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.764      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.820      3.320  F        clock network delay " "    15.820      3.320  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.020      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.020      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.764 " "Data Arrival Time  :    16.764" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.020 " "Data Required Time :    16.020" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679140 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.509 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.509" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.509  " "Path #1: Recovery slack is 0.509 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|IDLE " "From Node    : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.526      2.526  R        clock network delay " "     2.526      2.526  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.127     uTco  L0_DELAY:inst68\|IDLE " "     2.653      0.127     uTco  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 FF  CELL  inst68\|IDLE\|regout " "     2.653      0.000 FF  CELL  inst68\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.508      0.855 FF    IC  inst68\|COUNTER\[4\]~1\|datab " "     3.508      0.855 FF    IC  inst68\|COUNTER\[4\]~1\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.972      0.464 FR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     3.972      0.464 FR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.267      0.295 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     4.267      0.295 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.022      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.022      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.652      2.527  F        clock network delay " "     5.652      2.527  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.531     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     5.531     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.022 " "Data Arrival Time  :     5.022" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.531 " "Data Required Time :     5.531" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.509  " "Slack              :     0.509 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679143 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.430 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.430" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679147 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679147 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.430  " "Path #1: Recovery slack is 5.430 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_10 " "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      2.513  R        clock network delay " "     2.513      2.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     2.640      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     2.640      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.830      1.190 RR    IC  inst64\|datad " "     3.830      1.190 RR    IC  inst64\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.132      0.302 RR  CELL  inst64\|combout " "     4.132      0.302 RR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.825      3.693 RR    IC  inst64~clkctrl\|inclk\[0\] " "     7.825      3.693 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.825      0.000 RR  CELL  inst64~clkctrl\|outclk " "     7.825      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.715      0.890 RR    IC  inst\|ZERO_SUPP_ON_10\|aclr " "     8.715      0.890 RR    IC  inst\|ZERO_SUPP_ON_10\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_10 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.470      0.755 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_10 " "     9.470      0.755 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_10" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_10 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.021      2.521  F        clock network delay " "    15.021      2.521  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.900     -0.121     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_10 " "    14.900     -0.121     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_10" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_10 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.470 " "Data Arrival Time  :     9.470" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.900 " "Data Required Time :    14.900" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.430  " "Slack              :     5.430 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.568 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.568" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679150 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.568  " "Path #1: Recovery slack is 7.568 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR2 " "To Node      : ddlctrlr:inst\|DATA_WR2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000  F        clock network delay " "    87.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000 FF  CELL  inst85\|regout " "    87.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.188      1.688 FF    IC  inst64\|datac " "    89.188      1.688 FF    IC  inst64\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.494      0.306 FR  CELL  inst64\|combout " "    89.494      0.306 FR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.187      3.693 RR    IC  inst64~clkctrl\|inclk\[0\] " "    93.187      3.693 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.187      0.000 RR  CELL  inst64~clkctrl\|outclk " "    93.187      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.067      0.880 RR    IC  inst\|DATA_WR2\|aclr " "    94.067      0.880 RR    IC  inst\|DATA_WR2\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.822      0.755 RF  CELL  ddlctrlr:inst\|DATA_WR2 " "    94.822      0.755 RF  CELL  ddlctrlr:inst\|DATA_WR2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.511      2.511  R        clock network delay " "   102.511      2.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.390     -0.121     uTsu  ddlctrlr:inst\|DATA_WR2 " "   102.390     -0.121     uTsu  ddlctrlr:inst\|DATA_WR2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    94.822 " "Data Arrival Time  :    94.822" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.390 " "Data Required Time :   102.390" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.568  " "Slack              :     7.568 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.613 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.613" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679152 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679152 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.613  " "Path #1: Recovery slack is 8.613 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN " "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.014      2.514  F        clock network delay " "    15.014      2.514  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.141      0.127     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN " "    15.141      0.127     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.141      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout " "    15.141      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.542      1.401 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac " "    16.542      1.401 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.848      0.306 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "    16.848      0.306 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.262      0.414 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr " "    17.262      0.414 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.017      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    18.017      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.751      1.751  R        clock network delay " "    26.751      1.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.630     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    26.630     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.017 " "Data Arrival Time  :    18.017" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.630 " "Data Required Time :    26.630" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.613  " "Slack              :     8.613 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679153 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.072 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.072" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679155 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679155 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679155 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.072  " "Path #1: Recovery slack is 10.072 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[26\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.512      2.012 FF    IC  inst21~2\|dataf " "    39.512      2.012 FF    IC  inst21~2\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.583      0.071 FR  CELL  inst21~2\|combout " "    39.583      0.071 FR  CELL  inst21~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.565      1.982 RR    IC  inst7\|FE_REG\[26\]\|aclr " "    41.565      1.982 RR    IC  inst7\|FE_REG\[26\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|FE_REG[26] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 18 7 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.320      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[26\] " "    42.320      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[26\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|FE_REG[26] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 18 7 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.513      2.513  R        clock network delay " "    52.513      2.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.392     -0.121     uTsu  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[26\] " "    52.392     -0.121     uTsu  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[26\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|FE_REG[26] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 18 7 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.320 " "Data Arrival Time  :    42.320" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.392 " "Data Required Time :    52.392" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.072  " "Slack              :    10.072 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.476 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679157 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679157 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.476  " "Path #1: Recovery slack is 10.476 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.525      2.525  R        clock network delay " "     2.525      2.525  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.652      0.127     uTco  inst67 " "     2.652      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.652      0.000 RR  CELL  inst67\|regout " "     2.652      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.468      1.816 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     4.468      1.816 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.223      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     5.223      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.820      3.320  F        clock network delay " "    15.820      3.320  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.699     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.699     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.223 " "Data Arrival Time  :     5.223" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.699 " "Data Required Time :    15.699" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.476  " "Slack              :    10.476 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679158 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 22.814 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 22.814" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679159 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 22.814  " "Path #1: Recovery slack is 22.814 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.525      2.525  R        clock network delay " "     2.525      2.525  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.652      0.127     uTco  inst67 " "     2.652      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.652      0.000 RR  CELL  inst67\|regout " "     2.652      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.410      1.758 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     4.410      1.758 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.165      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     5.165      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.100      3.100  R        clock network delay " "    28.100      3.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.979     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    27.979     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.165 " "Data Arrival Time  :     5.165" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.979 " "Data Required Time :    27.979" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.814  " "Slack              :    22.814 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679160 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.800 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.800" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.800  " "Path #1: Removal slack is 0.800 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.009      2.509  F        clock network delay " "    15.009      2.509  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.136      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_START " "    15.136      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_START" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.136      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout " "    15.136      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.635      2.499 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr " "    17.635      2.499 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 97 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.390      0.755 RF  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    18.390      0.755 RF  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.390      4.890  F        clock network delay " "    17.390      4.890  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.590      0.200      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    17.590      0.200      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.390 " "Data Arrival Time  :    18.390" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    17.590 " "Data Required Time :    17.590" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.800  " "Slack              :     0.800 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.830 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.830" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679173 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679173 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679173 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.830  " "Path #1: Removal slack is 0.830 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.345      0.345 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|datac " "    25.345      0.345 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.651      0.306 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    25.651      0.306 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.774      2.123 FF    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "    27.774      2.123 FF    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.529      0.755 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    28.529      0.755 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.499      2.499  F        clock network delay " "    27.499      2.499  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.699      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    27.699      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.529 " "Data Arrival Time  :    28.529" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.699 " "Data Required Time :    27.699" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.830  " "Slack              :     0.830 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679174 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.906 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.906" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679175 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679175 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679175 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679175 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.906  " "Path #1: Removal slack is 0.906 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.386      1.386 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datad " "     1.386      1.386 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.688      0.302 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "     1.688      0.302 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.102      0.414 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr " "     2.102      0.414 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.857      0.755 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     2.857      0.755 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.751      1.751  R        clock network delay " "     1.751      1.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.951      0.200      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.951      0.200      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.857 " "Data Arrival Time  :     2.857" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.951 " "Data Required Time :     1.951" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.906  " "Slack              :     0.906 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.416 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.416" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.416  " "Path #1: Removal slack is 1.416 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.012      2.012 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|dataf " "     2.012      2.012 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.083      0.071 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "     2.083      0.071 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.397      1.314 FF    IC  inst\|LOCAL_BUS_REG\[4\]\|aclr " "     3.397      1.314 FF    IC  inst\|LOCAL_BUS_REG\[4\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.152      0.755 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "     4.152      0.755 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.536      2.536  R        clock network delay " "     2.536      2.536  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.736      0.200      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "     2.736      0.200      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.152 " "Data Arrival Time  :     4.152" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.736 " "Data Required Time :     2.736" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.416  " "Slack              :     1.416 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.518 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.518" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.518  " "Path #1: Removal slack is 1.518 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.525      2.525  R        clock network delay " "     2.525      2.525  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.652      0.127     uTco  inst67 " "     2.652      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.652      0.000 RR  CELL  inst67\|regout " "     2.652      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.058      1.406 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     4.058      1.406 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.813      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     4.813      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.095      3.095  R        clock network delay " "     3.095      3.095  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.295      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.813 " "Data Arrival Time  :     4.813" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.295 " "Data Required Time :     3.295" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.518  " "Slack              :     1.518 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.912 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.912" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679183 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679183 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679183 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.912  " "Path #1: Removal slack is 1.912 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "To Node      : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      2.513  R        clock network delay " "     2.513      2.513  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     2.640      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     2.640      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.864      1.224 RR    IC  inst11\|aclr " "     3.864      1.224 RR    IC  inst11\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.619      0.755 RF  CELL  inst11 " "     4.619      0.755 RF  CELL  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.507      2.507  R        clock network delay " "     2.507      2.507  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.707      0.200      uTh  inst11 " "     2.707      0.200      uTh  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.619 " "Data Arrival Time  :     4.619" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.707 " "Data Required Time :     2.707" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.912  " "Slack              :     1.912 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679184 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.198 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.198" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679185 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679185 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 14.198  " "Path #1: Removal slack is 14.198 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.525      2.525  R        clock network delay " "    27.525      2.525  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.652      0.127     uTco  inst67 " "    27.652      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.652      0.000 RR  CELL  inst67\|regout " "    27.652      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.454      1.802 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    29.454      1.802 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.209      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    30.209      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.811      3.311  F        clock network delay " "    15.811      3.311  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.011      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    16.011      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.209 " "Data Arrival Time  :    30.209" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.011 " "Data Required Time :    16.011" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.198  " "Slack              :    14.198 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679186 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "     4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     9.399      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     2.182     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.928      1.746 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     3.928      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.824      0.896 FF    IC  inst68\|COUNTER\[0\]\|clk " "     4.824      0.896 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.652      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.652      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "     7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    12.524      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     5.307     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     7.053      1.746 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     7.053      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.949      0.896 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.949      0.896 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.777      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     8.777      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Slack            :     2.305" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679187 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.092" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679209 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679209 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679209 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.092  " "Path #1: slack is 11.092 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.664      0.861 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     1.664      0.861 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.308      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.308      0.644 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "    13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    18.774      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    11.557     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.303      1.746 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    13.303      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.164      0.861 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    14.164      0.861 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.808      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0 " "    14.808      0.644 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.408 " "Required Width   :     1.408" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.092 " "Slack            :    11.092" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679210 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679217 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679217 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679217 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679217 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse " "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.331      0.331 RR    IC  inst\|WRITE_fbTEN\|datad " "     0.331      0.331 RR    IC  inst\|WRITE_fbTEN\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.633      0.302 RR  CELL  inst\|WRITE_fbTEN\|combout " "     0.633      0.302 RR  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.923      0.290 RR    IC  inst\|WRITE_fbTEN_pulse\|clk " "     0.923      0.290 RR    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.751      0.828 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.751      0.828 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout " "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.831      0.331 FF    IC  inst\|WRITE_fbTEN\|datad " "    12.831      0.331 FF    IC  inst\|WRITE_fbTEN\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.133      0.302 FF  CELL  inst\|WRITE_fbTEN\|combout " "    13.133      0.302 FF  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.423      0.290 FF    IC  inst\|WRITE_fbTEN_pulse\|clk " "    13.423      0.290 FF    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.251      0.828 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    14.251      0.828 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679218 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.335      1.335 RR    IC  inst63~clkctrl\|inclk\[0\] " "     1.335      1.335 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.335      0.000 RR  CELL  inst63~clkctrl\|outclk " "     1.335      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.267      0.932 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     2.267      0.932 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.095      0.828 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.095      0.828 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.835      1.335 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.835      1.335 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.835      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.835      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.767      0.932 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.767      0.932 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.595      0.828 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.595      0.828 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679219 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679222 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679222 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679222 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679222 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.097      1.597 FF    IC  inst85~clkctrl\|inclk\[0\] " "    14.097      1.597 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.097      0.000 FF  CELL  inst85~clkctrl\|outclk " "    14.097      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.992      0.895 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.992      0.895 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.820      0.828 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.820      0.828 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.597      1.597 RR    IC  inst85~clkctrl\|inclk\[0\] " "    26.597      1.597 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.597      0.000 RR  CELL  inst85~clkctrl\|outclk " "    26.597      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.492      0.895 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    27.492      0.895 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.320      0.828 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    28.320      0.828 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679223 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "    13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679224 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.677      0.874 RR    IC  inst7\|FE_REG\[12\]\|clk " "     1.677      0.874 RR    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.505      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "     2.505      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "    26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.803      1.746 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "    25.803      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.677      0.874 FF    IC  inst7\|FE_REG\[12\]\|clk " "    26.677      0.874 FF    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.505      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "    27.505      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Slack            :    24.180" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679225 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "    51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    56.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    49.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.803      1.746 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "    50.803      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.044      1.241 FF    IC  inst\|FIFO_CLK\|datac " "    52.044      1.241 FF    IC  inst\|FIFO_CLK\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.408      0.364 FR  CELL  inst\|FIFO_CLK\|combout " "    52.408      0.364 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.364      0.956 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    53.364      0.956 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.364      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    53.364      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.264      0.900 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    54.264      0.900 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.897      0.633 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    54.897      0.633 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "   101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "   106.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    99.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.803      1.746 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "   100.803      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.044      1.241 RR    IC  inst\|FIFO_CLK\|datac " "   102.044      1.241 RR    IC  inst\|FIFO_CLK\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.408      0.364 RF  CELL  inst\|FIFO_CLK\|combout " "   102.408      0.364 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.364      0.956 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   103.364      0.956 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.364      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   103.364      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.264      0.900 FF    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   104.264      0.900 FF    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.897      0.633 FF  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   104.897      0.633 FF  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Required Width   :     1.231" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Slack            :    48.769" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679232 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679234 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1398173679234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.210 " "Worst-case setup slack is 2.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.210         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.210         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.254         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    5.254         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.310         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    5.310         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.483         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   10.483         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.529         0.000 inst85  " "   23.529         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.541         0.000 inst63  " "   23.541         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173679400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.111 " "Worst-case hold slack is 0.111" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.111         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.131         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.190         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst63  " "    0.378         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "    0.378         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173679421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.023 " "Worst-case recovery slack is 2.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.023         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.023         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.491         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    9.491         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.536         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   10.536         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.810         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   10.810         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.505         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   11.505         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.684         0.000 inst85  " "   11.684         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.154         0.000 inst63  " "   24.154         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173679439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.238 " "Worst-case removal slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.238         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.254         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    0.376         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.459         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.603         0.000 inst63  " "    0.603         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.872         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.192         0.000 inst85  " "   13.192         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173679449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.495         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.448         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   11.448         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.870         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst63  " "   11.870         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "   11.870         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   24.370         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   49.083         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.000         0.000 altera_reserved_tck  " "   98.000         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1398173679455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1398173679455 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1398173679512 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.210 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.210" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.210  " "Path #1: Setup slack is 2.210 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     1.217      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     1.217      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.559      0.342 RR    IC  inst68\|COUNTER\[0\]\|ena " "     1.559      0.342 RR    IC  inst68\|COUNTER\[0\]\|ena" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.024      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.281      1.156  F        clock network delay " "     4.281      1.156  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.234     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.234     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.024 " "Data Arrival Time  :     2.024" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.234 " "Data Required Time :     4.234" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.210  " "Slack              :     2.210 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679513 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.254 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.254  " "Path #1: Setup slack is 5.254 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.905      1.155  R        clock network delay " "    44.905      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.967      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "    44.967      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.967      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    44.967      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.574      0.607 RR    IC  inst74\|MODULE_SM~5\|dataf " "    45.574      0.607 RR    IC  inst74\|MODULE_SM~5\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.592      0.018 RR  CELL  inst74\|MODULE_SM~5\|combout " "    45.592      0.018 RR  CELL  inst74\|MODULE_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.722      0.130 RR    IC  inst74\|MODULE_SM~6\|dataf " "    45.722      0.130 RR    IC  inst74\|MODULE_SM~6\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~6 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.740      0.018 RR  CELL  inst74\|MODULE_SM~6\|combout " "    45.740      0.018 RR  CELL  inst74\|MODULE_SM~6\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~6 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.740      0.000 RR    IC  inst74\|L0_UP_1\|datain " "    45.740      0.000 RR    IC  inst74\|L0_UP_1\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.837      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    45.837      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.138      1.138  R        clock network delay " "    51.138      1.138  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.091     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    51.091     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.837 " "Data Arrival Time  :    45.837" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.091 " "Data Required Time :    51.091" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.254  " "Slack              :     5.254 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679515 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.310 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.310" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.310  " "Path #1: Setup slack is 5.310 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG " "To Node      : TTC_COMMUNICATION:inst13\|L0_FLAG" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.405      1.155  R        clock network delay " "     7.405      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.467      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     7.467      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.467      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     7.467      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.171      0.704 RR    IC  inst13\|L0_FLAG~0\|dataf " "     8.171      0.704 RR    IC  inst13\|L0_FLAG~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.189      0.018 RR  CELL  inst13\|L0_FLAG~0\|combout " "     8.189      0.018 RR  CELL  inst13\|L0_FLAG~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG~0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.189      0.000 RR    IC  inst13\|L0_FLAG\|datain " "     8.189      0.000 RR    IC  inst13\|L0_FLAG\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.286      0.097 RR  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG " "     8.286      0.097 RR  CELL  TTC_COMMUNICATION:inst13\|L0_FLAG" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.643      1.143  F        clock network delay " "    13.643      1.143  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.596     -0.047     uTsu  TTC_COMMUNICATION:inst13\|L0_FLAG " "    13.596     -0.047     uTsu  TTC_COMMUNICATION:inst13\|L0_FLAG" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/TTC_COMMUNICATION.tdf" 55 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.286 " "Data Arrival Time  :     8.286" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.596 " "Data Required Time :    13.596" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.310  " "Slack              :     5.310 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.483 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.483" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679527 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679527 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679527 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.483  " "Path #1: Setup slack is 10.483 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "From Node    : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR1 " "To Node      : ddlctrlr:inst\|DATA_WR1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.735      2.235  F        clock network delay " "    89.735      2.235  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.797      0.062     uTco  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    89.797      0.062     uTco  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.797      0.000 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    89.797      0.000 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.265      0.468 RR    IC  inst\|DATA_WR1~0\|dataf " "    90.265      0.468 RR    IC  inst\|DATA_WR1~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.283      0.018 RR  CELL  inst\|DATA_WR1~0\|combout " "    90.283      0.018 RR  CELL  inst\|DATA_WR1~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.418      0.135 RR    IC  inst\|DATA_WR1\|adatasdata " "    90.418      0.135 RR    IC  inst\|DATA_WR1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.612      0.194 RR  CELL  ddlctrlr:inst\|DATA_WR1 " "    90.612      0.194 RR  CELL  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.142      1.142  R        clock network delay " "   101.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.095     -0.047     uTsu  ddlctrlr:inst\|DATA_WR1 " "   101.095     -0.047     uTsu  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.612 " "Data Arrival Time  :    90.612" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.095 " "Data Required Time :   101.095" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.483  " "Slack              :    10.483 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.529 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.529" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679529 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.529  " "Path #1: Setup slack is 23.529 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.036      1.536  F        clock network delay " "    14.036      1.536  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.098      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.098      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.098      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.098      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.098      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    14.098      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.387      0.289 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "    14.387      0.289 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.387      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "    14.387      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.411      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "    14.411      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.411      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "    14.411      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.435      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "    14.435      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.435      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "    14.435      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.459      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "    14.459      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.459      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "    14.459      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.483      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "    14.483      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.483      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "    14.483      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.507      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "    14.507      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.507      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "    14.507      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.531      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "    14.531      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.531      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "    14.531      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.613      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "    14.613      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.613      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "    14.613      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.637      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "    14.637      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.637      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "    14.637      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.661      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "    14.661      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.661      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "    14.661      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.685      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "    14.685      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.685      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "    14.685      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.709      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "    14.709      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.709      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "    14.709      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.733      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "    14.733      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.733      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "    14.733      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.757      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "    14.757      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.757      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "    14.757      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.781      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "    14.781      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.781      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "    14.781      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.893      0.112 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "    14.893      0.112 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.893      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "    14.893      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.917      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "    14.917      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.917      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "    14.917      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.941      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "    14.941      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.941      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "    14.941      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.965      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "    14.965      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.965      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "    14.965      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "    14.989      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.989      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "    14.989      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.013      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "    15.013      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.013      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "    15.013      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.037      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "    15.037      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.037      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "    15.037      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.061      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "    15.061      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.061      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "    15.061      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "    15.143      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.143      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "    15.143      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.167      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "    15.167      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.167      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "    15.167      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.191      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "    15.191      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.191      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "    15.191      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.215      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "    15.215      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.215      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "    15.215      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.239      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "    15.239      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.239      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "    15.239      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.263      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "    15.263      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.263      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "    15.263      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.287      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "    15.287      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.287      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "    15.287      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.311      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "    15.311      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.311      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "    15.311      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.393      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "    15.393      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.393      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    15.393      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.452      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    15.452      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.028      1.528  F        clock network delay " "    39.028      1.528  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.981     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    38.981     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.452 " "Data Arrival Time  :    15.452" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    38.981 " "Data Required Time :    38.981" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.529  " "Slack              :    23.529 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679531 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.541 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.541" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679536 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679536 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679536 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.541  " "Path #1: Setup slack is 23.541 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.465      1.465  R        clock network delay " "     1.465      1.465  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.527      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.527      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     1.527      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      0.289 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "     1.816      0.289 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.816      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "     1.816      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.840      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "     1.840      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.840      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "     1.840      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.864      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "     1.864      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.864      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "     1.864      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "     1.888      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "     1.888      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.912      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "     1.912      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.912      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "     1.912      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "     1.936      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "     1.936      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.960      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "     1.960      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.960      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "     1.960      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "     2.042      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.042      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "     2.042      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "     2.066      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.066      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "     2.066      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.090      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "     2.090      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.090      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "     2.090      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.114      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "     2.114      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.114      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "     2.114      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "     2.138      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.138      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "     2.138      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.162      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "     2.162      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.162      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "     2.162      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "     2.186      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "     2.186      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.210      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "     2.210      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.210      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "     2.210      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.112 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "     2.322      0.112 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "     2.322      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.346      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "     2.346      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.346      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "     2.346      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.370      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "     2.370      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.370      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "     2.370      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.394      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "     2.394      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.394      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "     2.394      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.418      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "     2.418      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.418      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "     2.418      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.442      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "     2.442      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.442      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "     2.442      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.466      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "     2.466      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.466      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "     2.466      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.490      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "     2.490      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.490      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "     2.490      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.572      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "     2.572      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.572      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "     2.572      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.596      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "     2.596      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.596      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "     2.596      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "     2.620      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.620      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "     2.620      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "     2.644      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "     2.644      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.668      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "     2.668      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.668      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "     2.668      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.692      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "     2.692      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.692      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "     2.692      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.716      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "     2.716      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.716      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "     2.716      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.740      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "     2.740      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.740      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "     2.740      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "     2.822      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     2.822      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.881      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     2.881      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.469      1.469  R        clock network delay " "    26.469      1.469  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.422     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    26.422     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.881 " "Data Arrival Time  :     2.881" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.422 " "Data Required Time :    26.422" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.541  " "Slack              :    23.541 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679551 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679551 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679551 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.111  " "Path #1: Hold slack is 0.111 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_READ_STATE1 " "From Node    : ddlctrlr:inst\|BLOCK_READ_STATE1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.641      1.141  F        clock network delay " "    13.641      1.141  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.703      0.062     uTco  ddlctrlr:inst\|BLOCK_READ_STATE1 " "    13.703      0.062     uTco  ddlctrlr:inst\|BLOCK_READ_STATE1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_READ_STATE1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.703      0.000 RR  CELL  inst\|BLOCK_READ_STATE1\|regout " "    13.703      0.000 RR  CELL  inst\|BLOCK_READ_STATE1\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_READ_STATE1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.317      0.614 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\|datac " "    14.317      0.614 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_rreq } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.411      0.094 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\|combout " "    14.411      0.094 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_rreq } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 70 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.730      0.319 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~2\|datac " "    14.730      0.319 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~2\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|_~2 } "NODE_NAME" } } { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.824      0.094 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~2\|combout " "    14.824      0.094 RR  CELL  inst12\|scfifo_component\|auto_generated\|dpfifo\|_~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|_~2 } "NODE_NAME" } } { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.824      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|datain " "    14.824      0.000 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.921      0.097 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    14.921      0.097 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.735      2.235  F        clock network delay " "    14.735      2.235  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.810      0.075      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    14.810      0.075      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.921 " "Data Arrival Time  :    14.921" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.810 " "Data Required Time :    14.810" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.111  " "Slack              :     0.111 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679552 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.131 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.131" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.131  " "Path #1: Hold slack is 0.131 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "From Node    : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|OPEN_DATA_1 " "To Node      : ddlctrlr:inst\|OPEN_DATA_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Launch Clock : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLMN_READ_STATUS_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.169      1.169 RR    IC  inst\|OPEN_DATA_1\|adatasdata " "     1.169      1.169 RR    IC  inst\|OPEN_DATA_1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|OPEN_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.363      0.194 RR  CELL  ddlctrlr:inst\|OPEN_DATA_1 " "     1.363      0.194 RR  CELL  ddlctrlr:inst\|OPEN_DATA_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|OPEN_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.157      1.157  R        clock network delay " "     1.157      1.157  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.232      0.075      uTh  ddlctrlr:inst\|OPEN_DATA_1 " "     1.232      0.075      uTh  ddlctrlr:inst\|OPEN_DATA_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|OPEN_DATA_1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.363 " "Data Arrival Time  :     1.363" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.232 " "Data Required Time :     1.232" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.131  " "Slack              :     0.131 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.190 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.190" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.190  " "Path #1: Hold slack is 0.190 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "From Node    : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRD_NMBER\[0\] " "To Node      : ddlctrlr:inst\|WRD_NMBER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Launch Clock : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CLMN_READ_STATUS_2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.954      0.954 RR    IC  inst\|WRD_NMBER\[0\]\|ena " "     0.954      0.954 RR    IC  inst\|WRD_NMBER\[0\]\|ena" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRD_NMBER[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 82 10 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.419      0.465 RR  CELL  ddlctrlr:inst\|WRD_NMBER\[0\] " "     1.419      0.465 RR  CELL  ddlctrlr:inst\|WRD_NMBER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRD_NMBER[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 82 10 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.154      1.154  R        clock network delay " "     1.154      1.154  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.229      0.075      uTh  ddlctrlr:inst\|WRD_NMBER\[0\] " "     1.229      0.075      uTh  ddlctrlr:inst\|WRD_NMBER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRD_NMBER[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 82 10 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.419 " "Data Arrival Time  :     1.419" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.229 " "Data Required Time :     1.229" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.190  " "Slack              :     0.190 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679558 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     1.217      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     1.217      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.000 RR    IC  inst68\|QB\[1\]~0\|datae " "     1.217      0.000 RR    IC  inst68\|QB\[1\]~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.357      0.140 RR  CELL  inst68\|QB\[1\]~0\|combout " "     1.357      0.140 RR  CELL  inst68\|QB\[1\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.357      0.000 RR    IC  inst68\|L0_OUT\|datain " "     1.357      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.454      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     1.454      0.097 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.075      uTh  L0_DELAY:inst68\|L0_OUT " "     1.230      0.075      uTh  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.454 " "Data Arrival Time  :     1.454" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.230 " "Data Required Time :     1.230" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Slack              :     0.224 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679560 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679561 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679561 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679561 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.465      1.465  R        clock network delay " "     1.465      1.465  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.527      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.527      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.527      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     1.527      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.859      0.332 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "     1.859      0.332 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.859      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     1.859      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.918      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.918      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.465      1.465  R        clock network delay " "     1.465      1.465  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.540      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.540      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.918 " "Data Arrival Time  :     1.918" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.540 " "Data Required Time :     1.540" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679562 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679563 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679563 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679563 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.036      1.536  F        clock network delay " "    14.036      1.536  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.098      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.098      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.098      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.098      0.000 FF  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.098      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    14.098      0.000 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.430      0.332 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "    14.430      0.332 FR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.430      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "    14.430      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.489      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.489      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.036      1.536  F        clock network delay " "    14.036      1.536  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.111      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.111      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.489 " "Data Arrival Time  :    14.489" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.111 " "Data Required Time :    14.111" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679564 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.023 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679565 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679565 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679565 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679565 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 2.023  " "Path #1: Recovery slack is 2.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|IDLE " "From Node    : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.062     uTco  L0_DELAY:inst68\|IDLE " "     1.217      0.062     uTco  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.000 FF  CELL  inst68\|IDLE\|regout " "     1.217      0.000 FF  CELL  inst68\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.570      0.353 FF    IC  inst68\|COUNTER\[4\]~1\|datab " "     1.570      0.353 FF    IC  inst68\|COUNTER\[4\]~1\|datab" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.728      0.158 FR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     1.728      0.158 FR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.848      0.120 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     1.848      0.120 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.211      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.211      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.281      1.156  F        clock network delay " "     4.281      1.156  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.234     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.234     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.211 " "Data Arrival Time  :     2.211" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.234 " "Data Required Time :     4.234" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.023  " "Slack              :     2.023 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679566 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.491 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.491" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.491  " "Path #1: Recovery slack is 9.491 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_10 " "To Node      : ddlctrlr:inst\|ZERO_SUPP_ON_10" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.146      1.146  R        clock network delay " "     1.146      1.146  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.208      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     1.208      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 26 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.681      0.473 RR    IC  inst64\|datad " "     1.681      0.473 RR    IC  inst64\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.791      0.110 RR  CELL  inst64\|combout " "     1.791      0.110 RR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      1.538 RR    IC  inst64~clkctrl\|inclk\[0\] " "     3.329      1.538 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.329      0.000 RR  CELL  inst64~clkctrl\|outclk " "     3.329      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.750      0.421 RR    IC  inst\|ZERO_SUPP_ON_10\|aclr " "     3.750      0.421 RR    IC  inst\|ZERO_SUPP_ON_10\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_10 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.113      0.363 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_10 " "     4.113      0.363 RF  CELL  ddlctrlr:inst\|ZERO_SUPP_ON_10" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_10 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.651      1.151  F        clock network delay " "    13.651      1.151  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.604     -0.047     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_10 " "    13.604     -0.047     uTsu  ddlctrlr:inst\|ZERO_SUPP_ON_10" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_ON_10 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.113 " "Data Arrival Time  :     4.113" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.604 " "Data Required Time :    13.604" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.491  " "Slack              :     9.491 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.536 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.536" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.536  " "Path #1: Recovery slack is 10.536 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR2 " "To Node      : ddlctrlr:inst\|DATA_WR2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000  F        clock network delay " "    87.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500      0.000 FF  CELL  inst85\|regout " "    87.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.152      0.652 FF    IC  inst64\|datac " "    88.152      0.652 FF    IC  inst64\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.246      0.094 FR  CELL  inst64\|combout " "    88.246      0.094 FR  CELL  inst64\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.784      1.538 RR    IC  inst64~clkctrl\|inclk\[0\] " "    89.784      1.538 RR    IC  inst64~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.784      0.000 RR  CELL  inst64~clkctrl\|outclk " "    89.784      0.000 RR  CELL  inst64~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.196      0.412 RR    IC  inst\|DATA_WR2\|aclr " "    90.196      0.412 RR    IC  inst\|DATA_WR2\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.559      0.363 RF  CELL  ddlctrlr:inst\|DATA_WR2 " "    90.559      0.363 RF  CELL  ddlctrlr:inst\|DATA_WR2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.142      1.142  R        clock network delay " "   101.142      1.142  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.095     -0.047     uTsu  ddlctrlr:inst\|DATA_WR2 " "   101.095     -0.047     uTsu  ddlctrlr:inst\|DATA_WR2" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR2 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 231 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.559 " "Data Arrival Time  :    90.559" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.095 " "Data Required Time :   101.095" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.536  " "Slack              :    10.536 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679573 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.810 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.810" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679574 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679574 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679574 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.810  " "Path #1: Recovery slack is 10.810 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN " "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.645      1.145  F        clock network delay " "    13.645      1.145  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.707      0.062     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN " "    13.707      0.062     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.707      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout " "    13.707      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.254      0.547 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac " "    14.254      0.547 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.348      0.094 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "    14.348      0.094 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.518      0.170 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr " "    14.518      0.170 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.881      0.363 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    14.881      0.363 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.738      0.738  R        clock network delay " "    25.738      0.738  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.691     -0.047     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    25.691     -0.047     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.881 " "Data Arrival Time  :    14.881" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    25.691 " "Data Required Time :    25.691" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.810  " "Slack              :    10.810 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679575 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.505 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.505" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679576 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679576 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679576 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.505  " "Path #1: Recovery slack is 11.505 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.886      0.386 FF    IC  inst20\|datad " "    37.886      0.386 FF    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.996      0.110 FR  CELL  inst20\|combout " "    37.996      0.110 FR  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.821      0.825 RR    IC  inst20~clkctrl\|inclk\[0\] " "    38.821      0.825 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.821      0.000 RR  CELL  inst20~clkctrl\|outclk " "    38.821      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.223      0.402 RR    IC  inst74\|L0_UP_1\|aclr " "    39.223      0.402 RR    IC  inst74\|L0_UP_1\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.586      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    39.586      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.138      1.138  R        clock network delay " "    51.138      1.138  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.091     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    51.091     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.586 " "Data Arrival Time  :    39.586" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.091 " "Data Required Time :    51.091" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.505  " "Slack              :    11.505 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.684 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.684" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.684  " "Path #1: Recovery slack is 11.684 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.062     uTco  inst67 " "     1.217      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.000 RR  CELL  inst67\|regout " "     1.217      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.942      0.725 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.942      0.725 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.305      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.305      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.036      1.536  F        clock network delay " "    14.036      1.536  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.989     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    13.989     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.305 " "Data Arrival Time  :     2.305" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.989 " "Data Required Time :    13.989" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.684  " "Slack              :    11.684 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 24.154 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 24.154" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 24.154  " "Path #1: Recovery slack is 24.154 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.062     uTco  inst67 " "     1.217      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.000 RR  CELL  inst67\|regout " "     1.217      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.688 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     1.905      0.688 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.268      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     2.268      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.469      1.469  R        clock network delay " "    26.469      1.469  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.422     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    26.422     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.268 " "Data Arrival Time  :     2.268" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.422 " "Data Required Time :    26.422" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    24.154  " "Slack              :    24.154 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679580 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.238 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.238" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679584 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679584 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.238  " "Path #1: Removal slack is 0.238 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "To Node      : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.641      1.141  F        clock network delay " "    13.641      1.141  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.703      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_START " "    13.703      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_START" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.703      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout " "    13.703      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.686      0.983 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr " "    14.686      0.983 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 97 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.049      0.363 RF  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    15.049      0.363 RF  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.736      2.236  F        clock network delay " "    14.736      2.236  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.811      0.075      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    14.811      0.075      uTh  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FIFO_DDL:inst12|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.049 " "Data Arrival Time  :    15.049" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.811 " "Data Required Time :    14.811" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.238  " "Slack              :     0.238 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679585 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.254 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.254" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.254  " "Path #1: Removal slack is 0.254 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.142      0.142 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|datac " "    25.142      0.142 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.236      0.094 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    25.236      0.094 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.101      0.865 FF    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "    26.101      0.865 FF    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.464      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    26.464      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.135      1.135  F        clock network delay " "    26.135      1.135  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.210      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    26.210      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/DDL_SOFT_RESET_MODULE.tdf" 19 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.464 " "Data Arrival Time  :    26.464" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.210 " "Data Required Time :    26.210" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.254  " "Slack              :     0.254 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679587 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.376 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.376" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679588 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.376  " "Path #1: Removal slack is 0.376 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.546      0.546 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datad " "     0.546      0.546 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.656      0.110 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "     0.656      0.110 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.826      0.170 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr " "     0.826      0.170 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.189      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.189      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.738      0.738  R        clock network delay " "     0.738      0.738  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.813      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.813      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 93 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.189 " "Data Arrival Time  :     1.189" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.813 " "Data Required Time :     0.813" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.376  " "Slack              :     0.376 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679589 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.459 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.459" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679590 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.459  " "Path #1: Removal slack is 0.459 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.785      0.785 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|dataf " "     0.785      0.785 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.803      0.018 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "     0.803      0.018 RF  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.333      0.530 FF    IC  inst\|LOCAL_BUS_REG\[4\]\|aclr " "     1.333      0.530 FF    IC  inst\|LOCAL_BUS_REG\[4\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.363 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "     1.696      0.363 FR  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.162      1.162  R        clock network delay " "     1.162      1.162  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.237      0.075      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[4\] " "     1.237      0.075      uTh  ddlctrlr:inst\|LOCAL_BUS_REG\[4\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[4] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddlctrlr.tdf" 78 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.696 " "Data Arrival Time  :     1.696" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.237 " "Data Required Time :     1.237" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.459  " "Slack              :     0.459 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679591 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.603 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.603" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.603  " "Path #1: Removal slack is 0.603 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.062     uTco  inst67 " "     1.217      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.000 RR  CELL  inst67\|regout " "     1.217      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.780      0.563 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.780      0.563 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.143      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.143      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.465      1.465  R        clock network delay " "     1.465      1.465  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.540      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.540      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.143 " "Data Arrival Time  :     2.143" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.540 " "Data Required Time :     1.540" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.603  " "Slack              :     0.603 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.872 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.872" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679593 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.872  " "Path #1: Removal slack is 0.872 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|IDLE " "To Node      : L0_DELAY:inst68\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.386      0.386 RR    IC  inst20\|datad " "     0.386      0.386 RR    IC  inst20\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.496      0.110 RF  CELL  inst20\|combout " "     0.496      0.110 RF  CELL  inst20\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.321      0.825 FF    IC  inst20~clkctrl\|inclk\[0\] " "     1.321      0.825 FF    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.321      0.000 FF  CELL  inst20~clkctrl\|outclk " "     1.321      0.000 FF  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.739      0.418 FF    IC  inst68\|IDLE\|aclr " "     1.739      0.418 FF    IC  inst68\|IDLE\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.102      0.363 FR  CELL  L0_DELAY:inst68\|IDLE " "     2.102      0.363 FR  CELL  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.155      1.155  R        clock network delay " "     1.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.075      uTh  L0_DELAY:inst68\|IDLE " "     1.230      0.075      uTh  L0_DELAY:inst68\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|IDLE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.102 " "Data Arrival Time  :     2.102" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.230 " "Data Required Time :     1.230" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.872  " "Slack              :     0.872 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.192 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.192" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679595 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679595 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.192  " "Path #1: Removal slack is 13.192 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.155      1.155  R        clock network delay " "    26.155      1.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.217      0.062     uTco  inst67 " "    26.217      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.217      0.000 RR  CELL  inst67\|regout " "    26.217      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23 - Copy/ddl_ctrlr.bdf" { { 920 808 872 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.932      0.715 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    26.932      0.715 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.295      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    27.295      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.028      1.528  F        clock network delay " "    14.028      1.528  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.103      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    14.103      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23 - Copy/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.295 " "Data Arrival Time  :    27.295" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.103 " "Data Required Time :    14.103" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.192  " "Slack              :    13.192 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1398173679596 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "     3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.161      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     2.587     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.477      0.890 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     3.477      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.903      0.426 FF    IC  inst68\|COUNTER\[0\]\|clk " "     3.903      0.426 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.281      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     4.281      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "     6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     9.286      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     5.712     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     6.602      0.890 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     6.602      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.028      0.426 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.028      0.426 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.406      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     7.406      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Slack            :     2.495" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679597 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.448" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679618 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679618 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679618 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.448  " "Path #1: slack is 11.448 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.747      0.395 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     0.747      0.395 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.064      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.064      0.317 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "    12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    15.536      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    11.962     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    12.852      0.890 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    12.852      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.247      0.395 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    13.247      0.395 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.564      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0 " "    13.564      0.317 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_lo14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.052 " "Required Width   :     1.052" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.448 " "Slack            :    11.448" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679619 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse " "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.132      0.132 RR    IC  inst\|WRITE_fbTEN\|datad " "     0.132      0.132 RR    IC  inst\|WRITE_fbTEN\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.242      0.110 RR  CELL  inst\|WRITE_fbTEN\|combout " "     0.242      0.110 RR  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.360      0.118 RR    IC  inst\|WRITE_fbTEN_pulse\|clk " "     0.360      0.118 RR    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.738      0.378 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.738      0.378 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout " "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.632      0.132 FF    IC  inst\|WRITE_fbTEN\|datad " "    12.632      0.132 FF    IC  inst\|WRITE_fbTEN\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.742      0.110 FF  CELL  inst\|WRITE_fbTEN\|combout " "    12.742      0.110 FF  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.860      0.118 FF    IC  inst\|WRITE_fbTEN_pulse\|clk " "    12.860      0.118 FF    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.238      0.378 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    13.238      0.378 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679620 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679621 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679621 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.651      0.651 RR    IC  inst63~clkctrl\|inclk\[0\] " "     0.651      0.651 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.651      0.000 RR  CELL  inst63~clkctrl\|outclk " "     0.651      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.087      0.436 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     1.087      0.436 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.465      0.378 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.465      0.378 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.151      0.651 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.151      0.651 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.151      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.151      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.587      0.436 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.587      0.436 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.965      0.378 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    13.965      0.378 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679622 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679623 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679623 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679623 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679623 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.243      0.743 FF    IC  inst85~clkctrl\|inclk\[0\] " "    13.243      0.743 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.243      0.000 FF  CELL  inst85~clkctrl\|outclk " "    13.243      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.658      0.415 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.658      0.415 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.036      0.378 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.036      0.378 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.743      0.743 RR    IC  inst85~clkctrl\|inclk\[0\] " "    25.743      0.743 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.743      0.000 RR  CELL  inst85~clkctrl\|outclk " "    25.743      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.158      0.415 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    26.158      0.415 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.536      0.378 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.536      0.378 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679624 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "    12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679625 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679626 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679626 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679626 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679626 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.762      0.410 RR    IC  inst7\|FE_REG\[12\]\|clk " "     0.762      0.410 RR    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.140      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "     1.140      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "    25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.352      0.890 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "    25.352      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.762      0.410 FF    IC  inst7\|FE_REG\[12\]\|clk " "    25.762      0.410 FF    IC  inst7\|FE_REG\[12\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.140      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\] " "    26.140      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FE_REG\[12\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Slack            :    24.370" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679627 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679633 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679633 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679633 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679633 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "    50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    53.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    49.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.352      0.890 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "    50.352      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.936      0.584 FF    IC  inst\|FIFO_CLK\|datac " "    50.936      0.584 FF    IC  inst\|FIFO_CLK\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.056      0.120 FR  CELL  inst\|FIFO_CLK\|combout " "    51.056      0.120 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.504      0.448 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    51.504      0.448 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.504      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    51.504      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.921      0.417 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    51.921      0.417 RR    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.231      0.310 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    52.231      0.310 RR  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "   100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "   103.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    99.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.352      0.890 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "   100.352      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.936      0.584 RR    IC  inst\|FIFO_CLK\|datac " "   100.936      0.584 RR    IC  inst\|FIFO_CLK\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.056      0.120 RF  CELL  inst\|FIFO_CLK\|combout " "   101.056      0.120 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.504      0.448 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   101.504      0.448 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.504      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   101.504      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.921      0.417 FF    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   101.921      0.417 FF    IC  inst12\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.231      0.310 FF  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   102.231      0.310 FF  CELL  FIFO_DDL:inst12\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Required Width   :     0.917" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Slack            :    49.083" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679634 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 98.000  " "Path #1: slack is 98.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.000 " "Required Width   :     2.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    98.000 " "Slack            :    98.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1398173679635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1398173679802 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1398173679806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1398173680059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 15:34:40 2014 " "Processing ended: Tue Apr 22 15:34:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1398173680059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1398173680059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1398173680059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1398173680059 ""}
