strict digraph "" {
	node [label="\N"];
	"151:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbceaa3f690>",
		clk_sens=True,
		fillcolor=gold,
		label="151:AL",
		sens="['CLK', 'RST']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RST', 'EN', 'PUSH_POPn', 'push_ok', 'reg1']"];
	"152:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbceaa48210>",
		fillcolor=turquoise,
		label="152:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"151:AL" -> "152:BL"	 [cond="[]",
		lineno=None];
	"153:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbceaa48150>",
		fillcolor=springgreen,
		label="153:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"155:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbceaa48510>",
		fillcolor=springgreen,
		label="155:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"153:IF" -> "155:IF"	 [cond="['RST']",
		label="!(RST)",
		lineno=153];
	"154:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa48890>",
		fillcolor=firebrick,
		label="154:NS
reg2 <= 8'h0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa48890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"153:IF" -> "154:NS"	 [cond="['RST']",
		label=RST,
		lineno=153];
	"156:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa485d0>",
		fillcolor=firebrick,
		label="156:NS
reg2 <= reg1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbceaa485d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"155:IF" -> "156:NS"	 [cond="['EN', 'PUSH_POPn', 'push_ok']",
		label="(EN & PUSH_POPn & push_ok)",
		lineno=155];
	"152:BL" -> "153:IF"	 [cond="[]",
		lineno=None];
	"Leaf_151:AL"	 [def_var="['reg2']",
		label="Leaf_151:AL"];
	"156:NS" -> "Leaf_151:AL"	 [cond="[]",
		lineno=None];
	"154:NS" -> "Leaf_151:AL"	 [cond="[]",
		lineno=None];
}
