GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\src\prelude.sv'
ERROR (EX3872) : 'reset' is not declared("C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\src\prelude.sv":316)
ERROR (EX3928) : Module 'registers' is ignored due to previous errors("C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\src\prelude.sv":332)
ERROR (EX3928) : Module 'rom' is ignored due to previous errors("C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\src\prelude.sv":354)
Verilog file 'C:\Users\jared\OneDrive\Ayrscott\Projects\88bit\prelude\gowin\prelude\src\prelude.sv' ignored due to errors
GowinSynthesis finish
