# Reading pref.tcl
# do ULA_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {C:/Users/23012419/MIPS-16Bit-CPU/REG.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:12 on Nov 18,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/23012419/MIPS-16Bit-CPU/REG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity REG
# -- Compiling architecture Behavior of REG
# End time: 16:36:12 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/23012419/MIPS-16Bit-CPU/CONSTANTS_PACKAGE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:13 on Nov 18,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/23012419/MIPS-16Bit-CPU/CONSTANTS_PACKAGE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package CONSTANTS_PACKAGE
# End time: 16:36:13 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/23012419/MIPS-16Bit-CPU/BUFFER_TRI.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:13 on Nov 18,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/23012419/MIPS-16Bit-CPU/BUFFER_TRI.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BUFFER_TRI
# -- Compiling architecture Behavior of BUFFER_TRI
# End time: 16:36:13 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/23012419/MIPS-16Bit-CPU/CPU_PACKAGE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:13 on Nov 18,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/23012419/MIPS-16Bit-CPU/CPU_PACKAGE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS_PACKAGE
# -- Compiling package CPU_PACKAGE
# End time: 16:36:14 on Nov 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {C:/Users/23012419/MIPS-16Bit-CPU/REG_BANK.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:36:14 on Nov 18,2025
# vcom -reportprogress 300 -2008 -work work C:/Users/23012419/MIPS-16Bit-CPU/REG_BANK.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package CONSTANTS_PACKAGE
# -- Loading package CPU_PACKAGE
# -- Compiling entity REG_BANK
# -- Compiling architecture Behavior of REG_BANK
# End time: 16:36:14 on Nov 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.reg_bank
# vsim work.reg_bank 
# Start time: 16:36:20 on Nov 18,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.constants_package
# Loading work.cpu_package
# Loading work.reg_bank(behavior)
# Loading work.reg(behavior)
# Loading work.buffer_tri(behavior)
# End time: 16:36:55 on Nov 18,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
