Analysis & Synthesis report for MedOIP
Wed Apr 23 16:38:33 2014
Quartus II 64-Bit Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top_pll:u_Top_pll|altpll:altpll_component
 13. Partition Dependent Files
 14. Partition "TOP_TSoIP:u_TOP_TSoIP" Resource Utilization by Entity
 15. State Machine - |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|StateTx
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component
 20. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated
 21. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_777:rdptr_g1p
 22. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_3lc:wrptr_g1p
 23. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_2lc:wrptr_gp
 24. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|altsyncram_ij31:fifo_ram
 25. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_brp
 26. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_bwp
 27. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 28. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16
 29. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:ws_brp
 30. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:ws_bwp
 31. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 32. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19
 33. Source assignments for TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_ilq1:auto_generated
 34. Source assignments for TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_ikm:auto_generated|altsyncram_82b1:altsyncram2
 35. Parameter Settings for User Entity Instance: TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component
 36. Parameter Settings for User Entity Instance: TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component
 37. Parameter Settings for Inferred Entity Instance: TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0
 38. Parameter Settings for Inferred Entity Instance: TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0
 39. Parameter Settings for Inferred Entity Instance: TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult1
 40. Partition Dependent Files
 41. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 42. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_da04:auto_generated
 43. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 44. Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc"
 45. Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|teste_crc:u_teste_crc"
 46. Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC"
 47. Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp"
 48. Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header"
 49. Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp"
 50. Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP"
 51. Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP"
 52. Port Connectivity Checks: "ts_packet_gen:u_ts_packet_gen"
 53. Port Connectivity Checks: "reset:u_reset"
 54. Port Connectivity Checks: "Top_pll:u_Top_pll"
 55. SignalTap II Logic Analyzer Settings
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 23 16:38:33 2014          ;
; Quartus II 64-Bit Version          ; 10.0 Build 262 08/18/2010 SP 1 SJ Full Version ;
; Revision Name                      ; MedOIP                                         ;
; Top-level Entity Name              ; Top_MedOIP                                     ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE75F23C8       ;                    ;
; Top-level entity name                                                      ; Top_MedOIP         ; MedOIP             ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.85        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-3 processors         ;  50.0%      ;
;     4 processors           ;  16.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                              ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; modulos/ts_packet_gen.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/ts_packet_gen.v                          ;
; modulos/m_MedOIp/VHD/TOP_TSoIP.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/TOP_TSoIP.v                 ;
; modulos/m_MedOIp/IP/IPRamHeadermac.vhd           ; yes             ; User Wizard-Generated File                            ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/IP/IPRamHeadermac.vhd           ;
; modulos/m_MedOIp/IP/IpFifoTsOIp.vhd              ; yes             ; User Wizard-Generated File                            ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/IP/IpFifoTsOIp.vhd              ;
; modulos/m_MedOIp/VHD/PhyInterface.vhd            ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/PhyInterface.vhd            ;
; modulos/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v ; yes             ; User Verilog HDL File                                 ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v ;
; modulos/m_MedOIp/VHD/teste_crc.vhd               ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/teste_crc.vhd               ;
; modulos/m_MedOIp/VHD/mux_crc.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/mux_crc.vhd                 ;
; modulos/m_MedOIp/VHD/MuxHdPactAddCRC.vhd         ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/MuxHdPactAddCRC.vhd         ;
; modulos/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd           ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd           ;
; modulos/m_MedOIp/VHD/mac_header.vhd              ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/mac_header.vhd              ;
; modulos/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd           ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd           ;
; modulos/Top_pll.vhd                              ; yes             ; User Wizard-Generated File                            ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/Top_pll.vhd                              ;
; Top_MedOIP.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/Top_MedOIP.v                                     ;
; modulos/m_MedOIp/VHD/PCK_CRC32_D4.vhd            ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/PCK_CRC32_D4.vhd            ;
; modulos/m_MedOIp/VHD/myblkinv2.v                 ; yes             ; User Verilog HDL File                                 ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/VHD/myblkinv2.v                 ;
; modulos/reset.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/reset.vhd                                ;
; altpll.tdf                                       ; yes             ; Megafunction                                          ; d:/altera/10.0/quartus/libraries/megafunctions/altpll.tdf                                                                 ;
; db/top_pll_altpll.v                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/top_pll_altpll.v                              ;
; dcfifo.tdf                                       ; yes             ; Megafunction                                          ; d:/altera/10.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                 ;
; db/dcfifo_4oj1.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/dcfifo_4oj1.tdf                               ;
; db/a_gray2bin_8ib.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/a_gray2bin_8ib.tdf                            ;
; db/a_graycounter_777.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/a_graycounter_777.tdf                         ;
; db/a_graycounter_3lc.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/a_graycounter_3lc.tdf                         ;
; db/a_graycounter_2lc.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/a_graycounter_2lc.tdf                         ;
; db/altsyncram_ij31.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/altsyncram_ij31.tdf                           ;
; db/dffpipe_qe9.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/dffpipe_qe9.tdf                               ;
; db/alt_synch_pipe_sld.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/alt_synch_pipe_sld.tdf                        ;
; db/dffpipe_re9.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/dffpipe_re9.tdf                               ;
; db/alt_synch_pipe_tld.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/alt_synch_pipe_tld.tdf                        ;
; db/dffpipe_se9.tdf                               ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/dffpipe_se9.tdf                               ;
; db/cmpr_p76.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/cmpr_p76.tdf                                  ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; d:/altera/10.0/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;
; db/altsyncram_ilq1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/altsyncram_ilq1.tdf                           ;
; Memory_IpUdp_1Pct_V1.mif                         ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; Memory_IpUdp_1Pct_V1.mif                                                                                                  ;
; sld_signaltap.vhd                                ; yes             ; Encrypted Megafunction                                ; d:/altera/10.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                          ;
; sld_ela_control.vhd                              ; yes             ; Encrypted Megafunction                                ; d:/altera/10.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                        ;
; lpm_shiftreg.tdf                                 ; yes             ; Megafunction                                          ; d:/altera/10.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                           ;
; sld_mbpmg.vhd                                    ; yes             ; Encrypted Megafunction                                ; d:/altera/10.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                              ;
; sld_ela_trigger_flow_mgr.vhd                     ; yes             ; Encrypted Megafunction                                ; d:/altera/10.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                               ;
; sld_buffer_manager.vhd                           ; yes             ; Encrypted Megafunction                                ; d:/altera/10.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                     ;
; db/altsyncram_da04.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/altsyncram_da04.tdf                           ;
; altdpram.tdf                                     ; yes             ; Megafunction                                          ; d:/altera/10.0/quartus/libraries/megafunctions/altdpram.tdf                                                               ;
; lpm_mux.tdf                                      ; yes             ; Megafunction                                          ; d:/altera/10.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                ;
; db/mux_rsc.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/mux_rsc.tdf                                   ;
; lpm_decode.tdf                                   ; yes             ; Megafunction                                          ; d:/altera/10.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                             ;
; db/decode_dvf.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/decode_dvf.tdf                                ;
; lpm_counter.tdf                                  ; yes             ; Megafunction                                          ; d:/altera/10.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                            ;
; db/cntr_ogi.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/cntr_ogi.tdf                                  ;
; db/cmpr_sgc.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/cmpr_sgc.tdf                                  ;
; db/cntr_g9j.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/cntr_g9j.tdf                                  ;
; db/cntr_egi.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/cntr_egi.tdf                                  ;
; db/cmpr_rgc.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/cmpr_rgc.tdf                                  ;
; db/cntr_23j.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/cntr_23j.tdf                                  ;
; db/cmpr_ngc.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/db/cmpr_ngc.tdf                                  ;
; sld_rom_sr.vhd                                   ; yes             ; Encrypted Megafunction                                ; d:/altera/10.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                             ;
; sld_hub.vhd                                      ; yes             ; Encrypted Megafunction                                ; d:/altera/10.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                   ; IP Include File                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/IP/IPRamHeadermac.vhd ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp       ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/m_MedOIp/IP/IpFifoTsOIp.vhd    ;
; Altera ; ALTPLL       ; 10.0    ; N/A          ; N/A          ; |Top_MedOIP|Top_pll:u_Top_pll                                     ; C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/modulos/Top_pll.vhd                    ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Partition Status Summary                                                      ;
+--------------------------------+-------------+--------------------------------+
; Partition Name                 ; Synthesized ; Reason                         ;
+--------------------------------+-------------+--------------------------------+
; Top                            ; yes         ; netlist type = Source File     ;
; TOP_TSoIP:u_TOP_TSoIP          ; yes         ; No netlist in project database ;
; sld_hub:auto_hub               ; yes         ; No netlist in project database ;
; sld_signaltap:auto_signaltap_0 ; yes         ; No netlist in project database ;
+--------------------------------+-------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                 ;
+------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |Top_MedOIP                              ; 196 (2)           ; 108 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP                                                                         ; work         ;
;    |Top_pll:u_Top_pll|                   ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|Top_pll:u_Top_pll                                                       ; work         ;
;       |altpll:altpll_component|          ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|Top_pll:u_Top_pll|altpll:altpll_component                               ; work         ;
;          |Top_pll_altpll:auto_generated| ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|Top_pll:u_Top_pll|altpll:altpll_component|Top_pll_altpll:auto_generated ; work         ;
;    |reset:u_reset|                       ; 53 (53)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|reset:u_reset                                                           ; work         ;
;    |ts_packet_gen:u_ts_packet_gen|       ; 140 (140)         ; 76 (76)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|ts_packet_gen:u_ts_packet_gen                                           ; work         ;
+------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; ts_packet_gen:u_ts_packet_gen|enable_d ; Stuck at VCC due to stuck port data_in ;
; ts_packet_gen:u_ts_packet_gen|enable_s ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 2  ;                                        ;
+----------------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                 ;
+----------------------------------------+---------------------------+----------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------------+---------------------------+----------------------------------------+
; ts_packet_gen:u_ts_packet_gen|enable_d ; Stuck at VCC              ; ts_packet_gen:u_ts_packet_gen|enable_s ;
;                                        ; due to stuck port data_in ;                                        ;
+----------------------------------------+---------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Top_MedOIP|ts_packet_gen:u_ts_packet_gen|tx_count[0]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Top_MedOIP|ts_packet_gen:u_ts_packet_gen|gap_count[7] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Top_MedOIP|ts_packet_gen:u_ts_packet_gen|ts_data[5]   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |Top_MedOIP|ts_packet_gen:u_ts_packet_gen|ts_data[2]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top_pll:u_Top_pll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------+
; Parameter Name                ; Value             ; Type                               ;
+-------------------------------+-------------------+------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                            ;
; PLL_TYPE                      ; AUTO              ; Untyped                            ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                            ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                            ;
; SCAN_CHAIN                    ; LONG              ; Untyped                            ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                            ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                            ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                            ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                            ;
; LOCK_HIGH                     ; 1                 ; Untyped                            ;
; LOCK_LOW                      ; 1                 ; Untyped                            ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                            ;
; SKIP_VCO                      ; OFF               ; Untyped                            ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                            ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                            ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                            ;
; BANDWIDTH                     ; 0                 ; Untyped                            ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                            ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                            ;
; DOWN_SPREAD                   ; 0                 ; Untyped                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                            ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                            ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                     ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                     ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                            ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                            ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                     ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                     ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK1_PHASE_SHIFT              ; 20000             ; Untyped                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                            ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                            ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                            ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                            ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                            ;
; DPA_DIVIDER                   ; 0                 ; Untyped                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                            ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                            ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                            ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                            ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                            ;
; VCO_MIN                       ; 0                 ; Untyped                            ;
; VCO_MAX                       ; 0                 ; Untyped                            ;
; VCO_CENTER                    ; 0                 ; Untyped                            ;
; PFD_MIN                       ; 0                 ; Untyped                            ;
; PFD_MAX                       ; 0                 ; Untyped                            ;
; M_INITIAL                     ; 0                 ; Untyped                            ;
; M                             ; 0                 ; Untyped                            ;
; N                             ; 1                 ; Untyped                            ;
; M2                            ; 1                 ; Untyped                            ;
; N2                            ; 1                 ; Untyped                            ;
; SS                            ; 1                 ; Untyped                            ;
; C0_HIGH                       ; 0                 ; Untyped                            ;
; C1_HIGH                       ; 0                 ; Untyped                            ;
; C2_HIGH                       ; 0                 ; Untyped                            ;
; C3_HIGH                       ; 0                 ; Untyped                            ;
; C4_HIGH                       ; 0                 ; Untyped                            ;
; C5_HIGH                       ; 0                 ; Untyped                            ;
; C6_HIGH                       ; 0                 ; Untyped                            ;
; C7_HIGH                       ; 0                 ; Untyped                            ;
; C8_HIGH                       ; 0                 ; Untyped                            ;
; C9_HIGH                       ; 0                 ; Untyped                            ;
; C0_LOW                        ; 0                 ; Untyped                            ;
; C1_LOW                        ; 0                 ; Untyped                            ;
; C2_LOW                        ; 0                 ; Untyped                            ;
; C3_LOW                        ; 0                 ; Untyped                            ;
; C4_LOW                        ; 0                 ; Untyped                            ;
; C5_LOW                        ; 0                 ; Untyped                            ;
; C6_LOW                        ; 0                 ; Untyped                            ;
; C7_LOW                        ; 0                 ; Untyped                            ;
; C8_LOW                        ; 0                 ; Untyped                            ;
; C9_LOW                        ; 0                 ; Untyped                            ;
; C0_INITIAL                    ; 0                 ; Untyped                            ;
; C1_INITIAL                    ; 0                 ; Untyped                            ;
; C2_INITIAL                    ; 0                 ; Untyped                            ;
; C3_INITIAL                    ; 0                 ; Untyped                            ;
; C4_INITIAL                    ; 0                 ; Untyped                            ;
; C5_INITIAL                    ; 0                 ; Untyped                            ;
; C6_INITIAL                    ; 0                 ; Untyped                            ;
; C7_INITIAL                    ; 0                 ; Untyped                            ;
; C8_INITIAL                    ; 0                 ; Untyped                            ;
; C9_INITIAL                    ; 0                 ; Untyped                            ;
; C0_MODE                       ; BYPASS            ; Untyped                            ;
; C1_MODE                       ; BYPASS            ; Untyped                            ;
; C2_MODE                       ; BYPASS            ; Untyped                            ;
; C3_MODE                       ; BYPASS            ; Untyped                            ;
; C4_MODE                       ; BYPASS            ; Untyped                            ;
; C5_MODE                       ; BYPASS            ; Untyped                            ;
; C6_MODE                       ; BYPASS            ; Untyped                            ;
; C7_MODE                       ; BYPASS            ; Untyped                            ;
; C8_MODE                       ; BYPASS            ; Untyped                            ;
; C9_MODE                       ; BYPASS            ; Untyped                            ;
; C0_PH                         ; 0                 ; Untyped                            ;
; C1_PH                         ; 0                 ; Untyped                            ;
; C2_PH                         ; 0                 ; Untyped                            ;
; C3_PH                         ; 0                 ; Untyped                            ;
; C4_PH                         ; 0                 ; Untyped                            ;
; C5_PH                         ; 0                 ; Untyped                            ;
; C6_PH                         ; 0                 ; Untyped                            ;
; C7_PH                         ; 0                 ; Untyped                            ;
; C8_PH                         ; 0                 ; Untyped                            ;
; C9_PH                         ; 0                 ; Untyped                            ;
; L0_HIGH                       ; 1                 ; Untyped                            ;
; L1_HIGH                       ; 1                 ; Untyped                            ;
; G0_HIGH                       ; 1                 ; Untyped                            ;
; G1_HIGH                       ; 1                 ; Untyped                            ;
; G2_HIGH                       ; 1                 ; Untyped                            ;
; G3_HIGH                       ; 1                 ; Untyped                            ;
; E0_HIGH                       ; 1                 ; Untyped                            ;
; E1_HIGH                       ; 1                 ; Untyped                            ;
; E2_HIGH                       ; 1                 ; Untyped                            ;
; E3_HIGH                       ; 1                 ; Untyped                            ;
; L0_LOW                        ; 1                 ; Untyped                            ;
; L1_LOW                        ; 1                 ; Untyped                            ;
; G0_LOW                        ; 1                 ; Untyped                            ;
; G1_LOW                        ; 1                 ; Untyped                            ;
; G2_LOW                        ; 1                 ; Untyped                            ;
; G3_LOW                        ; 1                 ; Untyped                            ;
; E0_LOW                        ; 1                 ; Untyped                            ;
; E1_LOW                        ; 1                 ; Untyped                            ;
; E2_LOW                        ; 1                 ; Untyped                            ;
; E3_LOW                        ; 1                 ; Untyped                            ;
; L0_INITIAL                    ; 1                 ; Untyped                            ;
; L1_INITIAL                    ; 1                 ; Untyped                            ;
; G0_INITIAL                    ; 1                 ; Untyped                            ;
; G1_INITIAL                    ; 1                 ; Untyped                            ;
; G2_INITIAL                    ; 1                 ; Untyped                            ;
; G3_INITIAL                    ; 1                 ; Untyped                            ;
; E0_INITIAL                    ; 1                 ; Untyped                            ;
; E1_INITIAL                    ; 1                 ; Untyped                            ;
; E2_INITIAL                    ; 1                 ; Untyped                            ;
; E3_INITIAL                    ; 1                 ; Untyped                            ;
; L0_MODE                       ; BYPASS            ; Untyped                            ;
; L1_MODE                       ; BYPASS            ; Untyped                            ;
; G0_MODE                       ; BYPASS            ; Untyped                            ;
; G1_MODE                       ; BYPASS            ; Untyped                            ;
; G2_MODE                       ; BYPASS            ; Untyped                            ;
; G3_MODE                       ; BYPASS            ; Untyped                            ;
; E0_MODE                       ; BYPASS            ; Untyped                            ;
; E1_MODE                       ; BYPASS            ; Untyped                            ;
; E2_MODE                       ; BYPASS            ; Untyped                            ;
; E3_MODE                       ; BYPASS            ; Untyped                            ;
; L0_PH                         ; 0                 ; Untyped                            ;
; L1_PH                         ; 0                 ; Untyped                            ;
; G0_PH                         ; 0                 ; Untyped                            ;
; G1_PH                         ; 0                 ; Untyped                            ;
; G2_PH                         ; 0                 ; Untyped                            ;
; G3_PH                         ; 0                 ; Untyped                            ;
; E0_PH                         ; 0                 ; Untyped                            ;
; E1_PH                         ; 0                 ; Untyped                            ;
; E2_PH                         ; 0                 ; Untyped                            ;
; E3_PH                         ; 0                 ; Untyped                            ;
; M_PH                          ; 0                 ; Untyped                            ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                            ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                            ;
; CLK0_COUNTER                  ; G0                ; Untyped                            ;
; CLK1_COUNTER                  ; G0                ; Untyped                            ;
; CLK2_COUNTER                  ; G0                ; Untyped                            ;
; CLK3_COUNTER                  ; G0                ; Untyped                            ;
; CLK4_COUNTER                  ; G0                ; Untyped                            ;
; CLK5_COUNTER                  ; G0                ; Untyped                            ;
; CLK6_COUNTER                  ; E0                ; Untyped                            ;
; CLK7_COUNTER                  ; E1                ; Untyped                            ;
; CLK8_COUNTER                  ; E2                ; Untyped                            ;
; CLK9_COUNTER                  ; E3                ; Untyped                            ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                            ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                            ;
; M_TIME_DELAY                  ; 0                 ; Untyped                            ;
; N_TIME_DELAY                  ; 0                 ; Untyped                            ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                            ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                            ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                            ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                            ;
; ENABLE0_COUNTER               ; L0                ; Untyped                            ;
; ENABLE1_COUNTER               ; L0                ; Untyped                            ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                            ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                            ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                            ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                            ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                            ;
; VCO_POST_SCALE                ; 0                 ; Untyped                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                            ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                            ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                            ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                            ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                            ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                            ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                            ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                            ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                            ;
; CBXI_PARAMETER                ; Top_pll_altpll    ; Untyped                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                            ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                            ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                            ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                     ;
+-------------------------------+-------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                           ;
+------------------------------------+--------------------+---------+---------------------------------+
; File                               ; Location           ; Library ; Checksum                        ;
+------------------------------------+--------------------+---------+---------------------------------+
; db/top_pll_altpll.v                ; Project Directory  ; work    ; 75e4d8db7ebfb77dc2537a31fd5e56  ;
; modulos/reset.vhd                  ; Project Directory  ; work    ; d5180fb9372e5bc4a8a583641685b3a ;
; modulos/Top_pll.vhd                ; Project Directory  ; work    ; 26e25d8e6134fb46e5b96223134949  ;
; modulos/ts_packet_gen.v            ; Project Directory  ; work    ; 46e633539dfc977147243cca7fbb21d ;
; Top_MedOIP.v                       ; Project Directory  ; work    ; bedbb9f26c9cf824c8da9406064f62f ;
; libraries/megafunctions/altpll.tdf ; Quartus II Install ; work    ; cbf8352be130f16a6c6b6a631be32d  ;
; lmf/maxplus2.lmf                   ; Quartus II Install ; work    ; a36c8ec425c8a2589af98b2d4daabc3 ;
+------------------------------------+--------------------+---------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "TOP_TSoIP:u_TOP_TSoIP" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Top_MedOIP                                                   ; 1161 (0)          ; 561 (0)      ; 16976       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP                                                                                                                                                     ; work         ;
;    |TOP_TSoIP:u_TOP_TSoIP|                                    ; 1161 (0)          ; 561 (0)      ; 16976       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP                                                                                                                               ; work         ;
;       |CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|                         ; 93 (93)           ; 47 (47)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp                                                                                                 ; work         ;
;       |CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|                     ; 66 (66)           ; 21 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP                                                                                             ; work         ;
;       |IPRamHeadermac:u_IpRamHeadermac|                       ; 1 (0)             ; 1 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac                                                                                               ; work         ;
;          |altsyncram:altsyncram_component|                    ; 1 (0)             ; 1 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component                                                               ; work         ;
;             |altsyncram_ilq1:auto_generated|                  ; 1 (1)             ; 1 (1)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_ilq1:auto_generated                                ; work         ;
;       |IpFifoTsOIp:u_IpFifoTsOIp|                             ; 98 (0)            ; 126 (0)      ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|                            ; 98 (0)            ; 126 (0)      ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_4oj1:auto_generated|                      ; 98 (14)           ; 126 (24)     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated                                                  ; work         ;
;                |a_gray2bin_8ib:rdptr_g_gray2bin|              ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_8ib:rs_dgwp_gray2bin|              ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_gray2bin_8ib:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_2lc:wrptr_gp|                   ; 23 (23)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_2lc:wrptr_gp                       ; work         ;
;                |a_graycounter_777:rdptr_g1p|                  ; 24 (24)           ; 16 (16)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_777:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_sld:rs_dgwp|                   ; 0 (0)             ; 24 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_sld:rs_dgwp                       ; work         ;
;                   |dffpipe_re9:dffpipe16|                     ; 0 (0)             ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16 ; work         ;
;                |alt_synch_pipe_tld:ws_dgrp|                   ; 0 (0)             ; 24 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_tld:ws_dgrp                       ; work         ;
;                   |dffpipe_se9:dffpipe19|                     ; 0 (0)             ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19 ; work         ;
;                |altsyncram_ij31:fifo_ram|                     ; 0 (0)             ; 0 (0)        ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|altsyncram_ij31:fifo_ram                         ; work         ;
;                |cmpr_p76:rdempty_eq_comp|                     ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|cmpr_p76:rdempty_eq_comp                         ; work         ;
;                |cmpr_p76:wrfull_eq_comp|                      ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|cmpr_p76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_qe9:rs_brp|                           ; 0 (0)             ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_brp                               ; work         ;
;                |dffpipe_qe9:rs_bwp|                           ; 0 (0)             ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_bwp                               ; work         ;
;       |MuxHdPactAddCRC:u_MuxHdPactAddCRC|                     ; 24 (24)           ; 13 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC                                                                                             ; work         ;
;       |PhyInterface:u_PhyInterface|                           ; 21 (21)           ; 31 (31)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface                                                                                                   ; work         ;
;       |auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc| ; 54 (54)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc                                                                         ; work         ;
;       |mac_header:u_mac_header|                               ; 741 (730)         ; 242 (242)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header                                                                                                       ; work         ;
;          |lpm_mult:Mult0|                                     ; 7 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0                                                                                        ; work         ;
;             |multcore:mult_core|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0|multcore:mult_core                                                                     ; work         ;
;          |lpm_mult:Mult1|                                     ; 4 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult1                                                                                        ; work         ;
;             |multcore:mult_core|                              ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult1|multcore:mult_core                                                                     ; work         ;
;       |mux_crc:u_mux_crc|                                     ; 48 (38)           ; 30 (20)      ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc                                                                                                             ; work         ;
;          |altshift_taps:o_Data_rtl_0|                         ; 10 (0)            ; 10 (0)       ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0                                                                                  ; work         ;
;             |shift_taps_ikm:auto_generated|                   ; 10 (0)            ; 10 (1)       ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_ikm:auto_generated                                                    ; work         ;
;                |altsyncram_82b1:altsyncram2|                  ; 0 (0)             ; 0 (0)        ; 80          ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_ikm:auto_generated|altsyncram_82b1:altsyncram2                        ; work         ;
;                |cntr_jah:cntr3|                               ; 6 (6)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_ikm:auto_generated|cntr_jah:cntr3                                     ; work         ;
;                |cntr_sqf:cntr1|                               ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_ikm:auto_generated|cntr_sqf:cntr1                                     ; work         ;
;       |teste_crc:u_teste_crc|                                 ; 15 (15)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|teste_crc:u_teste_crc                                                                                                         ; work         ;
+---------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|StateTx          ;
+--------------------+-------------------+--------------------+-----------------+----------------+
; Name               ; StateTx.S_PAYLOAD ; StateTx.S_PREAMBLE ; StateTx.S_TESTE ; StateTx.S_IDLE ;
+--------------------+-------------------+--------------------+-----------------+----------------+
; StateTx.S_IDLE     ; 0                 ; 0                  ; 0               ; 0              ;
; StateTx.S_TESTE    ; 0                 ; 0                  ; 1               ; 1              ;
; StateTx.S_PREAMBLE ; 0                 ; 1                  ; 0               ; 1              ;
; StateTx.S_PAYLOAD  ; 1                 ; 0                  ; 0               ; 1              ;
+--------------------+-------------------+--------------------+-----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[4..7]                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[0..1,4..5,8..10]                            ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[4..7]                                                            ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[4..7]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|o_Data[4..7]                                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][7]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][6]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][5]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][4]                                                                 ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][7]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][6]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][5]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][4]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][7]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][6]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][5]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][4]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][7]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][6]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][5]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][4]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][7]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][6]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][5]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][4]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][7]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][6]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][5]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][4]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][7]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][6]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][5]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][4]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][7]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][6]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][5]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][4]                                                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[11] ; Lost fanout                                                                                                ;
; TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[11] ; Lost fanout                                                                                                ;
; TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[2]                                          ; Merged with TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[3]       ;
; TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[3]                                          ; Merged with TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[6]       ;
; TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[6]                                          ; Merged with TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_NumBytes[7]       ;
; TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|\Process_Main:v_ChangeParameters_ctrl                                               ; Merged with TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|\Process_Main:v_comp                             ;
; TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_ValidCRC                                                                ; Merged with TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_calcularCRC ;
; TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_EnableRdPact                                                                ; Merged with TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRd          ;
; TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|o_EnableRdHdEth                                                               ; Merged with TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_EnableRdHeader    ;
; TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|\Process_Main:v_total_length_aux[0..1]                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|\Process_MuxHdPactAddCRC:v_ContaByteCRC[3]                                ; Stuck at GND due to stuck port data_in                                                                     ;
; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|StateTx.S_TESTE                                                                 ; Lost fanout                                                                                                ;
; Total Number of Removed Registers = 104                                                                                           ;                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                          ;
+-------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal        ; Registers Removed due to This Register                               ;
+-------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+
; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|o_Data[7]                 ; Stuck at GND              ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][7],   ;
;                                                                   ; due to stuck port data_in ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][7],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][7],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][7],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][7],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][7],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][7],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][7],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][7]   ;
; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|o_Data[6]                 ; Stuck at GND              ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][6],   ;
;                                                                   ; due to stuck port data_in ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][6],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][6],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][6],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][6],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][6],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][6],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][6],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][6]   ;
; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|o_Data[5]                 ; Stuck at GND              ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][5],   ;
;                                                                   ; due to stuck port data_in ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][5],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][5],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][5],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][5],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][5],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][5],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][5],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][5]   ;
; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|o_Data[4]                 ; Stuck at GND              ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[0][4],   ;
;                                                                   ; due to stuck port data_in ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[1][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[2][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[3][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[4][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[5][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[6][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[7][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[8][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[9][4],   ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[10][4],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[11][4],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[12][4],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[13][4],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[14][4],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[15][4],  ;
;                                                                   ;                           ; TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|reg_MacTx[16][4]   ;
; TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[7] ; Stuck at GND              ; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[7], ;
;                                                                   ; due to stuck port data_in ; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[7]      ;
; TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[6] ; Stuck at GND              ; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[6], ;
;                                                                   ; due to stuck port data_in ; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[6]      ;
; TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[5] ; Stuck at GND              ; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[5], ;
;                                                                   ; due to stuck port data_in ; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[5]      ;
; TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[4] ; Stuck at GND              ; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data_aux[4], ;
;                                                                   ; due to stuck port data_in ; TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_data[4]      ;
+-------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_conta_crc[0]                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|\Process_Main:v_ctrl[1]                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrHeader[8] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|\TxClk:var_CntAux[2]                     ;
; 32:1               ; 5 bits    ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|o_Add[4]                                     ;
; 5:1                ; 11 bits   ; 33 LEs        ; 11 LEs               ; 22 LEs                 ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|\Process_CtrlRdTxTsOIp:v_AddrPct[0]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|teste_crc:u_teste_crc|\Process_Main:v_conta[0]                       ;
; 64:1               ; 4 bits    ; 168 LEs       ; 84 LEs               ; 84 LEs                 ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|o_Data[4]                                    ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC|o_Data[3]                          ;
; 65:1               ; 2 bits    ; 86 LEs        ; 46 LEs               ; 40 LEs                 ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|o_Data[1]                                    ;
; 65:1               ; 2 bits    ; 86 LEs        ; 48 LEs               ; 38 LEs                 ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|o_Data[3]                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|out_PhyTxData[2]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc|crc[12]        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP|v_ContaByte                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp|v_Standby                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|o_Data                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |Top_MedOIP|TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|Selector6                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated ;
+---------------------------------------+-------+-----------------+---------------------------------------------------------+
; Assignment                            ; Value ; From            ; To                                                      ;
+---------------------------------------+-------+-----------------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -               ; -                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -               ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -               ; -                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -               ; -                                                       ;
; CUT                                   ; ON    ; rdptr_g         ; ws_dgrp|dffpipe19|dffe20a                               ;
; CUT                                   ; ON    ; delayed_wrptr_g ; rs_dgwp|dffpipe16|dffe17a                               ;
+---------------------------------------+-------+-----------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_777:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_3lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_2lc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|altsyncram_ij31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_ilq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0|shift_taps_ikm:auto_generated|altsyncram_82b1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                        ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 2048         ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 11           ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_4oj1  ; Untyped                                                                     ;
+-------------------------+--------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                               ;
+------------------------------------+--------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT                ; Untyped                                                            ;
; WIDTH_A                            ; 8                        ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 6                        ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 64                       ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                                            ;
; WIDTH_B                            ; 8                        ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 6                        ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 64                       ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                                            ;
; OUTDATA_REG_B                      ; CLOCK1                   ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                        ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                                            ;
; INIT_FILE                          ; Memory_IpUdp_1Pct_V1.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                   ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                   ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_ilq1          ; Untyped                                                            ;
+------------------------------------+--------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                           ;
; TAP_DISTANCE   ; 18             ; Untyped                                                                           ;
; WIDTH          ; 5              ; Untyped                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                           ;
; CBXI_PARAMETER ; shift_taps_ikm ; Untyped                                                                           ;
+----------------+----------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                       ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                       ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                          ;
+------------------------------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                       ;
; LPM_WIDTHB                                     ; 3            ; Untyped                                       ;
; LPM_WIDTHP                                     ; 11           ; Untyped                                       ;
; LPM_WIDTHR                                     ; 11           ; Untyped                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                       ;
; LATENCY                                        ; 0            ; Untyped                                       ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                       ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                       ;
+------------------------------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                          ;
+--------------------------------------------------+--------------------+---------+----------------------------------+
; File                                             ; Location           ; Library ; Checksum                         ;
+--------------------------------------------------+--------------------+---------+----------------------------------+
; db/a_gray2bin_8ib.tdf                            ; Project Directory  ; work    ; ff1486f425144bd661f949f10e39935  ;
; db/a_graycounter_2lc.tdf                         ; Project Directory  ; work    ; d96e2b4f3e6b5c2c34f4ed52f477ef6  ;
; db/a_graycounter_3lc.tdf                         ; Project Directory  ; work    ; 3bd3a3c1c2f2b0eb6feed24957abef5a ;
; db/a_graycounter_777.tdf                         ; Project Directory  ; work    ; ff243256883655afa2f5f806eb76a    ;
; db/alt_synch_pipe_sld.tdf                        ; Project Directory  ; work    ; 2c72d1e302c5dd9205564ae5a4ea7e0  ;
; db/alt_synch_pipe_tld.tdf                        ; Project Directory  ; work    ; edd91fa9bd9ed2567ec6d0b496c6bd8b ;
; db/altsyncram_ij31.tdf                           ; Project Directory  ; work    ; 4d1c15478d854109f147a56525b6dfc  ;
; db/altsyncram_ilq1.tdf                           ; Project Directory  ; work    ; d8baf150c69df1c9a572d431c940df   ;
; db/cmpr_p76.tdf                                  ; Project Directory  ; work    ; 6dddbccdaf21ed29992b282f50d7a6c6 ;
; db/dcfifo_4oj1.tdf                               ; Project Directory  ; work    ; 24fc8d32cf56324504c78045555afd   ;
; db/dffpipe_qe9.tdf                               ; Project Directory  ; work    ; a462431db6428c198768e9593fd92    ;
; db/dffpipe_re9.tdf                               ; Project Directory  ; work    ; a4cb30e2f541b1d1e65db9c9c88dd31  ;
; db/dffpipe_se9.tdf                               ; Project Directory  ; work    ; 7315e22999455dbf5c5cf3349faa643  ;
; modulos/m_MedOIp/IP/IpFifoTsOIp.vhd              ; Project Directory  ; work    ; 14f06ce0b1e458dd3b3f120ead9c22   ;
; modulos/m_MedOIp/IP/IPRamHeadermac.vhd           ; Project Directory  ; work    ; cc7a63b439a0be9e8ef9b95f56ed11   ;
; modulos/m_MedOIp/VHD/auk_udpipmac_ethernet_crc.v ; Project Directory  ; work    ; 94363e635db8d0f587b8144ea827b939 ;
; modulos/m_MedOIp/VHD/CtrlRdTxTsOIp.vhd           ; Project Directory  ; work    ; 8fd8a59bbeab64d86ff938eb7326bad4 ;
; modulos/m_MedOIp/VHD/CtrlWrTxTsOIP.vhd           ; Project Directory  ; work    ; 4cba2c1766b6c116b6dfe9f4defd4773 ;
; modulos/m_MedOIp/VHD/mac_header.vhd              ; Project Directory  ; work    ; 1ba912c9bb12b9f18b4fadc393ca72da ;
; modulos/m_MedOIp/VHD/mux_crc.vhd                 ; Project Directory  ; work    ; 8da66e3ebd3447de888ca2b989ece8   ;
; modulos/m_MedOIp/VHD/MuxHdPactAddCRC.vhd         ; Project Directory  ; work    ; 597deba8787b2c63b2266f2e5ed33d5  ;
; modulos/m_MedOIp/VHD/myblkinv2.v                 ; Project Directory  ; work    ; 6656838be77b324f5ff2ca41dd965de7 ;
; modulos/m_MedOIp/VHD/PCK_CRC32_D4.vhd            ; Project Directory  ; work    ; d9208de86ad7841d1baa34ed7b423b60 ;
; modulos/m_MedOIp/VHD/PhyInterface.vhd            ; Project Directory  ; work    ; 1af5ba98be9bb931fd2f24848de5d    ;
; modulos/m_MedOIp/VHD/teste_crc.vhd               ; Project Directory  ; work    ; d1156035298719f4d3a798bea7d9acb  ;
; modulos/m_MedOIp/VHD/TOP_TSoIP.v                 ; Project Directory  ; work    ; cb894767b950f5e4caf420f5be65d538 ;
; libraries/megafunctions/altsyncram.tdf           ; Quartus II Install ; work    ; 2214ab20c0942a8ca3f5b049ef70cc3b ;
; libraries/megafunctions/dcfifo.tdf               ; Quartus II Install ; work    ; 9cf51a8b61337e59952fbdd098b64290 ;
; lmf/maxplus2.lmf                                 ; Quartus II Install ; work    ; a36c8ec425c8a2589af98b2d4daabc3  ;
+--------------------------------------------------+--------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone IV E                     ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_da04:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                   ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 55                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 55                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 18295                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 18728                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                           ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                              ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 190                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc" ;
+-----------+--------+----------+-------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------+
; crc_error ; Output ; Info     ; Explicitly unconnected                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|teste_crc:u_teste_crc"                                                                    ;
+--------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity         ; Details                                                                                                ;
+--------+-------+------------------+--------------------------------------------------------------------------------------------------------+
; i_data ; Input ; Critical Warning ; Can't connect array with 8 elements in array dimension 1 to port with 4 elements in the same dimension ;
+--------+-------+------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC"                                                         ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; o_end        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; o_validcrc32 ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; o_check      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp"                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; headerethlength[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; headerethlength[5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; headerethlength[4]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; headerethlength[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; headerethlength[2]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; headerethlength[1]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; headerethlength[0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_validout            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_addrheader[10..6]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ler                 ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header" ;
+------------+--------+----------+------------------------------------------+
; Port       ; Type   ; Severity ; Details                                  ;
+------------+--------+----------+------------------------------------------+
; o_checksum ; Output ; Info     ; Explicitly unconnected                   ;
+------------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp" ;
+---------+--------+----------+-----------------------------------------------+
; Port    ; Type   ; Severity ; Details                                       ;
+---------+--------+----------+-----------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                        ;
; rdempty ; Output ; Info     ; Explicitly unconnected                        ;
+---------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP" ;
+--------+--------+----------+--------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                ;
+--------+--------+----------+--------------------------------------------------------+
; o_sync ; Output ; Info     ; Explicitly unconnected                                 ;
+--------+--------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TOP_TSoIP:u_TOP_TSoIP"                                                                             ;
+-------------------------+-----------------+----------+------------------------------------------------------------------------+
; Port                    ; Type            ; Severity ; Details                                                                ;
+-------------------------+-----------------+----------+------------------------------------------------------------------------+
; nRst                    ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; BTS_comp                ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_ts_PacketLength[7..6] ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_ts_PacketLength[3..2] ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_ts_PacketLength[5..4] ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_ts_PacketLength[1..0] ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[46..44]       ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[34..33]       ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[30..27]       ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[23..19]       ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[17..16]       ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[14..11]       ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[7..6]         ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[2..0]         ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[41..40]       ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[38..35]       ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[32..31]       ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[10..8]        ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[5..3]         ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[47]           ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[43]           ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[42]           ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[39]           ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[26]           ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[25]           ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacDest[24]           ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[18]           ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacDest[15]           ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacSource[28..25]     ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacSource[47..33]     ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacSource[24..1]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacSource[32]         ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacSource[31]         ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacSource[30]         ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_MacSource[29]         ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_MacSource[0]          ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_IpDest[31..29]        ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_IpDest[28..1]         ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_IpDest[0]             ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_IpSource[12..11]      ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_IpSource[9..8]        ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_IpSource[31..28]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_IpSource[24..13]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_IpSource[7..6]        ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_IpSource[4..1]        ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_IpSource[27]          ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_IpSource[26]          ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_IpSource[25]          ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_IpSource[10]          ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_IpSource[5]           ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_IpSource[0]           ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_Protocol[7..5]        ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_Protocol[3..1]        ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_Protocol[4]           ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_Protocol[0]           ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_PortDest[9..7]        ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_PortDest[5..3]        ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_PortDest[15..12]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_PortDest[2..0]        ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_PortDest[11]          ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_PortDest[10]          ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_PortDest[6]           ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_PortSource[9..7]      ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_PortSource[5..3]      ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_PortSource[15..12]    ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_PortSource[2..0]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_PortSource[11]        ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_PortSource[10]        ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_PortSource[6]         ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_TimeToLive[7..1]      ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_TimeToLive[0]         ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
; i_NumberPacket[2..1]    ; Partition Input ; Warning  ; Stuck at GND. Constants will not propagate across partition boundaries ;
; i_NumberPacket[0]       ; Partition Input ; Warning  ; Stuck at VCC. Constants will not propagate across partition boundaries ;
+-------------------------+-----------------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "ts_packet_gen:u_ts_packet_gen" ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; rst          ; Input  ; Info     ; Stuck at GND           ;
; enable       ; Input  ; Info     ; Stuck at VCC           ;
; id           ; Input  ; Info     ; Stuck at GND           ;
; len_188_204n ; Input  ; Info     ; Stuck at GND           ;
; gap[9..5]    ; Input  ; Info     ; Stuck at VCC           ;
; gap[15..10]  ; Input  ; Info     ; Stuck at GND           ;
; gap[2..0]    ; Input  ; Info     ; Stuck at GND           ;
; gap[4]       ; Input  ; Info     ; Stuck at GND           ;
; gap[3]       ; Input  ; Info     ; Stuck at VCC           ;
; ts_end       ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reset:u_reset"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Top_pll:u_Top_pll"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 55                  ; 55               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 23 16:38:22 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MedOIP -c MedOIP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 1 design units, including 1 entities, in source file modulos/ts_packet_gen.v
    Info: Found entity 1: ts_packet_gen
Info: Found 1 design units, including 1 entities, in source file modulos/m_medoip/vhd/top_tsoip.v
    Info: Found entity 1: TOP_TSoIP
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/ip/ipramheadermac.vhd
    Info: Found design unit 1: ipramheadermac-SYN
    Info: Found entity 1: IPRamHeadermac
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/ip/ipfifotsoip.vhd
    Info: Found design unit 1: ipfifotsoip-SYN
    Info: Found entity 1: IpFifoTsOIp
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/phyinterface.vhd
    Info: Found design unit 1: PhyInterface-PhyInterface_arq
    Info: Found entity 1: PhyInterface
Info: Found 1 design units, including 1 entities, in source file modulos/m_medoip/vhd/auk_udpipmac_ethernet_crc.v
    Info: Found entity 1: auk_udpipmac_ethernet_crc
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/teste_crc.vhd
    Info: Found design unit 1: teste_crc-teste_crc_arc
    Info: Found entity 1: teste_crc
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/mux_crc.vhd
    Info: Found design unit 1: mux_crc-mux_crc_arc
    Info: Found entity 1: mux_crc
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/muxhdpactaddcrc.vhd
    Info: Found design unit 1: MuxHdPactAddCRC-MuxHdPactAddCRC_arc
    Info: Found entity 1: MuxHdPactAddCRC
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/ctrlrdtxtsoip.vhd
    Info: Found design unit 1: CtrlRdTxTsOIp-CtrlRdTxTsOIp_arc
    Info: Found entity 1: CtrlRdTxTsOIp
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/mac_header.vhd
    Info: Found design unit 1: mac_header-mac_header_arc
    Info: Found entity 1: mac_header
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/ctrlwrtxtsoip.vhd
    Info: Found design unit 1: CtrlWrTxTsOIP-CtrlWrTxTsOIP_arc
    Info: Found entity 1: CtrlWrTxTsOIP
Info: Found 2 design units, including 1 entities, in source file modulos/top_pll.vhd
    Info: Found design unit 1: top_pll-SYN
    Info: Found entity 1: Top_pll
Info: Found 1 design units, including 1 entities, in source file top_medoip.v
    Info: Found entity 1: Top_MedOIP
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/pkt_length.vhd
    Info: Found design unit 1: pkt_length-pkt_length_arc
    Info: Found entity 1: pkt_length
Info: Found 2 design units, including 1 entities, in source file modulos/m_medoip/vhd/readertableconfigip.vhd
    Info: Found design unit 1: ReaderTableConfigIP-ReaderTableConfigIP_behavior
    Info: Found entity 1: ReaderTableConfigIP
Info: Found 2 design units, including 0 entities, in source file modulos/m_medoip/vhd/pck_crc32_d4.vhd
    Info: Found design unit 1: PCK_CRC32_D4
    Info: Found design unit 2: PCK_CRC32_D4-body
Info: Found 1 design units, including 1 entities, in source file modulos/m_medoip/vhd/myblkinv2.v
    Info: Found entity 1: myblkinv2
Info: Found 2 design units, including 1 entities, in source file modulos/reset.vhd
    Info: Found design unit 1: reset-reset_arc
    Info: Found entity 1: reset
Warning (10236): Verilog HDL Implicit Net warning at TOP_TSoIP.v(120): created implicit net for "fifo_rst"
Warning (10236): Verilog HDL Implicit Net warning at TOP_TSoIP.v(122): created implicit net for "fifo_full"
Info: Elaborating entity "Top_MedOIP" for the top level hierarchy
Warning (10034): Output port "Eth_Mdc" at Top_MedOIP.v(44) has no driver
Info: Elaborating entity "Top_pll" for hierarchy "Top_pll:u_Top_pll"
Info: Elaborating entity "altpll" for hierarchy "Top_pll:u_Top_pll|altpll:altpll_component"
Info: Elaborated megafunction instantiation "Top_pll:u_Top_pll|altpll:altpll_component"
Info: Instantiated megafunction "Top_pll:u_Top_pll|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "20000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Cyclone IV E"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Top_pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/top_pll_altpll.v
    Info: Found entity 1: Top_pll_altpll
Info: Elaborating entity "Top_pll_altpll" for hierarchy "Top_pll:u_Top_pll|altpll:altpll_component|Top_pll_altpll:auto_generated"
Info: Elaborating entity "reset" for hierarchy "reset:u_reset"
Info: Elaborating entity "ts_packet_gen" for hierarchy "ts_packet_gen:u_ts_packet_gen"
Warning (10230): Verilog HDL assignment warning at ts_packet_gen.v(91): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ts_packet_gen.v(100): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ts_packet_gen.v(140): truncated value with size 32 to match size of target (8)
Info: Elaborating entity "TOP_TSoIP" for hierarchy "TOP_TSoIP:u_TOP_TSoIP"
Info: Elaborating entity "CtrlWrTxTsOIP" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|CtrlWrTxTsOIP:u_TOP_CtrlWrTxTsOIP"
Info: Elaborating entity "IpFifoTsOIp" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp"
Info: Elaborating entity "dcfifo" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component"
Info: Elaborated megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component"
Info: Instantiated megafunction "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component" with the following parameter:
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_numwords" = "2048"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "dcfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "11"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "rdsync_delaypipe" = "4"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
    Info: Parameter "write_aclr_synch" = "OFF"
    Info: Parameter "wrsync_delaypipe" = "4"
Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4oj1.tdf
    Info: Found entity 1: dcfifo_4oj1
Info: Elaborating entity "dcfifo_4oj1" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf
    Info: Found entity 1: a_gray2bin_8ib
Info: Elaborating entity "a_gray2bin_8ib" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_gray2bin_8ib:rdptr_g_gray2bin"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf
    Info: Found entity 1: a_graycounter_777
Info: Elaborating entity "a_graycounter_777" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_777:rdptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf
    Info: Found entity 1: a_graycounter_3lc
Info: Elaborating entity "a_graycounter_3lc" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_3lc:wrptr_g1p"
Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info: Found entity 1: a_graycounter_2lc
Info: Elaborating entity "a_graycounter_2lc" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|a_graycounter_2lc:wrptr_gp"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ij31.tdf
    Info: Found entity 1: altsyncram_ij31
Info: Elaborating entity "altsyncram_ij31" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|altsyncram_ij31:fifo_ram"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info: Found entity 1: dffpipe_qe9
Info: Elaborating entity "dffpipe_qe9" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_brp"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info: Found entity 1: alt_synch_pipe_sld
Info: Elaborating entity "alt_synch_pipe_sld" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info: Found entity 1: dffpipe_re9
Info: Elaborating entity "dffpipe_re9" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe16"
Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info: Found entity 1: alt_synch_pipe_tld
Info: Elaborating entity "alt_synch_pipe_tld" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info: Found entity 1: dffpipe_se9
Info: Elaborating entity "dffpipe_se9" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe19"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf
    Info: Found entity 1: cmpr_p76
Info: Elaborating entity "cmpr_p76" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|cmpr_p76:rdempty_eq_comp"
Info: Elaborating entity "mac_header" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header"
Info: Elaborating entity "IPRamHeadermac" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac"
Info: Elaborating entity "altsyncram" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component"
Info: Instantiated megafunction "TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_input_b" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "init_file" = "Memory_IpUdp_1Pct_V1.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "numwords_b" = "64"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_b" = "CLOCK1"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "widthad_b" = "6"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_b" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ilq1.tdf
    Info: Found entity 1: altsyncram_ilq1
Info: Elaborating entity "altsyncram_ilq1" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|IPRamHeadermac:u_IpRamHeadermac|altsyncram:altsyncram_component|altsyncram_ilq1:auto_generated"
Info: Elaborating entity "CtrlRdTxTsOIp" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|CtrlRdTxTsOIp:u_CtrlRdTxTsOIp"
Warning (10631): VHDL Process Statement warning at CtrlRdTxTsOIp.vhd(79): inferring latch(es) for signal or variable "o_Ler", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "o_Ler" at CtrlRdTxTsOIp.vhd(79)
Info: Elaborating entity "MuxHdPactAddCRC" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|MuxHdPactAddCRC:u_MuxHdPactAddCRC"
Info: Elaborating entity "mux_crc" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc"
Info: Elaborating entity "teste_crc" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|teste_crc:u_teste_crc"
Info: Elaborating entity "auk_udpipmac_ethernet_crc" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|auk_udpipmac_ethernet_crc:u_auk_udpipmac_ethernet_crc"
Info: Elaborating entity "myblkinv2" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|myblkinv2:u_myblkinv2"
Info: Elaborating entity "PhyInterface" for hierarchy "TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface"
Warning (10036): Verilog HDL or VHDL warning at PhyInterface.vhd(63): object "reg_MacTxStart" assigned a value but never read
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_da04.tdf
    Info: Found entity 1: altsyncram_da04
Info: Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info: Found entity 1: mux_rsc
Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info: Found entity 1: decode_dvf
Info: Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf
    Info: Found entity 1: cntr_ogi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info: Found entity 1: cmpr_sgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info: Found entity 1: cntr_g9j
Info: Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info: Found entity 1: cntr_egi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info: Found entity 1: cmpr_rgc
Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info: Found entity 1: cntr_23j
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info: Found entity 1: cmpr_ngc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info: 4 design partitions require synthesis
    Info: Partition "Top" requires synthesis because its netlist type is Source File
    Info: Partition "TOP_TSoIP:u_TOP_TSoIP" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info: Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info: Partition "sld_signaltap:auto_signaltap_0" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info: No design partitions will skip synthesis in the current incremental compilation
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Using 4 processors to synthesize 4 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 23 16:38:27 2014
Info: Command: quartus_map --parallel=1 --helper=0 --partition=Top MedOIP -c MedOIP
Info: Timing-Driven Synthesis is running on partition "Top"
Info: Starting Logic Optimization and Technology Mapping for Top Partition
Warning: The following bidir pins have no drivers
    Warning: Bidir "Eth_Mdio" has no driver
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "Eth_Mdc" is stuck at GND
    Warning (13410): Pin "Eth_Rst_N" is stuck at VCC
    Warning (13410): Pin "Led_N[0]" is stuck at GND
    Warning (13410): Pin "Led_N[1]" is stuck at GND
    Warning (13410): Pin "Led_N[2]" is stuck at GND
Info: Implemented 247 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 13 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 223 logic cells
    Info: Implemented 1 PLLs
    Info: Implemented 1 partitions
Warning: Ignored assignments for entity "MedOIP" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id "Root Region" was ignored
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 326 megabytes
    Info: Processing ended: Wed Apr 23 16:38:29 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 23 16:38:27 2014
Info: Command: quartus_map --parallel=1 --helper=1 --partition=TOP_TSoIP:u_TOP_TSoIP MedOIP -c MedOIP
Info: Timing-Driven Synthesis is running on partition "TOP_TSoIP:u_TOP_TSoIP"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altshift_taps megafunction from the following design logic: "TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|o_Data[0]~0"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 18
        Info: Parameter WIDTH set to 5
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|Mult1"
Info: Elaborated megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0"
Info: Instantiated megafunction "TOP_TSoIP:u_TOP_TSoIP|mux_crc:u_mux_crc|altshift_taps:o_Data_rtl_0" with the following parameter:
    Info: Parameter "NUMBER_OF_TAPS" = "1"
    Info: Parameter "TAP_DISTANCE" = "18"
    Info: Parameter "WIDTH" = "5"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_ikm.tdf
    Info: Found entity 1: shift_taps_ikm
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_82b1.tdf
    Info: Found entity 1: altsyncram_82b1
Info: Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf
    Info: Found entity 1: cntr_sqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf
    Info: Found entity 1: cntr_jah
Info: Elaborated megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0"
Info: Instantiated megafunction "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "3"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult1"
Info: Instantiated megafunction "TOP_TSoIP:u_TOP_TSoIP|mac_header:u_mac_header|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "3"
    Info: Parameter "LPM_WIDTHP" = "11"
    Info: Parameter "LPM_WIDTHR" = "11"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Starting Logic Optimization and Technology Mapping for Partition TOP_TSoIP:u_TOP_TSoIP
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below.
    Info: Register "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_bwp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "TOP_TSoIP:u_TOP_TSoIP|IpFifoTsOIp:u_IpFifoTsOIp|dcfifo:dcfifo_component|dcfifo_4oj1:auto_generated|dffpipe_qe9:rs_brp|dffe15a[11]" lost all its fanouts during netlist optimizations.
    Info: Register "TOP_TSoIP:u_TOP_TSoIP|PhyInterface:u_PhyInterface|StateTx.S_TESTE" lost all its fanouts during netlist optimizations.
Info: Implemented 1822 device resources after synthesis - the final resource count might be different
    Info: Implemented 233 input pins
    Info: Implemented 54 output pins
    Info: Implemented 1514 logic cells
    Info: Implemented 21 RAM segments
Warning: Ignored assignments for entity "MedOIP" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id "Root Region" was ignored
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 348 megabytes
    Info: Processing ended: Wed Apr 23 16:38:33 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:11
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 23 16:38:27 2014
Info: Command: quartus_map --parallel=1 --helper=2 --partition=sld_signaltap:auto_signaltap_0 MedOIP -c MedOIP
Info: Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info: Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 1467 device resources after synthesis - the final resource count might be different
    Info: Implemented 167 input pins
    Info: Implemented 120 output pins
    Info: Implemented 1125 logic cells
    Info: Implemented 55 RAM segments
Warning: Ignored assignments for entity "MedOIP" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id "Root Region" was ignored
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 328 megabytes
    Info: Processing ended: Wed Apr 23 16:38:30 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:09
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 23 16:38:27 2014
Info: Command: quartus_map --parallel=1 --helper=3 --partition=sld_hub:auto_hub MedOIP -c MedOIP
Info: Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info: Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 169 device resources after synthesis - the final resource count might be different
    Info: Implemented 18 input pins
    Info: Implemented 36 output pins
    Info: Implemented 115 logic cells
Warning: Ignored assignments for entity "MedOIP" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id "Root Region" was ignored
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 325 megabytes
    Info: Processing ended: Wed Apr 23 16:38:29 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:06
Info: Finished parallel synthesis of all partitions
Warning: Ignored assignments for entity "MedOIP" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity MedOIP -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity MedOIP -section_id "Root Region" was ignored
Info: Generated suppressed messages file C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/MedOIP.map.smsg
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 412 megabytes
    Info: Processing ended: Wed Apr 23 16:38:34 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/franz.couto/Desktop/Prototipo_Medipix/Projeto/MedOIP/MedipixOIP/MedOIP.map.smsg.


