read -sv run_verilog_mid/adder_32b_16_62_5bb3b199148d45d76eb1c7ed48fd442f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_62_5bb3b199148d45d76eb1c7ed48fd442f_yosys.v
