Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Aug 10 09:53:42 2023
| Host         : DEDSEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: i2s/bclk_r_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.119        0.000                      0                  322        0.158        0.000                      0                  322        7.000        0.000                       0                   215  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in_50M            {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0  {0.000 35.429}       70.857          14.113          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_50M                                                                                                                                                              7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.119        0.000                      0                  317        0.158        0.000                      0                  317       49.500        0.000                       0                   204  
  clk_out2_clk_wiz_0       69.314        0.000                      0                    5        0.280        0.000                      0                    5       34.929        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_50M
  To Clock:  clk_in_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.119ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        67.629ns  (logic 35.142ns (51.963%)  route 32.487ns (48.037%))
  Logic Levels:           150  (CARRY4=128 LUT1=1 LUT2=14 LUT3=7)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 98.101 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.567    45.510    midi_proc/p_1_in[3]
    SLICE_X17Y0          LUT2 (Prop_lut2_I1_O)        0.313    45.823 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.823    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.373 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.373    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.487 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.487    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.601 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.601    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.715 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.715    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.829 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.829    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.079 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.595    47.675    midi_proc/p_1_in[2]
    SLICE_X16Y2          LUT2 (Prop_lut2_I1_O)        0.313    47.988 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    47.988    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X16Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.521 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.521    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.638 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.638    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.755 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.872 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.872    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.989 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    49.241 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.196    50.436    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.310    50.746 r  osc1/hold_tick[5]_i_28/O
                         net (fo=1, routed)           0.000    50.746    osc1/hold_tick[5]_i_28_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.296 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.296    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.410 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.410    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.524 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.524    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.638 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.638    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.752 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.752    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.002 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.611    53.614    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X12Y3          LUT3 (Prop_lut3_I0_O)        0.313    53.927 r  osc1/hold_tick[4]_i_23/O
                         net (fo=1, routed)           0.000    53.927    osc1/hold_tick[4]_i_23_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.307 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.307    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.424 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.424    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.541 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.541    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.658 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.658    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    54.910 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.375    56.284    midi_proc/p_1_in[1]
    SLICE_X10Y2          LUT2 (Prop_lut2_I1_O)        0.310    56.594 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    56.594    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.127 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.127    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.244 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.244    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.361 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.361    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.478 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.478    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.595 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.595    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    57.847 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.326    59.173    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.310    59.483 r  osc1/hold_tick[2]_i_28/O
                         net (fo=1, routed)           0.000    59.483    osc1/hold_tick[2]_i_28_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.033 r  osc1/hold_tick_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.033    osc1/hold_tick_reg[2]_i_21_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.147 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.147    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.261 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.261    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.375 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.375    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.489 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.489    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.739 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          1.275    62.014    midi_proc/p_1_in[0]
    SLICE_X9Y1           LUT2 (Prop_lut2_I1_O)        0.313    62.327 r  midi_proc/hold_tick[1]_i_28/O
                         net (fo=1, routed)           0.000    62.327    osc1/hold_tick_reg[0]_i_21_0[0]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.877 r  osc1/hold_tick_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.877    osc1/hold_tick_reg[1]_i_21_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  osc1/hold_tick_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.991    osc1/hold_tick_reg[1]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  osc1/hold_tick_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.105    osc1/hold_tick_reg[1]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  osc1/hold_tick_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.219    osc1/hold_tick_reg[1]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.333 r  osc1/hold_tick_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.333    osc1/hold_tick_reg[1]_i_2_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.583 r  osc1/hold_tick_reg[1]_i_1/CO[2]
                         net (fo=25, routed)          1.348    64.931    osc1/hold_tick_reg[1]_i_1_n_1
    SLICE_X8Y0           LUT2 (Prop_lut2_I1_O)        0.313    65.244 r  osc1/hold_tick[0]_i_28/O
                         net (fo=1, routed)           0.000    65.244    osc1/hold_tick[0]_i_28_n_0
    SLICE_X8Y0           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.777 r  osc1/hold_tick_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.777    osc1/hold_tick_reg[0]_i_21_n_0
    SLICE_X8Y1           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.894 r  osc1/hold_tick_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    65.894    osc1/hold_tick_reg[0]_i_16_n_0
    SLICE_X8Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.011 r  osc1/hold_tick_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.011    osc1/hold_tick_reg[0]_i_11_n_0
    SLICE_X8Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.128 r  osc1/hold_tick_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.128    osc1/hold_tick_reg[0]_i_6_n_0
    SLICE_X8Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.245 r  osc1/hold_tick_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.245    osc1/hold_tick_reg[0]_i_2_n_0
    SLICE_X8Y5           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    66.474 r  osc1/hold_tick_reg[0]_i_1/CO[2]
                         net (fo=1, routed)           0.000    66.474    osc1/hold_tick_reg[0]_i_1_n_1
    SLICE_X8Y5           FDRE                                         r  osc1/hold_tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510    98.101    osc1/clk_out1
    SLICE_X8Y5           FDRE                                         r  osc1/hold_tick_reg[0]/C
                         clock pessimism              0.550    98.651    
                         clock uncertainty           -0.152    98.499    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.094    98.593    osc1/hold_tick_reg[0]
  -------------------------------------------------------------------
                         required time                         98.593    
                         arrival time                         -66.474    
  -------------------------------------------------------------------
                         slack                                 32.119    

Slack (MET) :             34.933ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        64.738ns  (logic 33.599ns (51.900%)  route 31.139ns (48.100%))
  Logic Levels:           143  (CARRY4=122 LUT1=1 LUT2=13 LUT3=7)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 98.101 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.567    45.510    midi_proc/p_1_in[3]
    SLICE_X17Y0          LUT2 (Prop_lut2_I1_O)        0.313    45.823 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.823    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.373 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.373    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.487 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.487    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.601 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.601    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.715 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.715    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.829 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.829    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.079 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.595    47.675    midi_proc/p_1_in[2]
    SLICE_X16Y2          LUT2 (Prop_lut2_I1_O)        0.313    47.988 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    47.988    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X16Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.521 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.521    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.638 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.638    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.755 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.872 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.872    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.989 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    49.241 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.196    50.436    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.310    50.746 r  osc1/hold_tick[5]_i_28/O
                         net (fo=1, routed)           0.000    50.746    osc1/hold_tick[5]_i_28_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.296 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.296    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.410 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.410    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.524 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.524    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.638 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.638    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.752 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.752    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.002 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.611    53.614    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X12Y3          LUT3 (Prop_lut3_I0_O)        0.313    53.927 r  osc1/hold_tick[4]_i_23/O
                         net (fo=1, routed)           0.000    53.927    osc1/hold_tick[4]_i_23_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.307 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.307    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.424 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.424    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.541 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.541    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.658 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.658    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    54.910 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.375    56.284    midi_proc/p_1_in[1]
    SLICE_X10Y2          LUT2 (Prop_lut2_I1_O)        0.310    56.594 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    56.594    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.127 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.127    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.244 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.244    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.361 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.361    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.478 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.478    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.595 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.595    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    57.847 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.326    59.173    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.310    59.483 r  osc1/hold_tick[2]_i_28/O
                         net (fo=1, routed)           0.000    59.483    osc1/hold_tick[2]_i_28_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.033 r  osc1/hold_tick_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.033    osc1/hold_tick_reg[2]_i_21_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.147 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.147    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.261 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.261    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.375 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.375    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.489 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.489    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.739 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          1.275    62.014    midi_proc/p_1_in[0]
    SLICE_X9Y1           LUT2 (Prop_lut2_I1_O)        0.313    62.327 r  midi_proc/hold_tick[1]_i_28/O
                         net (fo=1, routed)           0.000    62.327    osc1/hold_tick_reg[0]_i_21_0[0]
    SLICE_X9Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    62.877 r  osc1/hold_tick_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.877    osc1/hold_tick_reg[1]_i_21_n_0
    SLICE_X9Y2           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.991 r  osc1/hold_tick_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    62.991    osc1/hold_tick_reg[1]_i_16_n_0
    SLICE_X9Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.105 r  osc1/hold_tick_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.105    osc1/hold_tick_reg[1]_i_11_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.219 r  osc1/hold_tick_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.219    osc1/hold_tick_reg[1]_i_6_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.333 r  osc1/hold_tick_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.333    osc1/hold_tick_reg[1]_i_2_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    63.583 r  osc1/hold_tick_reg[1]_i_1/CO[2]
                         net (fo=25, routed)          0.000    63.583    osc1/hold_tick_reg[1]_i_1_n_1
    SLICE_X9Y6           FDRE                                         r  osc1/hold_tick_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510    98.101    osc1/clk_out1
    SLICE_X9Y6           FDRE                                         r  osc1/hold_tick_reg[1]/C
                         clock pessimism              0.550    98.651    
                         clock uncertainty           -0.152    98.499    
    SLICE_X9Y6           FDRE (Setup_fdre_C_D)        0.017    98.516    osc1/hold_tick_reg[1]
  -------------------------------------------------------------------
                         required time                         98.516    
                         arrival time                         -63.583    
  -------------------------------------------------------------------
                         slack                                 34.933    

Slack (MET) :             37.777ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.894ns  (logic 32.030ns (51.750%)  route 29.864ns (48.250%))
  Logic Levels:           136  (CARRY4=116 LUT1=1 LUT2=12 LUT3=7)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 98.101 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.567    45.510    midi_proc/p_1_in[3]
    SLICE_X17Y0          LUT2 (Prop_lut2_I1_O)        0.313    45.823 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.823    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.373 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.373    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.487 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.487    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.601 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.601    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.715 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.715    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.829 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.829    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.079 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.595    47.675    midi_proc/p_1_in[2]
    SLICE_X16Y2          LUT2 (Prop_lut2_I1_O)        0.313    47.988 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    47.988    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X16Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.521 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.521    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.638 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.638    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.755 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.872 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.872    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.989 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    49.241 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.196    50.436    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.310    50.746 r  osc1/hold_tick[5]_i_28/O
                         net (fo=1, routed)           0.000    50.746    osc1/hold_tick[5]_i_28_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.296 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.296    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.410 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.410    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.524 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.524    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.638 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.638    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.752 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.752    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.002 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.611    53.614    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X12Y3          LUT3 (Prop_lut3_I0_O)        0.313    53.927 r  osc1/hold_tick[4]_i_23/O
                         net (fo=1, routed)           0.000    53.927    osc1/hold_tick[4]_i_23_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.307 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.307    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.424 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.424    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.541 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.541    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.658 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.658    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    54.910 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.375    56.284    midi_proc/p_1_in[1]
    SLICE_X10Y2          LUT2 (Prop_lut2_I1_O)        0.310    56.594 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    56.594    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.127 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.127    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.244 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.244    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.361 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.361    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.478 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.478    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.595 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.595    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    57.847 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          1.326    59.173    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X11Y1          LUT2 (Prop_lut2_I1_O)        0.310    59.483 r  osc1/hold_tick[2]_i_28/O
                         net (fo=1, routed)           0.000    59.483    osc1/hold_tick[2]_i_28_n_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.033 r  osc1/hold_tick_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.033    osc1/hold_tick_reg[2]_i_21_n_0
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.147 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.147    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.261 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.261    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.375 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.375    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.489 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.489    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.739 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          0.000    60.739    osc1/p_1_in[0]
    SLICE_X11Y6          FDRE                                         r  osc1/hold_tick_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.510    98.101    osc1/clk_out1
    SLICE_X11Y6          FDRE                                         r  osc1/hold_tick_reg[2]/C
                         clock pessimism              0.550    98.651    
                         clock uncertainty           -0.152    98.499    
    SLICE_X11Y6          FDRE (Setup_fdre_C_D)        0.017    98.516    osc1/hold_tick_reg[2]
  -------------------------------------------------------------------
                         required time                         98.516    
                         arrival time                         -60.739    
  -------------------------------------------------------------------
                         slack                                 37.777    

Slack (MET) :             40.717ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.002ns  (logic 30.464ns (51.632%)  route 28.538ns (48.368%))
  Logic Levels:           129  (CARRY4=110 LUT1=1 LUT2=11 LUT3=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 98.100 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.567    45.510    midi_proc/p_1_in[3]
    SLICE_X17Y0          LUT2 (Prop_lut2_I1_O)        0.313    45.823 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.823    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.373 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.373    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.487 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.487    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.601 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.601    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.715 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.715    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.829 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.829    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.079 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.595    47.675    midi_proc/p_1_in[2]
    SLICE_X16Y2          LUT2 (Prop_lut2_I1_O)        0.313    47.988 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    47.988    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X16Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.521 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.521    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.638 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.638    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.755 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.872 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.872    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.989 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    49.241 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.196    50.436    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.310    50.746 r  osc1/hold_tick[5]_i_28/O
                         net (fo=1, routed)           0.000    50.746    osc1/hold_tick[5]_i_28_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.296 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.296    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.410 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.410    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.524 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.524    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.638 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.638    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.752 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.752    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.002 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.611    53.614    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X12Y3          LUT3 (Prop_lut3_I0_O)        0.313    53.927 r  osc1/hold_tick[4]_i_23/O
                         net (fo=1, routed)           0.000    53.927    osc1/hold_tick[4]_i_23_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.307 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.307    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.424 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.424    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.541 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.541    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.658 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.658    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    54.910 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.375    56.284    midi_proc/p_1_in[1]
    SLICE_X10Y2          LUT2 (Prop_lut2_I1_O)        0.310    56.594 r  midi_proc/hold_tick[3]_i_28/O
                         net (fo=1, routed)           0.000    56.594    osc1/hold_tick_reg[2]_i_21_0[0]
    SLICE_X10Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.127 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.127    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X10Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.244 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.244    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.361 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.361    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.478 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    57.478    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.595 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    57.595    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    57.847 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          0.000    57.847    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X10Y7          FDRE                                         r  osc1/hold_tick_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.509    98.100    osc1/clk_out1
    SLICE_X10Y7          FDRE                                         r  osc1/hold_tick_reg[3]/C
                         clock pessimism              0.550    98.650    
                         clock uncertainty           -0.152    98.498    
    SLICE_X10Y7          FDRE (Setup_fdre_C_D)        0.066    98.564    osc1/hold_tick_reg[3]
  -------------------------------------------------------------------
                         required time                         98.564    
                         arrival time                         -57.847    
  -------------------------------------------------------------------
                         slack                                 40.717    

Slack (MET) :             43.655ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.064ns  (logic 28.901ns (51.550%)  route 27.163ns (48.450%))
  Logic Levels:           122  (CARRY4=104 LUT1=1 LUT2=10 LUT3=7)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.900ns = ( 98.100 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.567    45.510    midi_proc/p_1_in[3]
    SLICE_X17Y0          LUT2 (Prop_lut2_I1_O)        0.313    45.823 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.823    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.373 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.373    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.487 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.487    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.601 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.601    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.715 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.715    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.829 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.829    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.079 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.595    47.675    midi_proc/p_1_in[2]
    SLICE_X16Y2          LUT2 (Prop_lut2_I1_O)        0.313    47.988 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    47.988    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X16Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.521 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.521    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.638 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.638    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.755 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.872 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.872    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.989 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    49.241 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.196    50.436    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.310    50.746 r  osc1/hold_tick[5]_i_28/O
                         net (fo=1, routed)           0.000    50.746    osc1/hold_tick[5]_i_28_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.296 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.296    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.410 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.410    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.524 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.524    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.638 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.638    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.752 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.752    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.002 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.611    53.614    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X12Y3          LUT3 (Prop_lut3_I0_O)        0.313    53.927 r  osc1/hold_tick[4]_i_23/O
                         net (fo=1, routed)           0.000    53.927    osc1/hold_tick[4]_i_23_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    54.307 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    54.307    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.424 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.424    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.541 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    54.541    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    54.658 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    54.658    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    54.910 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          0.000    54.910    osc1/p_1_in[1]
    SLICE_X12Y7          FDRE                                         r  osc1/hold_tick_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.509    98.100    osc1/clk_out1
    SLICE_X12Y7          FDRE                                         r  osc1/hold_tick_reg[4]/C
                         clock pessimism              0.550    98.650    
                         clock uncertainty           -0.152    98.498    
    SLICE_X12Y7          FDRE (Setup_fdre_C_D)        0.066    98.564    osc1/hold_tick_reg[4]
  -------------------------------------------------------------------
                         required time                         98.564    
                         arrival time                         -54.910    
  -------------------------------------------------------------------
                         slack                                 43.655    

Slack (MET) :             46.507ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.157ns  (logic 27.605ns (51.931%)  route 25.552ns (48.069%))
  Logic Levels:           116  (CARRY4=99 LUT1=1 LUT2=10 LUT3=6)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 98.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.567    45.510    midi_proc/p_1_in[3]
    SLICE_X17Y0          LUT2 (Prop_lut2_I1_O)        0.313    45.823 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.823    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.373 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.373    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.487 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.487    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.601 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.601    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.715 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.715    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.829 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.829    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.079 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.595    47.675    midi_proc/p_1_in[2]
    SLICE_X16Y2          LUT2 (Prop_lut2_I1_O)        0.313    47.988 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    47.988    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X16Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.521 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.521    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.638 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.638    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.755 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.872 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.872    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.989 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    49.241 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.196    50.436    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X14Y2          LUT2 (Prop_lut2_I1_O)        0.310    50.746 r  osc1/hold_tick[5]_i_28/O
                         net (fo=1, routed)           0.000    50.746    osc1/hold_tick[5]_i_28_n_0
    SLICE_X14Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.296 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    51.296    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X14Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.410 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    51.410    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X14Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.524 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    51.524    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X14Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.638 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    51.638    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X14Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.752 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    51.752    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    52.002 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          0.000    52.002    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X14Y7          FDRE                                         r  osc1/hold_tick_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.503    98.094    osc1/clk_out1
    SLICE_X14Y7          FDRE                                         r  osc1/hold_tick_reg[5]/C
                         clock pessimism              0.550    98.644    
                         clock uncertainty           -0.152    98.492    
    SLICE_X14Y7          FDRE (Setup_fdre_C_D)        0.017    98.509    osc1/hold_tick_reg[5]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                         -52.002    
  -------------------------------------------------------------------
                         slack                                 46.507    

Slack (MET) :             49.316ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        50.395ns  (logic 26.039ns (51.669%)  route 24.356ns (48.331%))
  Logic Levels:           109  (CARRY4=93 LUT1=1 LUT2=9 LUT3=6)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.567    45.510    midi_proc/p_1_in[3]
    SLICE_X17Y0          LUT2 (Prop_lut2_I1_O)        0.313    45.823 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.823    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.373 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.373    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.487 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.487    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.601 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.601    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.715 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.715    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.829 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.829    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.079 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.595    47.675    midi_proc/p_1_in[2]
    SLICE_X16Y2          LUT2 (Prop_lut2_I1_O)        0.313    47.988 r  midi_proc/hold_tick[6]_i_28/O
                         net (fo=1, routed)           0.000    47.988    osc1/hold_tick_reg[5]_i_21_0[0]
    SLICE_X16Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.521 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.521    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X16Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.638 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.638    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X16Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.755 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X16Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.872 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    48.872    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X16Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.989 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.989    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X16Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    49.241 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          0.000    49.241    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X16Y7          FDRE                                         r  osc1/hold_tick_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.502    98.093    osc1/clk_out1
    SLICE_X16Y7          FDRE                                         r  osc1/hold_tick_reg[6]/C
                         clock pessimism              0.550    98.643    
                         clock uncertainty           -0.152    98.491    
    SLICE_X16Y7          FDRE (Setup_fdre_C_D)        0.066    98.557    osc1/hold_tick_reg[6]
  -------------------------------------------------------------------
                         required time                         98.557    
                         arrival time                         -49.241    
  -------------------------------------------------------------------
                         slack                                 49.316    

Slack (MET) :             51.430ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        48.234ns  (logic 24.473ns (50.738%)  route 23.761ns (49.262%))
  Logic Levels:           102  (CARRY4=87 LUT1=1 LUT2=8 LUT3=6)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.906ns = ( 98.094 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.567    45.510    midi_proc/p_1_in[3]
    SLICE_X17Y0          LUT2 (Prop_lut2_I1_O)        0.313    45.823 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.823    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X17Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.373 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.373    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X17Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.487 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.487    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X17Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.601 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.601    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X17Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.715 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.715    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.829 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.829    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    47.079 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.000    47.079    osc1/p_1_in[2]
    SLICE_X17Y5          FDRE                                         r  osc1/hold_tick_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.503    98.094    osc1/clk_out1
    SLICE_X17Y5          FDRE                                         r  osc1/hold_tick_reg[7]/C
                         clock pessimism              0.550    98.644    
                         clock uncertainty           -0.152    98.492    
    SLICE_X17Y5          FDRE (Setup_fdre_C_D)        0.017    98.509    osc1/hold_tick_reg[7]
  -------------------------------------------------------------------
                         required time                         98.509    
                         arrival time                         -47.079    
  -------------------------------------------------------------------
                         slack                                 51.430    

Slack (MET) :             54.661ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.099ns  (logic 22.904ns (50.786%)  route 22.195ns (49.214%))
  Logic Levels:           95  (CARRY4=81 LUT1=1 LUT2=7 LUT3=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.911ns = ( 98.089 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.340    42.489    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X22Y2          LUT3 (Prop_lut3_I0_O)        0.313    42.802 r  osc1/hold_tick[8]_i_24/O
                         net (fo=1, routed)           0.000    42.802    osc1/hold_tick[8]_i_24_n_0
    SLICE_X22Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.352 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.352    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X22Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.466 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.466    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X22Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.580 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.580    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X22Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.694 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.694    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.944 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          0.000    43.944    osc1/p_1_in[3]
    SLICE_X22Y6          FDRE                                         r  osc1/hold_tick_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.498    98.089    osc1/clk_out1
    SLICE_X22Y6          FDRE                                         r  osc1/hold_tick_reg[8]/C
                         clock pessimism              0.651    98.740    
                         clock uncertainty           -0.152    98.588    
    SLICE_X22Y6          FDRE (Setup_fdre_C_D)        0.017    98.605    osc1/hold_tick_reg[8]
  -------------------------------------------------------------------
                         required time                         98.605    
                         arrival time                         -43.944    
  -------------------------------------------------------------------
                         slack                                 54.661    

Slack (MET) :             57.359ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.303ns  (logic 21.449ns (50.703%)  route 20.854ns (49.297%))
  Logic Levels:           89  (CARRY4=76 LUT1=1 LUT2=7 LUT3=5)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.550ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.718    -1.155    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.299 f  midi_proc/note_reg/DOADO[11]
                         net (fo=22, routed)          4.342     5.641    osc1/DOADO[11]
    SLICE_X8Y9           LUT1 (Prop_lut1_I0_O)        0.124     5.765 r  osc1/hold_tick[21]_i_15/O
                         net (fo=1, routed)           0.000     5.765    osc1/hold_tick[21]_i_15_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.141 r  osc1/hold_tick_reg[21]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.141    osc1/hold_tick_reg[21]_i_9_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.258 r  osc1/hold_tick_reg[21]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.258    osc1/hold_tick_reg[21]_i_4_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.375 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.375    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     6.554 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.367     7.921    midi_proc/p_1_in[11]
    SLICE_X9Y7           LUT2 (Prop_lut2_I1_O)        0.332     8.253 r  midi_proc/hold_tick[20]_i_28/O
                         net (fo=1, routed)           0.000     8.253    osc1/S[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.803 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     8.803    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.917 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     8.917    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.031 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.031    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X9Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.145    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.259    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     9.509 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.482    10.991    midi_proc/p_1_in[10]
    SLICE_X11Y7          LUT2 (Prop_lut2_I1_O)        0.313    11.304 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000    11.304    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.854 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.854    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.968    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.082    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.196 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.196    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X11Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.310 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.310    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    12.560 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.243    13.803    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.313    14.116 r  osc1/hold_tick[18]_i_28/O
                         net (fo=1, routed)           0.000    14.116    osc1/hold_tick[18]_i_28_n_0
    SLICE_X13Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.666 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    14.666    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X13Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.780 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.780    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X13Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.894 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.894    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.008 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.008    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.122 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.122    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    15.372 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.718    17.089    osc1/p_1_in[9]
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.313    17.402 r  osc1/hold_tick[17]_i_26/O
                         net (fo=1, routed)           0.000    17.402    osc1/hold_tick[17]_i_26_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.803 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    17.803    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.917    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X15Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.031    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X15Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.145    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.259    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X15Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    18.509 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.174    19.683    midi_proc/p_1_in[8]
    SLICE_X17Y7          LUT2 (Prop_lut2_I1_O)        0.313    19.996 r  midi_proc/hold_tick[16]_i_28/O
                         net (fo=1, routed)           0.000    19.996    osc1/hold_tick_reg[15]_i_21_0[0]
    SLICE_X17Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.546 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.546    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.660 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.660    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.774 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    20.774    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.888 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.888    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X17Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.002 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.002    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X17Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    21.252 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.565    22.817    osc1/p_1_in[7]
    SLICE_X20Y7          LUT3 (Prop_lut3_I0_O)        0.313    23.130 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    23.130    osc1/hold_tick[15]_i_26_n_0
    SLICE_X20Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.506 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    23.506    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X20Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.623 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.623    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X20Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.740 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    23.740    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.857 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    23.857    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.974 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    23.974    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    24.226 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.244    25.470    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X22Y7          LUT3 (Prop_lut3_I0_O)        0.310    25.780 r  osc1/hold_tick[14]_i_26/O
                         net (fo=1, routed)           0.000    25.780    osc1/hold_tick[14]_i_26_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    26.181 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    26.181    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.295 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    26.295    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.409 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.409    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.523 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.523    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X22Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.637 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X22Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    26.887 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.361    28.247    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X23Y6          LUT3 (Prop_lut3_I0_O)        0.313    28.560 r  osc1/hold_tick[13]_i_26/O
                         net (fo=1, routed)           0.000    28.560    osc1/hold_tick[13]_i_26_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.961 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.961    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.075 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    29.075    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.189 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    29.189    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X23Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.303 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    29.303    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X23Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.417 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.417    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X23Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    29.667 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.282    30.949    midi_proc/p_1_in[6]
    SLICE_X19Y5          LUT2 (Prop_lut2_I1_O)        0.313    31.262 r  midi_proc/hold_tick[12]_i_28/O
                         net (fo=1, routed)           0.000    31.262    osc1/hold_tick_reg[11]_i_21_0[0]
    SLICE_X19Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.812 r  osc1/hold_tick_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000    31.812    osc1/hold_tick_reg[12]_i_21_n_0
    SLICE_X19Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.926 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.926    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.040 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    32.040    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X19Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.154 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.154    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X19Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.268 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.268    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X19Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    32.518 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.579    34.097    osc1/p_1_in[5]
    SLICE_X18Y4          LUT3 (Prop_lut3_I0_O)        0.313    34.410 r  osc1/hold_tick[11]_i_26/O
                         net (fo=1, routed)           0.000    34.410    osc1/hold_tick[11]_i_26_n_0
    SLICE_X18Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    34.811 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.811    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X18Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.925 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.925    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X18Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.039 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    35.039    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X18Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.153 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    35.153    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X18Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.267 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.267    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X18Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    35.517 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.704    37.221    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X20Y0          LUT2 (Prop_lut2_I1_O)        0.313    37.534 r  osc1/hold_tick[10]_i_28/O
                         net (fo=1, routed)           0.000    37.534    osc1/hold_tick[10]_i_28_n_0
    SLICE_X20Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.067 r  osc1/hold_tick_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000    38.067    osc1/hold_tick_reg[10]_i_21_n_0
    SLICE_X20Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.184 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.184    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X20Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.301 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.301    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X20Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.418 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    38.418    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.535 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.535    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    38.787 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          0.796    39.583    midi_proc/p_1_in[4]
    SLICE_X21Y1          LUT2 (Prop_lut2_I1_O)        0.310    39.893 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.893    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X21Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.443 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.443    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X21Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.557 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.557    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X21Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.671 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.671    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X21Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.785 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.785    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X21Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.899 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.899    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X21Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.149 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          0.000    41.149    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X21Y6          FDRE                                         r  osc1/hold_tick_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.502    98.093    osc1/clk_out1
    SLICE_X21Y6          FDRE                                         r  osc1/hold_tick_reg[9]/C
                         clock pessimism              0.550    98.643    
                         clock uncertainty           -0.152    98.491    
    SLICE_X21Y6          FDRE (Setup_fdre_C_D)        0.017    98.508    osc1/hold_tick_reg[9]
  -------------------------------------------------------------------
                         required time                         98.508    
                         arrival time                         -41.149    
  -------------------------------------------------------------------
                         slack                                 57.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/byte_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.349%)  route 0.339ns (70.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.563    -0.551    midi_proc/uart_r/CLK
    SLICE_X21Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  midi_proc/uart_r/outDataReg_2_reg/Q
                         net (fo=2, routed)           0.339    -0.071    midi_proc/_uart_r_io_o_data[2]
    SLICE_X25Y0          FDRE                                         r  midi_proc/byte_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.831    -0.785    midi_proc/CLK
    SLICE_X25Y0          FDRE                                         r  midi_proc/byte_r_reg[2]/C
                         clock pessimism              0.497    -0.288    
    SLICE_X25Y0          FDRE (Hold_fdre_C_D)         0.059    -0.229    midi_proc/byte_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 midi_proc/byte_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/velocity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.230%)  route 0.358ns (71.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.563    -0.551    midi_proc/CLK
    SLICE_X21Y1          FDRE                                         r  midi_proc/byte_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  midi_proc/byte_r_reg[0]/Q
                         net (fo=3, routed)           0.358    -0.052    midi_proc/byte_r_reg_n_0_[0]
    SLICE_X25Y3          FDRE                                         r  midi_proc/velocity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.830    -0.786    midi_proc/CLK
    SLICE_X25Y3          FDRE                                         r  midi_proc/velocity_reg[0]/C
                         clock pessimism              0.497    -0.289    
    SLICE_X25Y3          FDRE (Hold_fdre_C_D)         0.063    -0.226    midi_proc/velocity_reg[0]
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/bitCnterReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/outDataReg_4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.933%)  route 0.346ns (65.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.566    -0.548    midi_proc/uart_r/CLK
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  midi_proc/uart_r/bitCnterReg_reg[0]/Q
                         net (fo=12, routed)          0.346    -0.061    midi_proc/uart_r/bitCnterReg_reg_n_0_[0]
    SLICE_X22Y0          LUT6 (Prop_lut6_I3_O)        0.045    -0.016 r  midi_proc/uart_r/outDataReg_4_i_1/O
                         net (fo=1, routed)           0.000    -0.016    midi_proc/uart_r/outDataReg_4_i_1_n_0
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.831    -0.785    midi_proc/uart_r/CLK
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_4_reg/C
                         clock pessimism              0.497    -0.288    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.092    -0.196    midi_proc/uart_r/outDataReg_4_reg
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 midi_proc/note_off_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adsr/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.566    -0.548    midi_proc/CLK
    SLICE_X26Y2          FDRE                                         r  midi_proc/note_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  midi_proc/note_off_reg/Q
                         net (fo=7, routed)           0.120    -0.287    adsr/note_off
    SLICE_X27Y2          LUT5 (Prop_lut5_I1_O)        0.048    -0.239 r  adsr/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    adsr/FSM_sequential_state[2]_i_1_n_0
    SLICE_X27Y2          FDRE                                         r  adsr/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.782    adsr/CLK
    SLICE_X27Y2          FDRE                                         r  adsr/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.246    -0.535    
    SLICE_X27Y2          FDRE (Hold_fdre_C_D)         0.107    -0.428    adsr/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 midi_proc/note_off_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adsr/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.566    -0.548    midi_proc/CLK
    SLICE_X26Y2          FDRE                                         r  midi_proc/note_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  midi_proc/note_off_reg/Q
                         net (fo=7, routed)           0.121    -0.286    adsr/note_off
    SLICE_X27Y2          LUT6 (Prop_lut6_I2_O)        0.045    -0.241 r  adsr/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    adsr/FSM_sequential_state[0]_i_1_n_0
    SLICE_X27Y2          FDRE                                         r  adsr/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.782    adsr/CLK
    SLICE_X27Y2          FDRE                                         r  adsr/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.246    -0.535    
    SLICE_X27Y2          FDRE (Hold_fdre_C_D)         0.092    -0.443    adsr/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 midi_proc/note_off_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            adsr/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.566    -0.548    midi_proc/CLK
    SLICE_X26Y2          FDRE                                         r  midi_proc/note_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.407 f  midi_proc/note_off_reg/Q
                         net (fo=7, routed)           0.120    -0.287    adsr/note_off
    SLICE_X27Y2          LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  adsr/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    adsr/FSM_sequential_state[1]_i_1_n_0
    SLICE_X27Y2          FDRE                                         r  adsr/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.782    adsr/CLK
    SLICE_X27Y2          FDRE                                         r  adsr/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.246    -0.535    
    SLICE_X27Y2          FDRE (Hold_fdre_C_D)         0.091    -0.444    adsr/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/byte_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.620%)  route 0.143ns (50.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.563    -0.551    midi_proc/uart_r/CLK
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  midi_proc/uart_r/outDataReg_5_reg/Q
                         net (fo=2, routed)           0.143    -0.267    midi_proc/_uart_r_io_o_data[5]
    SLICE_X25Y0          FDRE                                         r  midi_proc/byte_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.831    -0.785    midi_proc/CLK
    SLICE_X25Y0          FDRE                                         r  midi_proc/byte_r_reg[5]/C
                         clock pessimism              0.249    -0.535    
    SLICE_X25Y0          FDRE (Hold_fdre_C_D)         0.055    -0.480    midi_proc/byte_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/outDataReg_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.352%)  route 0.127ns (40.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.563    -0.551    midi_proc/uart_r/CLK
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  midi_proc/uart_r/outDataReg_5_reg/Q
                         net (fo=2, routed)           0.127    -0.283    midi_proc/uart_r/D[5]
    SLICE_X22Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.238 r  midi_proc/uart_r/outDataReg_5_i_1/O
                         net (fo=1, routed)           0.000    -0.238    midi_proc/uart_r/outDataReg_5_i_1_n_0
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.831    -0.785    midi_proc/uart_r/CLK
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_5_reg/C
                         clock pessimism              0.233    -0.551    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.092    -0.459    midi_proc/uart_r/outDataReg_5_reg
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/clkCnterReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.566    -0.548    midi_proc/uart_r/CLK
    SLICE_X16Y1          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y1          FDRE (Prop_fdre_C_Q)         0.148    -0.400 r  midi_proc/uart_r/clkCnterReg_reg[3]/Q
                         net (fo=4, routed)           0.100    -0.301    midi_proc/uart_r/clkCnterReg[3]
    SLICE_X16Y1          LUT6 (Prop_lut6_I5_O)        0.098    -0.203 r  midi_proc/uart_r/clkCnterReg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.203    midi_proc/uart_r/p_0_in[4]
    SLICE_X16Y1          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.834    -0.782    midi_proc/uart_r/CLK
    SLICE_X16Y1          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[4]/C
                         clock pessimism              0.233    -0.548    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.121    -0.427    midi_proc/uart_r/clkCnterReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/outDataReg_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.800%)  route 0.130ns (41.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.563    -0.551    midi_proc/uart_r/CLK
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  midi_proc/uart_r/outDataReg_1_reg/Q
                         net (fo=2, routed)           0.130    -0.280    midi_proc/uart_r/D[1]
    SLICE_X22Y0          LUT6 (Prop_lut6_I5_O)        0.045    -0.235 r  midi_proc/uart_r/outDataReg_1_i_1/O
                         net (fo=1, routed)           0.000    -0.235    midi_proc/uart_r/outDataReg_1_i_1_n_0
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.831    -0.785    midi_proc/uart_r/CLK
    SLICE_X22Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_1_reg/C
                         clock pessimism              0.233    -0.551    
    SLICE_X22Y0          FDRE (Hold_fdre_C_D)         0.091    -0.460    midi_proc/uart_r/outDataReg_1_reg
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0      midi_proc/note_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y0      midi_proc/note_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y0      osc1/idx_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   cw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X27Y2      adsr/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X27Y2      adsr/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X27Y2      adsr/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y14      adsr/attack_slope_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y18     adsr/attack_slope_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y14      adsr/attack_slope_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y14      adsr/attack_slope_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y18     adsr/attack_slope_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y18     adsr/attack_slope_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y2      adsr/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y14      adsr/attack_slope_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y14      adsr/attack_slope_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y18     adsr/attack_slope_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y18     adsr/attack_slope_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       69.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.314ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.754    -1.119    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.478    -0.641 r  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.699     0.057    i2s/cnt1[3]
    SLICE_X42Y11         LUT5 (Prop_lut5_I1_O)        0.301     0.358 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     0.358    i2s/bclk_r_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.714    69.738    
                         clock uncertainty           -0.143    69.595    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.077    69.672    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         69.672    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                 69.314    

Slack (MET) :             69.329ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.754    -1.119    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.478    -0.641 f  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.699     0.057    i2s/cnt1[3]
    SLICE_X42Y11         LUT4 (Prop_lut4_I2_O)        0.327     0.384 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    i2s/cnt1[1]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.714    69.738    
                         clock uncertainty           -0.143    69.595    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.118    69.713    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         69.713    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                 69.329    

Slack (MET) :             69.337ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.754    -1.119    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.478    -0.641 r  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.689     0.047    i2s/cnt1[3]
    SLICE_X42Y11         LUT4 (Prop_lut4_I2_O)        0.329     0.376 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.376    i2s/cnt1[3]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.714    69.738    
                         clock uncertainty           -0.143    69.595    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.118    69.713    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         69.713    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                 69.337    

Slack (MET) :             69.422ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.642ns (46.760%)  route 0.731ns (53.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.754    -1.119    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.601 r  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.731     0.130    i2s/cnt1[0]
    SLICE_X42Y11         LUT3 (Prop_lut3_I2_O)        0.124     0.254 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.254    i2s/cnt1[2]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.714    69.738    
                         clock uncertainty           -0.143    69.595    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.081    69.676    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         69.676    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                 69.422    

Slack (MET) :             69.485ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.308ns  (logic 0.642ns (49.082%)  route 0.666ns (50.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 69.024 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.714ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.754    -1.119    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.601 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.666     0.065    i2s/cnt1[0]
    SLICE_X42Y11         LUT1 (Prop_lut1_I0_O)        0.124     0.189 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.189    i2s/cnt1[0]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    69.024    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.714    69.738    
                         clock uncertainty           -0.143    69.595    
    SLICE_X42Y11         FDCE (Setup_fdce_C_D)        0.079    69.674    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         69.674    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                 69.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.592    -0.522    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.212    i2s/cnt1[1]
    SLICE_X42Y11         LUT4 (Prop_lut4_I1_O)        0.101    -0.111 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    i2s/cnt1[1]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.232    -0.522    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.131    -0.391    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.249ns (60.006%)  route 0.166ns (39.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.592    -0.522    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.208    i2s/cnt1[1]
    SLICE_X42Y11         LUT4 (Prop_lut4_I1_O)        0.101    -0.107 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    i2s/cnt1[3]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.232    -0.522    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.131    -0.391    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.246ns (60.301%)  route 0.162ns (39.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.592    -0.522    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.212    i2s/cnt1[1]
    SLICE_X42Y11         LUT5 (Prop_lut5_I2_O)        0.098    -0.114 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000    -0.114    i2s/bclk_r_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.232    -0.522    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.120    -0.402    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.592    -0.522    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.148    -0.374 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.166    -0.208    i2s/cnt1[1]
    SLICE_X42Y11         LUT3 (Prop_lut3_I1_O)        0.098    -0.110 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    i2s/cnt1[2]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.232    -0.522    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.121    -0.401    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.592    -0.522    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.358 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.232    -0.126    i2s/cnt1[0]
    SLICE_X42Y11         LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    i2s/cnt1[0]_i_1_n_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.232    -0.522    
    SLICE_X42Y11         FDCE (Hold_fdce_C_D)         0.121    -0.401    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 35.429 }
Period(ns):         70.857
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.857      68.702     BUFGCTRL_X0Y17   cw0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         70.857      69.608     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y11     i2s/bclk_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y11     i2s/cnt1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y11     i2s/cnt1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y11     i2s/cnt1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X42Y11     i2s/cnt1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       70.857      142.503    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/bclk_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/bclk_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/bclk_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/bclk_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X42Y11     i2s/cnt1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/d_r_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.270ns  (logic 1.021ns (14.046%)  route 6.249ns (85.954%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         6.249     7.270    i2s/rst_IBUF
    SLICE_X33Y1          FDCE                                         f  i2s/d_r_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/R_r_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X32Y0          FDCE                                         f  i2s/R_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/R_r_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X32Y0          FDCE                                         f  i2s/R_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/R_r_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X32Y0          FDCE                                         f  i2s/R_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/R_r_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X32Y0          FDCE                                         f  i2s/R_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/R_r_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X32Y0          FDCE                                         f  i2s/R_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/R_r_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X32Y0          FDCE                                         f  i2s/R_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/R_r_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X32Y0          FDCE                                         f  i2s/R_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/R_r_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X32Y0          FDCE                                         f  i2s/R_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bit_cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.326ns  (logic 1.021ns (16.143%)  route 5.305ns (83.857%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         5.305     6.326    i2s/rst_IBUF
    SLICE_X33Y0          FDCE                                         f  i2s/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.257%)  route 0.177ns (48.743%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[0]/C
    SLICE_X33Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[0]/Q
                         net (fo=11, routed)          0.177     0.318    i2s/bit_cnt[0]
    SLICE_X34Y0          LUT4 (Prop_lut4_I1_O)        0.045     0.363 r  i2s/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.363    i2s/bit_cnt[3]_i_1_n_0
    SLICE_X34Y0          FDCE                                         r  i2s/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[1]/C
    SLICE_X33Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[1]/Q
                         net (fo=10, routed)          0.180     0.321    i2s/bit_cnt[1]
    SLICE_X33Y0          LUT3 (Prop_lut3_I2_O)        0.042     0.363 r  i2s/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    i2s/bit_cnt[2]_i_1_n_0
    SLICE_X33Y0          FDCE                                         r  i2s/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.189ns (51.656%)  route 0.177ns (48.344%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[0]/C
    SLICE_X33Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[0]/Q
                         net (fo=11, routed)          0.177     0.318    i2s/bit_cnt[0]
    SLICE_X34Y0          LUT5 (Prop_lut5_I3_O)        0.048     0.366 r  i2s/bit_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.366    i2s/bit_cnt[4]_i_1_n_0
    SLICE_X34Y0          FDCE                                         r  i2s/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[1]/C
    SLICE_X33Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/bit_cnt_reg[1]/Q
                         net (fo=10, routed)          0.180     0.321    i2s/bit_cnt[1]
    SLICE_X33Y0          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  i2s/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    i2s/bit_cnt[1]_i_1_n_0
    SLICE_X33Y0          FDCE                                         r  i2s/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/R_r_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/d_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.280ns (71.353%)  route 0.112ns (28.647%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y3          FDCE                         0.000     0.000 r  i2s/R_r_reg[14]/C
    SLICE_X33Y3          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2s/R_r_reg[14]/Q
                         net (fo=1, routed)           0.112     0.253    i2s/data15
    SLICE_X33Y1          LUT6 (Prop_lut6_I1_O)        0.045     0.298 r  i2s/d_r_i_4/O
                         net (fo=1, routed)           0.000     0.298    i2s/d_r_i_4_n_0
    SLICE_X33Y1          MUXF7 (Prop_muxf7_I0_O)      0.071     0.369 r  i2s/d_r_reg_i_2/O
                         net (fo=1, routed)           0.000     0.369    i2s/d_r_reg_i_2_n_0
    SLICE_X33Y1          MUXF8 (Prop_muxf8_I0_O)      0.023     0.392 r  i2s/d_r_reg_i_1/O
                         net (fo=1, routed)           0.000     0.392    i2s/d_r_reg_i_1_n_0
    SLICE_X33Y1          FDCE                                         r  i2s/d_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/ws_r_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.246ns (62.631%)  route 0.147ns (37.369%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[4]/C
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  i2s/bit_cnt_reg[4]/Q
                         net (fo=3, routed)           0.147     0.295    i2s/bit_cnt[4]
    SLICE_X34Y1          LUT1 (Prop_lut1_I0_O)        0.098     0.393 r  i2s/ws_r_i_2/O
                         net (fo=1, routed)           0.000     0.393    i2s/ws_r_i_2_n_0
    SLICE_X34Y1          FDCE                                         r  i2s/ws_r_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[0]/C
    SLICE_X33Y0          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  i2s/bit_cnt_reg[0]/Q
                         net (fo=11, routed)          0.242     0.383    i2s/bit_cnt[0]
    SLICE_X33Y0          LUT1 (Prop_lut1_I0_O)        0.045     0.428 r  i2s/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.428    i2s/bit_cnt[0]_i_1_n_0
    SLICE_X33Y0          FDCE                                         r  i2s/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/ws_r_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.209ns (38.045%)  route 0.340ns (61.955%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[3]/C
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2s/bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.170     0.334    i2s/bit_cnt[3]
    SLICE_X34Y1          LUT4 (Prop_lut4_I3_O)        0.045     0.379 r  i2s/ws_r_i_1/O
                         net (fo=1, routed)           0.170     0.549    i2s/ws_r
    SLICE_X34Y1          FDCE                                         r  i2s/ws_r_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/R_r_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.212ns (36.045%)  route 0.376ns (63.955%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[3]/C
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2s/bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.170     0.334    i2s/bit_cnt[3]
    SLICE_X34Y1          LUT5 (Prop_lut5_I0_O)        0.048     0.382 r  i2s/R_r[15]_i_1/O
                         net (fo=16, routed)          0.206     0.588    i2s/R_r
    SLICE_X33Y2          FDCE                                         r  i2s/R_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2s/bit_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2s/R_r_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.212ns (36.045%)  route 0.376ns (63.955%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDCE                         0.000     0.000 r  i2s/bit_cnt_reg[3]/C
    SLICE_X34Y0          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  i2s/bit_cnt_reg[3]/Q
                         net (fo=5, routed)           0.170     0.334    i2s/bit_cnt[3]
    SLICE_X34Y1          LUT5 (Prop_lut5_I0_O)        0.048     0.382 r  i2s/R_r[15]_i_1/O
                         net (fo=16, routed)          0.206     0.588    i2s/R_r
    SLICE_X33Y2          FDCE                                         r  i2s/R_r_reg[8]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.143ns  (logic 6.295ns (77.303%)  route 1.848ns (22.697%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[12])
                                                      3.841     6.129 r  vca/io_out0/P[12]
                         net (fo=1, routed)           0.861     6.990    i2s/D[12]
    SLICE_X35Y1          FDCE                                         r  i2s/R_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.088ns  (logic 6.295ns (77.834%)  route 1.793ns (22.166%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[10])
                                                      3.841     6.129 r  vca/io_out0/P[10]
                         net (fo=1, routed)           0.805     6.934    i2s/D[10]
    SLICE_X35Y1          FDCE                                         r  i2s/R_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 6.295ns (78.804%)  route 1.693ns (21.196%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[14])
                                                      3.841     6.129 r  vca/io_out0/P[14]
                         net (fo=1, routed)           0.705     6.834    i2s/D[14]
    SLICE_X33Y3          FDCE                                         r  i2s/R_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 6.295ns (79.089%)  route 1.664ns (20.911%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[2])
                                                      3.841     6.129 r  vca/io_out0/P[2]
                         net (fo=1, routed)           0.677     6.806    i2s/D[2]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.957ns  (logic 6.295ns (79.112%)  route 1.662ns (20.888%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[11])
                                                      3.841     6.129 r  vca/io_out0/P[11]
                         net (fo=1, routed)           0.674     6.803    i2s/D[11]
    SLICE_X33Y2          FDCE                                         r  i2s/R_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.956ns  (logic 6.295ns (79.122%)  route 1.661ns (20.878%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[4])
                                                      3.841     6.129 r  vca/io_out0/P[4]
                         net (fo=1, routed)           0.673     6.802    i2s/D[4]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 6.295ns (79.274%)  route 1.646ns (20.726%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[15])
                                                      3.841     6.129 r  vca/io_out0/P[15]
                         net (fo=1, routed)           0.658     6.787    i2s/D[15]
    SLICE_X33Y3          FDCE                                         r  i2s/R_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 6.295ns (80.549%)  route 1.520ns (19.451%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[5])
                                                      3.841     6.129 r  vca/io_out0/P[5]
                         net (fo=1, routed)           0.532     6.661    i2s/D[5]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.815ns  (logic 6.295ns (80.549%)  route 1.520ns (19.451%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[6])
                                                      3.841     6.129 r  vca/io_out0/P[6]
                         net (fo=1, routed)           0.532     6.661    i2s/D[6]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 osc1/idx_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 6.295ns (80.696%)  route 1.506ns (19.304%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.719    -1.154    osc1/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  osc1/idx_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.300 r  osc1/idx_reg_rep/DOADO[12]
                         net (fo=1, routed)           0.988     2.288    vca/out[12]
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_A[12]_P[13])
                                                      3.841     6.129 r  vca/io_out0/P[13]
                         net (fo=1, routed)           0.518     6.647    i2s/D[13]
    SLICE_X33Y3          FDCE                                         r  i2s/R_r_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.785ns  (logic 1.378ns (77.184%)  route 0.407ns (22.816%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      1.378    -0.438 r  vca/io_out0/P[3]
                         net (fo=1, routed)           0.407    -0.030    i2s/D[3]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.790ns  (logic 1.378ns (76.968%)  route 0.412ns (23.032%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      1.378    -0.438 r  vca/io_out0/P[0]
                         net (fo=1, routed)           0.412    -0.025    i2s/D[0]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.801ns  (logic 1.378ns (76.531%)  route 0.423ns (23.469%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      1.378    -0.438 r  vca/io_out0/P[1]
                         net (fo=1, routed)           0.423    -0.015    i2s/D[1]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.810ns  (logic 1.378ns (76.125%)  route 0.432ns (23.875%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      1.378    -0.438 r  vca/io_out0/P[9]
                         net (fo=1, routed)           0.432    -0.006    i2s/D[9]
    SLICE_X33Y2          FDCE                                         r  i2s/R_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.811ns  (logic 1.378ns (76.083%)  route 0.433ns (23.917%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      1.378    -0.438 r  vca/io_out0/P[7]
                         net (fo=1, routed)           0.433    -0.005    i2s/D[7]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.811ns  (logic 1.378ns (76.083%)  route 0.433ns (23.917%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      1.378    -0.438 r  vca/io_out0/P[8]
                         net (fo=1, routed)           0.433    -0.005    i2s/D[8]
    SLICE_X33Y2          FDCE                                         r  i2s/R_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.812ns  (logic 1.378ns (76.041%)  route 0.434ns (23.959%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      1.378    -0.438 r  vca/io_out0/P[13]
                         net (fo=1, routed)           0.434    -0.004    i2s/D[13]
    SLICE_X33Y3          FDCE                                         r  i2s/R_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.823ns  (logic 1.378ns (75.573%)  route 0.445ns (24.427%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      1.378    -0.438 r  vca/io_out0/P[5]
                         net (fo=1, routed)           0.445     0.008    i2s/D[5]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.823ns  (logic 1.378ns (75.573%)  route 0.445ns (24.427%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      1.378    -0.438 r  vca/io_out0/P[6]
                         net (fo=1, routed)           0.445     0.008    i2s/D[6]
    SLICE_X32Y0          FDCE                                         r  i2s/R_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vca/io_out0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i2s/R_r_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.929ns  (logic 1.378ns (71.434%)  route 0.551ns (28.566%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.594    -1.816    vca/clk_out1
    DSP48_X1Y0           DSP48E1                                      r  vca/io_out0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y0           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      1.378    -0.438 r  vca/io_out0/P[15]
                         net (fo=1, routed)           0.551     0.113    i2s/D[15]
    SLICE_X33Y3          FDCE                                         r  i2s/R_r_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.816ns  (logic 3.113ns (64.638%)  route 1.703ns (35.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.754    -1.119    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.518    -0.601 r  i2s/bclk_r_reg/Q
                         net (fo=25, routed)          1.703     1.102    bclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         2.595     3.696 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.696    bclk
    R17                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2s/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.646ns  (logic 1.276ns (77.524%)  route 0.370ns (22.476%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.592    -0.522    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDCE (Prop_fdce_C_Q)         0.164    -0.358 r  i2s/bclk_r_reg/Q
                         net (fo=25, routed)          0.370     0.011    bclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.112     1.123 r  bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.123    bclk
    R17                                                               r  bclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.029ns (2.123%)  route 1.337ns (97.877%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    K17                                               0.000    10.000 f  clk_in_50M (IN)
                         net (fo=0)                   0.000    10.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394    10.394 f  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.874    cw0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.047     7.827 f  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     8.355    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.384 f  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           0.809     9.193    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cw0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.936    cw0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  cw0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            midi_proc/note_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.269ns  (logic 1.173ns (11.425%)  route 9.096ns (88.575%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         8.225     9.246    midi_proc/rst_IBUF
    SLICE_X19Y1          LUT2 (Prop_lut2_I1_O)        0.152     9.398 r  midi_proc/note_reg_i_8/O
                         net (fo=2, routed)           0.871    10.269    midi_proc/note_reg_i_8_n_0
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.545    -1.865    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKARDCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            midi_proc/note_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.267ns  (logic 1.173ns (11.426%)  route 9.094ns (88.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         8.225     9.246    midi_proc/rst_IBUF
    SLICE_X19Y1          LUT2 (Prop_lut2_I1_O)        0.152     9.398 r  midi_proc/note_reg_i_8/O
                         net (fo=2, routed)           0.869    10.267    midi_proc/note_reg_i_8_n_0
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.546    -1.864    midi_proc/CLK
    RAMB18_X1Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.064ns  (logic 1.145ns (11.379%)  route 8.919ns (88.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  rst_IBUF_inst/O
                         net (fo=172, routed)         6.918     7.939    osc1/rst_IBUF
    SLICE_X15Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.063 r  osc1/run_tick[0]_i_1/O
                         net (fo=32, routed)          2.001    10.064    osc1/run_tick[0]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  osc1/run_tick_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.508    -1.901    osc1/clk_out1
    SLICE_X12Y9          FDRE                                         r  osc1/run_tick_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.064ns  (logic 1.145ns (11.379%)  route 8.919ns (88.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  rst_IBUF_inst/O
                         net (fo=172, routed)         6.918     7.939    osc1/rst_IBUF
    SLICE_X15Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.063 r  osc1/run_tick[0]_i_1/O
                         net (fo=32, routed)          2.001    10.064    osc1/run_tick[0]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  osc1/run_tick_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.508    -1.901    osc1/clk_out1
    SLICE_X12Y9          FDRE                                         r  osc1/run_tick_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.064ns  (logic 1.145ns (11.379%)  route 8.919ns (88.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  rst_IBUF_inst/O
                         net (fo=172, routed)         6.918     7.939    osc1/rst_IBUF
    SLICE_X15Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.063 r  osc1/run_tick[0]_i_1/O
                         net (fo=32, routed)          2.001    10.064    osc1/run_tick[0]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  osc1/run_tick_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.508    -1.901    osc1/clk_out1
    SLICE_X12Y9          FDRE                                         r  osc1/run_tick_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            osc1/run_tick_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.064ns  (logic 1.145ns (11.379%)  route 8.919ns (88.621%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  rst_IBUF_inst/O
                         net (fo=172, routed)         6.918     7.939    osc1/rst_IBUF
    SLICE_X15Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.063 r  osc1/run_tick[0]_i_1/O
                         net (fo=32, routed)          2.001    10.064    osc1/run_tick[0]_i_1_n_0
    SLICE_X12Y9          FDRE                                         r  osc1/run_tick_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.508    -1.901    osc1/clk_out1
    SLICE_X12Y9          FDRE                                         r  osc1/run_tick_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            midi_proc/uart_r/bitCnterReg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.719ns  (logic 1.145ns (11.783%)  route 8.574ns (88.217%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  rst_IBUF_inst/O
                         net (fo=172, routed)         8.225     9.246    midi_proc/uart_r/rst_IBUF
    SLICE_X19Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.370 r  midi_proc/uart_r/bitCnterReg[3]_i_1/O
                         net (fo=4, routed)           0.348     9.719    midi_proc/uart_r/bitCnterReg[3]_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.504    -1.905    midi_proc/uart_r/CLK
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            midi_proc/uart_r/bitCnterReg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.719ns  (logic 1.145ns (11.783%)  route 8.574ns (88.217%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  rst_IBUF_inst/O
                         net (fo=172, routed)         8.225     9.246    midi_proc/uart_r/rst_IBUF
    SLICE_X19Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.370 r  midi_proc/uart_r/bitCnterReg[3]_i_1/O
                         net (fo=4, routed)           0.348     9.719    midi_proc/uart_r/bitCnterReg[3]_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.504    -1.905    midi_proc/uart_r/CLK
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            midi_proc/uart_r/bitCnterReg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.719ns  (logic 1.145ns (11.783%)  route 8.574ns (88.217%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  rst_IBUF_inst/O
                         net (fo=172, routed)         8.225     9.246    midi_proc/uart_r/rst_IBUF
    SLICE_X19Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.370 r  midi_proc/uart_r/bitCnterReg[3]_i_1/O
                         net (fo=4, routed)           0.348     9.719    midi_proc/uart_r/bitCnterReg[3]_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.504    -1.905    midi_proc/uart_r/CLK
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            midi_proc/uart_r/bitCnterReg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.719ns  (logic 1.145ns (11.783%)  route 8.574ns (88.217%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 r  rst_IBUF_inst/O
                         net (fo=172, routed)         8.225     9.246    midi_proc/uart_r/rst_IBUF
    SLICE_X19Y1          LUT3 (Prop_lut3_I0_O)        0.124     9.370 r  midi_proc/uart_r/bitCnterReg[3]_i_1/O
                         net (fo=4, routed)           0.348     9.719    midi_proc/uart_r/bitCnterReg[3]_i_1_n_0
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         1.504    -1.905    midi_proc/uart_r/CLK
    SLICE_X19Y0          FDRE                                         r  midi_proc/uart_r/bitCnterReg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/decay_slope_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.801ns  (logic 0.249ns (13.854%)  route 1.551ns (86.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         1.551     1.801    adsr/rst_IBUF
    SLICE_X40Y15         FDRE                                         r  adsr/decay_slope_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.857    -0.759    adsr/CLK
    SLICE_X40Y15         FDRE                                         r  adsr/decay_slope_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/decay_slope_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.249ns (12.765%)  route 1.705ns (87.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         1.705     1.954    adsr/rst_IBUF
    SLICE_X40Y9          FDRE                                         r  adsr/decay_slope_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.862    -0.754    adsr/CLK
    SLICE_X40Y9          FDRE                                         r  adsr/decay_slope_reg[5]/C

Slack:                    inf
  Source:                 midi_rxd
                            (input port)
  Destination:            midi_proc/uart_r/serialDataReg_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.978ns  (logic 0.259ns (13.104%)  route 1.719ns (86.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  midi_rxd (IN)
                         net (fo=0)                   0.000     0.000    midi_rxd
    M19                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  midi_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.719     1.978    midi_proc/uart_r/midi_rxd_IBUF
    SLICE_X20Y3          FDRE                                         r  midi_proc/uart_r/serialDataReg_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.832    -0.784    midi_proc/uart_r/CLK
    SLICE_X20Y3          FDRE                                         r  midi_proc/uart_r/serialDataReg_REG_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/decay_slope_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.249ns (12.367%)  route 1.768ns (87.633%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         1.768     2.017    adsr/rst_IBUF
    SLICE_X37Y10         FDRE                                         r  adsr/decay_slope_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.859    -0.757    adsr/CLK
    SLICE_X37Y10         FDRE                                         r  adsr/decay_slope_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/decay_slope_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.217ns  (logic 0.249ns (11.254%)  route 1.967ns (88.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         1.967     2.217    adsr/rst_IBUF
    SLICE_X34Y9          FDRE                                         r  adsr/decay_slope_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.833    -0.783    adsr/CLK
    SLICE_X34Y9          FDRE                                         r  adsr/decay_slope_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/decay_slope_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.283ns  (logic 0.249ns (10.926%)  route 2.034ns (89.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.788ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         2.034     2.283    adsr/rst_IBUF
    SLICE_X32Y13         FDRE                                         r  adsr/decay_slope_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.828    -0.788    adsr/CLK
    SLICE_X32Y13         FDRE                                         r  adsr/decay_slope_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/attack_slope_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.249ns (10.807%)  route 2.059ns (89.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         2.059     2.308    adsr/rst_IBUF
    SLICE_X33Y9          FDRE                                         r  adsr/attack_slope_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.832    -0.784    adsr/CLK
    SLICE_X33Y9          FDRE                                         r  adsr/attack_slope_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/decay_slope_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.308ns  (logic 0.249ns (10.807%)  route 2.059ns (89.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.784ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         2.059     2.308    adsr/rst_IBUF
    SLICE_X33Y9          FDRE                                         r  adsr/decay_slope_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.832    -0.784    adsr/CLK
    SLICE_X33Y9          FDRE                                         r  adsr/decay_slope_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/decay_slope_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.392ns  (logic 0.249ns (10.428%)  route 2.143ns (89.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         2.143     2.392    adsr/rst_IBUF
    SLICE_X36Y8          FDRE                                         r  adsr/decay_slope_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.860    -0.756    adsr/CLK
    SLICE_X36Y8          FDRE                                         r  adsr/decay_slope_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            adsr/release_slope_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.418ns  (logic 0.249ns (10.317%)  route 2.168ns (89.683%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  rst_IBUF_inst/O
                         net (fo=172, routed)         2.168     2.418    adsr/rst_IBUF
    SLICE_X33Y16         FDRE                                         r  adsr/release_slope_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=203, routed)         0.826    -0.790    adsr/CLK
    SLICE_X33Y16         FDRE                                         r  adsr/release_slope_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bclk_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.021ns (22.101%)  route 3.599ns (77.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         3.599     4.620    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/bclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/bclk_r_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.021ns (22.101%)  route 3.599ns (77.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         3.599     4.620    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.021ns (22.101%)  route 3.599ns (77.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         3.599     4.620    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.021ns (22.101%)  route 3.599ns (77.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         3.599     4.620    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.620ns  (logic 1.021ns (22.101%)  route 3.599ns (77.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         1.021     1.021 f  rst_IBUF_inst/O
                         net (fo=172, routed)         3.599     4.620    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843     0.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    -5.100 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    -3.501    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.410 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.576    -1.833    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/bclk_r_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.249ns (13.953%)  route 1.538ns (86.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  rst_IBUF_inst/O
                         net (fo=172, routed)         1.538     1.788    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/bclk_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/bclk_r_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.249ns (13.953%)  route 1.538ns (86.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  rst_IBUF_inst/O
                         net (fo=172, routed)         1.538     1.788    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/cnt1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.249ns (13.953%)  route 1.538ns (86.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  rst_IBUF_inst/O
                         net (fo=172, routed)         1.538     1.788    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/cnt1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.249ns (13.953%)  route 1.538ns (86.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  rst_IBUF_inst/O
                         net (fo=172, routed)         1.538     1.788    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/cnt1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            i2s/cnt1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.249ns (13.953%)  route 1.538ns (86.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    M20                  IBUF (Prop_ibuf_I_O)         0.249     0.249 f  rst_IBUF_inst/O
                         net (fo=172, routed)         1.538     1.788    i2s/rst_IBUF
    SLICE_X42Y11         FDCE                                         f  i2s/cnt1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.861    -0.755    i2s/cnt1_reg[0]_0
    SLICE_X42Y11         FDCE                                         r  i2s/cnt1_reg[3]/C





