library ieee;
use ieee.std_logic_1164.all;
USE ieee.numeric_std.ALL;
library grlib;
use grlib.sparc.all;
use grlib.stdlib.all;
library gaisler;
use gaisler.leon3.all;
use gaisler.libiu.all;
use gaisler.arith.all;
library techmap;
use techmap.gencomp.all;

entity assertion is
  port (  clk         : in std_ulogic;
          wren        : in std_ulogic;
          wdata       : in std_logic_vector(31 downto 0);
          instr_data  : in std_logic_vector(31 downto 0);
          assert_out  : inout std_logic_vector(3 downto 0);
  end;


architecture Behavioral of assertion is

{{components}}

type array_std_logic_vector is array (0 to 9) of std_logic_vector(3 downto 0);
SIGNAL assert_out_temp : array_std_logic_vector;

begin

{{portmappings}}

assert_out <= {{combined_result}};

end Behavioral;
