$date
	Tue Oct 15 10:16:33 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module task2_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & select0 $end
$var reg 1 ' select1 $end
$scope module obj $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & select0 $end
$var wire 1 ' select1 $end
$var wire 1 ( out1 $end
$var wire 1 ) out0 $end
$var wire 1 ! out $end
$scope module obj0 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 & select $end
$var reg 1 ) out $end
$upscope $end
$scope module obj1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & select $end
$var reg 1 ( out $end
$upscope $end
$scope module obj2 $end
$var wire 1 ) a $end
$var wire 1 ( b $end
$var wire 1 ' select $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1)
1"
#20
0!
0)
1#
0"
#30
1&
0#
#40
1!
1)
1#
#50
1(
0)
1'
1%
0#
#60
