$date
	Thu Dec 14 17:43:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module microprocessor_tb $end
$var reg 1 ! clk $end
$var reg 32 " instruction [31:0] $end
$var reg 1 # rst $end
$scope module u_microprocessor0 $end
$var wire 1 ! clk $end
$var wire 32 $ instruction [31:0] $end
$var wire 1 # rst $end
$var wire 32 % store_data [31:0] $end
$var wire 32 & pc_address [31:0] $end
$var wire 4 ' mask [3:0] $end
$var wire 1 ( load_signal $end
$var wire 32 ) load_data_out [31:0] $end
$var wire 1 * instruction_mem_we_re $end
$var wire 1 + instruction_mem_request $end
$var wire 32 , instruction_data [31:0] $end
$var wire 1 - instruc_mem_valid $end
$var wire 4 . instruc_mask_singal [3:0] $end
$var wire 1 / data_mem_we_re $end
$var wire 1 0 data_mem_valid $end
$var wire 1 1 data_mem_request $end
$var wire 32 2 alu_out_address [31:0] $end
$scope module u_core $end
$var wire 32 3 alu_out_address [31:0] $end
$var wire 1 ! clk $end
$var wire 1 ( load_signal $end
$var wire 4 4 mask_singal [3:0] $end
$var wire 1 # rst $end
$var wire 32 5 wrap_load_out [31:0] $end
$var wire 32 6 store_data_out [31:0] $end
$var wire 1 7 store $end
$var wire 32 8 rd_wb_data [31:0] $end
$var wire 32 9 pre_pc_addr_fetch [31:0] $end
$var wire 32 : pre_pc_addr_decode [31:0] $end
$var wire 32 ; pc_address [31:0] $end
$var wire 32 < opb_mux_out [31:0] $end
$var wire 32 = opa_mux_out [31:0] $end
$var wire 32 > op_b [31:0] $end
$var wire 32 ? next_sel_address [31:0] $end
$var wire 1 @ next_sel $end
$var wire 2 A mem_to_reg [1:0] $end
$var wire 4 B mask [3:0] $end
$var wire 32 C load_data_in [31:0] $end
$var wire 1 D load $end
$var wire 1 * instruction_mem_we_re $end
$var wire 1 + instruction_mem_request $end
$var wire 32 E instruction_fetch [31:0] $end
$var wire 32 F instruction_decode [31:0] $end
$var wire 32 G instruction [31:0] $end
$var wire 1 - instruc_mem_valid $end
$var wire 4 H instruc_mask_singal [3:0] $end
$var wire 1 / data_mem_we_re $end
$var wire 1 0 data_mem_valid $end
$var wire 1 1 data_mem_request $end
$var wire 1 I branch_result $end
$var wire 32 J alu_res_out [31:0] $end
$var wire 4 K alu_control [3:0] $end
$scope module u_decodestage $end
$var wire 1 ! clk $end
$var wire 32 L opb_data [31:0] $end
$var wire 1 # rst $end
$var wire 1 0 valid $end
$var wire 32 M uj_immo [31:0] $end
$var wire 32 N u_immo [31:0] $end
$var wire 1 7 store $end
$var wire 32 O sb_immo [31:0] $end
$var wire 32 P s_immo [31:0] $end
$var wire 1 Q reg_write $end
$var wire 32 R rd_wb_data [31:0] $end
$var wire 32 S pc_address [31:0] $end
$var wire 1 T operand_b $end
$var wire 1 U operand_a $end
$var wire 32 V opb_mux_out [31:0] $end
$var wire 32 W opa_mux_out [31:0] $end
$var wire 32 X op_b [31:0] $end
$var wire 32 Y op_a [31:0] $end
$var wire 1 @ next_sel $end
$var wire 2 Z mem_to_reg [1:0] $end
$var wire 1 D load $end
$var wire 32 [ instruction [31:0] $end
$var wire 3 \ imm_sel [2:0] $end
$var wire 32 ] imm_mux_out [31:0] $end
$var wire 32 ^ i_immo [31:0] $end
$var wire 1 I branch_result $end
$var wire 1 _ branch $end
$var wire 4 ` alu_control [3:0] $end
$scope module u_branch0 $end
$var wire 3 a fun3 [2:0] $end
$var wire 32 b op_b [31:0] $end
$var wire 32 c op_a [31:0] $end
$var wire 1 _ en $end
$var reg 1 I result $end
$upscope $end
$scope module u_cu0 $end
$var wire 3 d fun3 [2:0] $end
$var wire 1 e fun7 $end
$var wire 7 f opcode [6:0] $end
$var wire 1 0 valid $end
$var wire 1 g store $end
$var wire 1 Q reg_write $end
$var wire 1 h r_type $end
$var wire 1 T operand_b $end
$var wire 1 U operand_a $end
$var wire 1 @ next_sel $end
$var wire 2 i mem_to_reg [1:0] $end
$var wire 1 j mem_en $end
$var wire 1 k lui $end
$var wire 1 l load $end
$var wire 1 m jalr $end
$var wire 1 n jal $end
$var wire 3 o imm_sel [2:0] $end
$var wire 1 p i_type $end
$var wire 1 q branch $end
$var wire 1 r auipc $end
$var wire 4 s alu_control [3:0] $end
$var wire 1 7 Store $end
$var wire 1 D Load $end
$var wire 1 _ Branch $end
$scope module u_controldec0 $end
$var wire 3 t fun3 [2:0] $end
$var wire 1 e fun7 $end
$var wire 1 g store $end
$var wire 1 h r_type $end
$var wire 1 k lui $end
$var wire 1 l load $end
$var wire 1 m jalr $end
$var wire 1 n jal $end
$var wire 1 p i_type $end
$var wire 1 q branch $end
$var wire 1 r auipc $end
$var reg 1 _ Branch $end
$var reg 1 D Load $end
$var reg 1 7 Store $end
$var reg 4 u alu_control [3:0] $end
$var reg 3 v imm_sel [2:0] $end
$var reg 1 j mem_en $end
$var reg 2 w mem_to_reg [1:0] $end
$var reg 1 @ next_sel $end
$var reg 1 U operand_a $end
$var reg 1 T operand_b $end
$var reg 1 Q reg_write $end
$upscope $end
$scope module u_typedec0 $end
$var wire 7 x opcode [6:0] $end
$var wire 1 0 valid $end
$var reg 1 r auipc $end
$var reg 1 q branch $end
$var reg 1 p i_type $end
$var reg 1 n jal $end
$var reg 1 m jalr $end
$var reg 1 l load $end
$var reg 1 k lui $end
$var reg 1 h r_type $end
$var reg 1 g store $end
$upscope $end
$upscope $end
$scope module u_imm_gen0 $end
$var wire 32 y instr [31:0] $end
$var reg 32 z i_imme [31:0] $end
$var reg 32 { s_imme [31:0] $end
$var reg 32 | sb_imme [31:0] $end
$var reg 32 } u_imme [31:0] $end
$var reg 32 ~ uj_imme [31:0] $end
$upscope $end
$scope module u_mux0 $end
$var wire 32 !" a [31:0] $end
$var wire 32 "" b [31:0] $end
$var wire 32 #" c [31:0] $end
$var wire 32 $" d [31:0] $end
$var wire 32 %" e [31:0] $end
$var wire 32 &" f [31:0] $end
$var wire 32 '" g [31:0] $end
$var wire 32 (" h [31:0] $end
$var wire 3 )" sel [2:0] $end
$var reg 32 *" out [31:0] $end
$upscope $end
$scope module u_mux1 $end
$var wire 1 U sel $end
$var wire 32 +" out [31:0] $end
$var wire 32 ," b [31:0] $end
$var wire 32 -" a [31:0] $end
$upscope $end
$scope module u_mux2 $end
$var wire 32 ." b [31:0] $end
$var wire 1 T sel $end
$var wire 32 /" out [31:0] $end
$var wire 32 0" a [31:0] $end
$upscope $end
$scope module u_regfile0 $end
$var wire 1 ! clk $end
$var wire 1 Q en $end
$var wire 5 1" rd [4:0] $end
$var wire 5 2" rs1 [4:0] $end
$var wire 5 3" rs2 [4:0] $end
$var wire 1 # rst $end
$var wire 32 4" op_b [31:0] $end
$var wire 32 5" op_a [31:0] $end
$var wire 32 6" data [31:0] $end
$var integer 32 7" i [31:0] $end
$upscope $end
$upscope $end
$scope module u_executestage $end
$var wire 32 8" a_i [31:0] $end
$var wire 4 9" alu_control [3:0] $end
$var wire 32 :" b_i [31:0] $end
$var wire 32 ;" pc_address [31:0] $end
$var wire 32 <" next_sel_address [31:0] $end
$var wire 32 =" alu_res_out [31:0] $end
$scope module u_adder0 $end
$var wire 32 >" a [31:0] $end
$var reg 32 ?" adder_out [31:0] $end
$upscope $end
$scope module u_alu0 $end
$var wire 32 @" a_i [31:0] $end
$var wire 32 A" b_i [31:0] $end
$var wire 4 B" op_i [3:0] $end
$var reg 32 C" res_o [31:0] $end
$upscope $end
$upscope $end
$scope module u_fetchpipeline $end
$var wire 1 I branch_result $end
$var wire 1 ! clk $end
$var wire 32 D" instruction [31:0] $end
$var wire 1 D load $end
$var wire 1 @ next_select $end
$var wire 32 E" pre_address_out [31:0] $end
$var wire 32 F" pre_address_pc [31:0] $end
$var wire 32 G" instruction_fetch [31:0] $end
$var reg 1 H" flush_pipeline $end
$var reg 32 I" instruc [31:0] $end
$var reg 32 J" pre_address [31:0] $end
$upscope $end
$scope module u_fetchstage $end
$var wire 32 K" address_in [31:0] $end
$var wire 1 I branch_reselt $end
$var wire 1 ! clk $end
$var wire 1 D load $end
$var wire 32 L" next_address [31:0] $end
$var wire 1 @ next_sel $end
$var wire 1 # rst $end
$var wire 1 0 valid $end
$var wire 32 M" pre_address_pc [31:0] $end
$var wire 32 N" instruction_fetch [31:0] $end
$var wire 32 O" address_out [31:0] $end
$var reg 32 P" instruction [31:0] $end
$var reg 4 Q" mask [3:0] $end
$var reg 1 + request $end
$var reg 1 * we_re $end
$scope module u_pc0 $end
$var wire 32 R" address_in [31:0] $end
$var wire 1 I branch_reselt $end
$var wire 1 ! clk $end
$var wire 1 D load $end
$var wire 32 S" next_address [31:0] $end
$var wire 1 @ next_sel $end
$var wire 32 T" pre_address_pc [31:0] $end
$var wire 1 # rst $end
$var wire 1 0 dmem_valid $end
$var reg 32 U" address_out [31:0] $end
$var reg 32 V" pre_address [31:0] $end
$upscope $end
$upscope $end
$scope module u_memorystage $end
$var wire 32 W" alu_out_address [31:0] $end
$var wire 32 X" instruction [31:0] $end
$var wire 1 D load $end
$var wire 32 Y" op_b [31:0] $end
$var wire 1 # rst $end
$var wire 1 7 store $end
$var wire 32 Z" wrap_load_out [31:0] $end
$var wire 32 [" wrap_load_in [31:0] $end
$var wire 1 - valid $end
$var wire 32 \" store_data_out [31:0] $end
$var wire 4 ]" mask [3:0] $end
$var reg 1 1 request $end
$var reg 1 / we_re $end
$scope module u_wrap_mem0 $end
$var wire 1 D Load $end
$var wire 2 ^" byteadd [1:0] $end
$var wire 32 _" data_i [31:0] $end
$var wire 3 `" fun3 [2:0] $end
$var wire 1 7 mem_en $end
$var wire 32 a" wrap_load_in [31:0] $end
$var reg 32 b" data_o [31:0] $end
$var reg 4 c" masking [3:0] $end
$var reg 32 d" wrap_load_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_wbstage $end
$var wire 32 e" alu_out [31:0] $end
$var wire 32 f" data_mem_out [31:0] $end
$var wire 2 g" mem_to_reg [1:0] $end
$var wire 32 h" next_sel_address [31:0] $end
$var wire 32 i" rd_sel_mux_out [31:0] $end
$scope module u_mux2 $end
$var wire 32 j" a [31:0] $end
$var wire 32 k" b [31:0] $end
$var wire 32 l" c [31:0] $end
$var wire 32 m" d [31:0] $end
$var wire 2 n" sel [1:0] $end
$var reg 32 o" out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_data_memory $end
$var wire 8 p" address [7:0] $end
$var wire 1 ! clk $end
$var wire 32 q" data_in [31:0] $end
$var wire 1 ( load $end
$var wire 4 r" mask [3:0] $end
$var wire 1 1 request $end
$var wire 1 # rst $end
$var wire 1 / we_re $end
$var wire 32 s" data_out [31:0] $end
$var reg 1 0 valid $end
$scope module u_memory $end
$var wire 8 t" address [7:0] $end
$var wire 1 ! clk $end
$var wire 32 u" data_in [31:0] $end
$var wire 4 v" mask [3:0] $end
$var wire 1 1 request $end
$var wire 1 / we_re $end
$var reg 32 w" data_out [31:0] $end
$upscope $end
$upscope $end
$scope module u_instruction_memory $end
$var wire 8 x" address [7:0] $end
$var wire 1 ! clk $end
$var wire 32 y" data_in [31:0] $end
$var wire 4 z" mask [3:0] $end
$var wire 1 + request $end
$var wire 1 # rst $end
$var wire 1 * we_re $end
$var wire 32 {" data_out [31:0] $end
$var reg 1 - valid $end
$scope module u_memory $end
$var wire 8 |" address [7:0] $end
$var wire 1 ! clk $end
$var wire 32 }" data_in [31:0] $end
$var wire 4 ~" mask [3:0] $end
$var wire 1 + request $end
$var wire 1 * we_re $end
$var reg 32 !# data_out [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx !#
bx ~"
bx }"
bx |"
bx {"
bx z"
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bz m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
b0 R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
b0 K"
bx J"
bx I"
xH"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bz ("
bz '"
bz &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
xr
xq
xp
bx o
xn
xm
xl
xk
xj
bx i
xh
xg
bx f
xe
bx d
bx c
bx b
bx a
bx `
x_
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
xU
xT
bx S
bx R
xQ
bx P
bx O
bx N
bx M
bx L
bx K
bx J
xI
bx H
bx G
bx F
bx E
xD
bx C
bx B
bx A
x@
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
x7
bx 6
bx 5
bx 4
bx 3
bx 2
x1
x0
x/
bx .
x-
bx ,
x+
x*
bx )
x(
bx '
bx &
bx %
bx $
1#
bx "
0!
$end
#5000
1!
#10000
0I
0j
0@
0_
b0 A
b0 Z
b0 i
b0 w
b0 g"
b0 n"
07
0(
0D
0T
0U
0Q
0k
0m
0n
0r
0q
0l
0g
0p
0h
1+
0*
b1111 .
b1111 H
b1111 Q"
b1111 z"
b1111 ~"
b0 x"
b0 |"
0/
01
00
b0 &
b0 ;
b0 O"
b0 U"
0-
b100000 7"
0!
0#
#15000
b1000000000010100010011 E
b1000000000010100010011 G"
b1000000000010100010011 P"
b0 9
b0 F"
b0 M"
b0 T"
b0 V"
b1000000000010100010011 ,
b1000000000010100010011 G
b1000000000010100010011 N"
b1000000000010100010011 {"
b1000000000010100010011 !#
b100000 7"
1!
#20000
0!
1#
#25000
b10 ^"
b10 8
b10 R
b10 6"
b10 i"
b10 o"
b0 p"
b0 t"
b10 2
b10 3
b10 J
b10 ="
b10 C"
b10 L"
b10 S"
b10 W"
b10 e"
b10 j"
b10 <
b10 V
b10 /"
b10 :"
b10 A"
b0 =
b0 W
b0 +"
b0 8"
b0 @"
b10 ]
b10 *"
b10 ."
b0 >
b0 L
b0 Y"
b0 _"
b0 X
b0 b
b0 0"
b0 4"
b0 Y
b0 c
b0 -"
b0 5"
b0 K
b0 `
b0 s
b0 u
b0 9"
b0 B"
b0 \
b0 o
b0 v
b0 )"
1T
1Q
1p
b1 x"
b1 |"
b0 `"
b0 a
b1010 1"
b10 3"
b0 2"
0e
b0 d
b0 t
b10011 f
b10011 x
b1000000000000000000000 N
b1000000000000000000000 }
b1000000000000000000000 %"
b10 M
b10 ~
b10 $"
b1010 O
b1010 |
b1010 #"
b1010 P
b1010 {
b1010 ""
b10 ^
b10 z
b10 !"
b100 ?
b100 <"
b100 ?"
b100 h"
b100 l"
b100 &
b100 ;
b100 O"
b100 U"
1-
b1000000000010100010011 F
b1000000000010100010011 [
b1000000000010100010011 y
b1000000000010100010011 D"
b1000000000010100010011 I"
b1000000000010100010011 X"
b0 :
b0 S
b0 ,"
b0 ;"
b0 >"
b0 E"
b0 J"
1!
#30000
0!
#35000
b10 x"
b10 |"
b100000000000100010011 E
b100000000000100010011 G"
b100000000000100010011 P"
b100 9
b100 F"
b100 M"
b100 T"
b100 V"
b1000 &
b1000 ;
b1000 O"
b1000 U"
b100000000000100010011 ,
b100000000000100010011 G
b100000000000100010011 N"
b100000000000100010011 {"
b100000000000100010011 !#
1!
#40000
0!
#45000
b1 ^"
b1 8
b1 R
b1 6"
b1 i"
b1 o"
b1 2
b1 3
b1 J
b1 ="
b1 C"
b1 L"
b1 S"
b1 W"
b1 e"
b1 j"
b1 <
b1 V
b1 /"
b1 :"
b1 A"
b1 ]
b1 *"
b1 ."
b11 x"
b11 |"
b1010000000000000011101111 E
b1010000000000000011101111 G"
b1010000000000000011101111 P"
b10 1"
b1 3"
b100000000000000000000 N
b100000000000000000000 }
b100000000000000000000 %"
b100000000000 M
b100000000000 ~
b100000000000 $"
b10 O
b10 |
b10 #"
b10 P
b10 {
b10 ""
b1 ^
b1 z
b1 !"
b1000 ?
b1000 <"
b1000 ?"
b1000 h"
b1000 l"
b1000 9
b1000 F"
b1000 M"
b1000 T"
b1000 V"
b1100 &
b1100 ;
b1100 O"
b1100 U"
b1010000000000000011101111 ,
b1010000000000000011101111 G
b1010000000000000011101111 N"
b1010000000000000011101111 {"
b1010000000000000011101111 !#
b100000000000100010011 F
b100000000000100010011 [
b100000000000100010011 y
b100000000000100010011 D"
b100000000000100010011 I"
b100000000000100010011 X"
b100 :
b100 S
b100 ,"
b100 ;"
b100 >"
b100 E"
b100 J"
1!
#50000
0!
#55000
b0 ^"
b111 p"
b111 t"
b1100 8
b1100 R
b1100 6"
b1100 i"
b1100 o"
b1000 =
b1000 W
b1000 +"
b1000 8"
b1000 @"
b11100 2
b11100 3
b11100 J
b11100 ="
b11100 C"
b11100 L"
b11100 S"
b11100 W"
b11100 e"
b11100 j"
b11 \
b11 o
b11 v
b11 )"
b10 A
b10 Z
b10 i
b10 w
b10 g"
b10 n"
1@
1U
b10100 <
b10100 V
b10100 /"
b10100 :"
b10100 A"
1n
0p
b10100 ]
b10100 *"
b10100 ."
b100 x"
b100 |"
b1 1"
b10100 3"
b1101111 f
b1101111 x
b1010000000000000000000000 N
b1010000000000000000000000 }
b1010000000000000000000000 %"
b10100 M
b10100 ~
b10100 $"
b100000000000 O
b100000000000 |
b100000000000 #"
b1 P
b1 {
b1 ""
b10100 ^
b10100 z
b10100 !"
b1100 ?
b1100 <"
b1100 ?"
b1100 h"
b1100 l"
b100000010000000110010011 E
b100000010000000110010011 G"
b100000010000000110010011 P"
b1100 9
b1100 F"
b1100 M"
b1100 T"
b1100 V"
b10000 &
b10000 ;
b10000 O"
b10000 U"
b1010000000000000011101111 F
b1010000000000000011101111 [
b1010000000000000011101111 y
b1010000000000000011101111 D"
b1010000000000000011101111 I"
b1010000000000000011101111 X"
b1000 :
b1000 S
b1000 ,"
b1000 ;"
b1000 >"
b1000 E"
b1000 J"
b100000010000000110010011 ,
b100000010000000110010011 G
b100000010000000110010011 N"
b100000010000000110010011 {"
b100000010000000110010011 !#
1!
#60000
0!
#65000
0@
b0 A
b0 Z
b0 i
b0 w
b0 g"
b0 n"
0T
0U
0Q
b0 <
b0 V
b0 /"
b0 :"
b0 A"
b0 p"
b0 t"
0n
b0 ]
b0 *"
b0 ."
b0 2
b0 3
b0 J
b0 ="
b0 C"
b0 L"
b0 S"
b0 W"
b0 e"
b0 j"
b0 8
b0 R
b0 6"
b0 i"
b0 o"
b111 x"
b111 |"
b1001010110111 E
b1001010110111 G"
b1001010110111 P"
b0 1"
b0 3"
b0 f
b0 x
b0 N
b0 }
b0 %"
b0 M
b0 ~
b0 $"
b0 O
b0 |
b0 #"
b0 P
b0 {
b0 ""
b0 ^
b0 z
b0 !"
b0 =
b0 W
b0 +"
b0 8"
b0 @"
b100 ?
b100 <"
b100 ?"
b100 h"
b100 l"
b10000 9
b10000 F"
b10000 M"
b10000 T"
b10000 V"
b11100 &
b11100 ;
b11100 O"
b11100 U"
b1001010110111 ,
b1001010110111 G
b1001010110111 N"
b1001010110111 {"
b1001010110111 !#
1H"
b0 F
b0 [
b0 y
b0 D"
b0 I"
b0 X"
b0 :
b0 S
b0 ,"
b0 ;"
b0 >"
b0 E"
b0 J"
1!
#70000
0!
#75000
b1000 x"
b1000 |"
b1000010000001000110011 E
b1000010000001000110011 G"
b1000010000001000110011 P"
b11100 9
b11100 F"
b11100 M"
b11100 T"
b11100 V"
b100000 &
b100000 ;
b100000 O"
b100000 U"
0H"
b1000010000001000110011 ,
b1000010000001000110011 G
b1000010000001000110011 N"
b1000010000001000110011 {"
b1000010000001000110011 !#
1!
#80000
0!
#85000
b10 ^"
b10 8
b10 R
b10 6"
b10 i"
b10 o"
b10 2
b10 3
b10 J
b10 ="
b10 C"
b10 L"
b10 S"
b10 W"
b10 e"
b10 j"
b1 <
b1 V
b1 /"
b1 :"
b1 A"
b1 =
b1 W
b1 +"
b1 8"
b1 @"
1Q
b1 >
b1 L
b1 Y"
b1 _"
b1 X
b1 b
b1 0"
b1 4"
b1 Y
b1 c
b1 -"
b1 5"
1h
b10000000000000010 ]
b10000000000000010 *"
b10000000000000010 ."
b1001 x"
b1001 |"
b110011 E
b110011 G"
b110011 P"
b100 1"
b10 3"
b10 2"
b110011 f
b110011 x
b1000010000000000000000 N
b1000010000000000000000 }
b1000010000000000000000 %"
b10000000000000010 M
b10000000000000010 ~
b10000000000000010 $"
b100 O
b100 |
b100 #"
b100 P
b100 {
b100 ""
b10 ^
b10 z
b10 !"
b100000 ?
b100000 <"
b100000 ?"
b100000 h"
b100000 l"
b100000 9
b100000 F"
b100000 M"
b100000 T"
b100000 V"
b100100 &
b100100 ;
b100100 O"
b100100 U"
b110011 ,
b110011 G
b110011 N"
b110011 {"
b110011 !#
b1000010000001000110011 F
b1000010000001000110011 [
b1000010000001000110011 y
b1000010000001000110011 D"
b1000010000001000110011 I"
b1000010000001000110011 X"
b11100 :
b11100 S
b11100 ,"
b11100 ;"
b11100 >"
b11100 E"
b11100 J"
1!
#90000
0!
#95000
b0 ^"
b0 8
b0 R
b0 6"
b0 i"
b0 o"
b0 2
b0 3
b0 J
b0 ="
b0 C"
b0 L"
b0 S"
b0 W"
b0 e"
b0 j"
b0 <
b0 V
b0 /"
b0 :"
b0 A"
b0 =
b0 W
b0 +"
b0 8"
b0 @"
b0 >
b0 L
b0 Y"
b0 _"
b0 X
b0 b
b0 0"
b0 4"
b0 Y
b0 c
b0 -"
b0 5"
b0 ]
b0 *"
b0 ."
b1010 x"
b1010 |"
b0 1"
b0 3"
b0 2"
b0 N
b0 }
b0 %"
b0 M
b0 ~
b0 $"
b0 O
b0 |
b0 #"
b0 P
b0 {
b0 ""
b0 ^
b0 z
b0 !"
b100100 ?
b100100 <"
b100100 ?"
b100100 h"
b100100 l"
b1000000001100111 E
b1000000001100111 G"
b1000000001100111 P"
b100100 9
b100100 F"
b100100 M"
b100100 T"
b100100 V"
b101000 &
b101000 ;
b101000 O"
b101000 U"
b110011 F
b110011 [
b110011 y
b110011 D"
b110011 I"
b110011 X"
b100000 :
b100000 S
b100000 ,"
b100000 ;"
b100000 >"
b100000 E"
b100000 J"
b1000000001100111 ,
b1000000001100111 G
b1000000001100111 N"
b1000000001100111 {"
b1000000001100111 !#
1!
#100000
0!
#105000
b1100 8
b1100 R
b1100 6"
b1100 i"
b1100 o"
b11 p"
b11 t"
b1100 2
b1100 3
b1100 J
b1100 ="
b1100 C"
b1100 L"
b1100 S"
b1100 W"
b1100 e"
b1100 j"
b0 <
b0 V
b0 /"
b0 :"
b0 A"
b1100 =
b1100 W
b1100 +"
b1100 8"
b1100 @"
b0 \
b0 o
b0 v
b0 )"
1@
1T
b1100 Y
b1100 c
b1100 -"
b1100 5"
1m
0h
b0 ]
b0 *"
b0 ."
b1011 x"
b1011 |"
b110011 E
b110011 G"
b110011 P"
b1 2"
b1100111 f
b1100111 x
b1000000000000000 N
b1000000000000000 }
b1000000000000000 %"
b1000000000000000 M
b1000000000000000 ~
b1000000000000000 $"
b101000 ?
b101000 <"
b101000 ?"
b101000 h"
b101000 l"
b101000 9
b101000 F"
b101000 M"
b101000 T"
b101000 V"
b101100 &
b101100 ;
b101100 O"
b101100 U"
b110011 ,
b110011 G
b110011 N"
b110011 {"
b110011 !#
b1000000001100111 F
b1000000001100111 [
b1000000001100111 y
b1000000001100111 D"
b1000000001100111 I"
b1000000001100111 X"
b100100 :
b100100 S
b100100 ,"
b100100 ;"
b100100 >"
b100100 E"
b100100 J"
1!
#110000
0!
#115000
b0 8
b0 R
b0 6"
b0 i"
b0 o"
b0 p"
b0 t"
b0 2
b0 3
b0 J
b0 ="
b0 C"
b0 L"
b0 S"
b0 W"
b0 e"
b0 j"
b0 =
b0 W
b0 +"
b0 8"
b0 @"
0@
0T
0Q
b0 Y
b0 c
b0 -"
b0 5"
0m
b11 x"
b11 |"
b0 2"
b0 f
b0 x
b0 N
b0 }
b0 %"
b0 M
b0 ~
b0 $"
b100 ?
b100 <"
b100 ?"
b100 h"
b100 l"
b1101010010001100100011 E
b1101010010001100100011 G"
b1101010010001100100011 P"
b101100 9
b101100 F"
b101100 M"
b101100 T"
b101100 V"
b1100 &
b1100 ;
b1100 O"
b1100 U"
1H"
b0 F
b0 [
b0 y
b0 D"
b0 I"
b0 X"
b0 :
b0 S
b0 ,"
b0 ;"
b0 >"
b0 E"
b0 J"
b1101010010001100100011 ,
b1101010010001100100011 G
b1101010010001100100011 N"
b1101010010001100100011 {"
b1101010010001100100011 !#
1!
#120000
0!
#125000
b100 x"
b100 |"
b100000010000000110010011 E
b100000010000000110010011 G"
b100000010000000110010011 P"
b1100 9
b1100 F"
b1100 M"
b1100 T"
b1100 V"
b10000 &
b10000 ;
b10000 O"
b10000 U"
b100000010000000110010011 ,
b100000010000000110010011 G
b100000010000000110010011 N"
b100000010000000110010011 {"
b100000010000000110010011 !#
0H"
1!
#130000
0!
#135000
b1 ^"
b1001 8
b1001 R
b1001 6"
b1001 i"
b1001 o"
b10 p"
b10 t"
b1001 2
b1001 3
b1001 J
b1001 ="
b1001 C"
b1001 L"
b1001 S"
b1001 W"
b1001 e"
b1001 j"
b1000 <
b1000 V
b1000 /"
b1000 :"
b1000 A"
b1 =
b1 W
b1 +"
b1 8"
b1 @"
1T
1Q
b1 Y
b1 c
b1 -"
b1 5"
1p
b1000 ]
b1000 *"
b1000 ."
b101 x"
b101 |"
b11 1"
b1000 3"
b10 2"
b10011 f
b10011 x
b100000010000000000000000 N
b100000010000000000000000 }
b100000010000000000000000 %"
b10000000000001000 M
b10000000000001000 ~
b10000000000001000 $"
b100000000010 O
b100000000010 |
b100000000010 #"
b11 P
b11 {
b11 ""
b1000 ^
b1000 z
b1000 !"
b10000 ?
b10000 <"
b10000 ?"
b10000 h"
b10000 l"
b1001010110111 E
b1001010110111 G"
b1001010110111 P"
b10000 9
b10000 F"
b10000 M"
b10000 T"
b10000 V"
b10100 &
b10100 ;
b10100 O"
b10100 U"
b100000010000000110010011 F
b100000010000000110010011 [
b100000010000000110010011 y
b100000010000000110010011 D"
b100000010000000110010011 I"
b100000010000000110010011 X"
b1100 :
b1100 S
b1100 ,"
b1100 ;"
b1100 >"
b1100 E"
b1100 J"
b1001010110111 ,
b1001010110111 G
b1001010110111 N"
b1001010110111 {"
b1001010110111 !#
1!
#140000
0!
#145000
b0 ^"
b1000000000000 8
b1000000000000 R
b1000000000000 6"
b1000000000000 i"
b1000000000000 o"
b0 p"
b0 t"
b0 =
b0 W
b0 +"
b0 8"
b0 @"
b1000000000000 2
b1000000000000 3
b1000000000000 J
b1000000000000 ="
b1000000000000 C"
b1000000000000 L"
b1000000000000 S"
b1000000000000 W"
b1000000000000 e"
b1000000000000 j"
b1000000000000 <
b1000000000000 V
b1000000000000 /"
b1000000000000 :"
b1000000000000 A"
b0 Y
b0 c
b0 -"
b0 5"
b1111 K
b1111 `
b1111 s
b1111 u
b1111 9"
b1111 B"
b100 \
b100 o
b100 v
b100 )"
1k
0p
b1000000000000 ]
b1000000000000 *"
b1000000000000 ."
b110 x"
b110 |"
b11000000000000001100010111 E
b11000000000000001100010111 G"
b11000000000000001100010111 P"
b1 `"
b1 a
b101 1"
b0 3"
b0 2"
b1 d
b1 t
b110111 f
b110111 x
b1000000000000 N
b1000000000000 }
b1000000000000 %"
b1000000000000 M
b1000000000000 ~
b1000000000000 $"
b100000000100 O
b100000000100 |
b100000000100 #"
b101 P
b101 {
b101 ""
b0 ^
b0 z
b0 !"
b10100 ?
b10100 <"
b10100 ?"
b10100 h"
b10100 l"
b10100 9
b10100 F"
b10100 M"
b10100 T"
b10100 V"
b11000 &
b11000 ;
b11000 O"
b11000 U"
b11000000000000001100010111 ,
b11000000000000001100010111 G
b11000000000000001100010111 N"
b11000000000000001100010111 {"
b11000000000000001100010111 !#
b1001010110111 F
b1001010110111 [
b1001010110111 y
b1001010110111 D"
b1001010110111 I"
b1001010110111 X"
b10000 :
b10000 S
b10000 ,"
b10000 ;"
b10000 >"
b10000 E"
b10000 J"
1!
#150000
0!
#155000
b11000000000000000000010100 8
b11000000000000000000010100 R
b11000000000000000000010100 6"
b11000000000000000000010100 i"
b11000000000000000000010100 o"
b101 p"
b101 t"
b11000000000000000000010100 2
b11000000000000000000010100 3
b11000000000000000000010100 J
b11000000000000000000010100 ="
b11000000000000000000010100 C"
b11000000000000000000010100 L"
b11000000000000000000010100 S"
b11000000000000000000010100 W"
b11000000000000000000010100 e"
b11000000000000000000010100 j"
b10100 =
b10100 W
b10100 +"
b10100 8"
b10100 @"
b11000000000000000000000000 <
b11000000000000000000000000 V
b11000000000000000000000000 /"
b11000000000000000000000000 :"
b11000000000000000000000000 A"
b0 K
b0 `
b0 s
b0 u
b0 9"
b0 B"
1U
1r
0k
b11000000000000000000000000 ]
b11000000000000000000000000 *"
b11000000000000000000000000 ."
b111 x"
b111 |"
b0 `"
b0 a
b110 1"
b10000 3"
b0 d
b0 t
b10111 f
b10111 x
b11000000000000000000000000 N
b11000000000000000000000000 }
b11000000000000000000000000 %"
b110000 M
b110000 ~
b110000 $"
b100110 O
b100110 |
b100110 #"
b100110 P
b100110 {
b100110 ""
b110000 ^
b110000 z
b110000 !"
b11000 ?
b11000 <"
b11000 ?"
b11000 h"
b11000 l"
b101000011001100001100011 E
b101000011001100001100011 G"
b101000011001100001100011 P"
b11000 9
b11000 F"
b11000 M"
b11000 T"
b11000 V"
b11100 &
b11100 ;
b11100 O"
b11100 U"
b11000000000000001100010111 F
b11000000000000001100010111 [
b11000000000000001100010111 y
b11000000000000001100010111 D"
b11000000000000001100010111 I"
b11000000000000001100010111 X"
b10100 :
b10100 S
b10100 ,"
b10100 ;"
b10100 >"
b10100 E"
b10100 J"
b101000011001100001100011 ,
b101000011001100001100011 G
b101000011001100001100011 N"
b101000011001100001100011 {"
b101000011001100001100011 !#
1!
#160000
0!
#165000
b10000 <
b10000 V
b10000 /"
b10000 :"
b10000 A"
b101000 8
b101000 R
b101000 6"
b101000 i"
b101000 o"
b1010 p"
b1010 t"
1I
b10 >
b10 L
b10 Y"
b10 _"
b10 X
b10 b
b10 0"
b10 4"
b1001 Y
b1001 c
b1001 -"
b1001 5"
b10 \
b10 o
b10 v
b10 )"
1_
0Q
1q
0r
b10000 ]
b10000 *"
b10000 ."
b101000 2
b101000 3
b101000 J
b101000 ="
b101000 C"
b101000 L"
b101000 S"
b101000 W"
b101000 e"
b101000 j"
b1000 x"
b1000 |"
b1000010000001000110011 E
b1000010000001000110011 G"
b1000010000001000110011 P"
b1 `"
b1 a
b10000 1"
b1010 3"
b11 2"
b1 d
b1 t
b1100011 f
b1100011 x
b101000011001000000000000 N
b101000011001000000000000 }
b101000011001000000000000 %"
b11001000000001010 M
b11001000000001010 ~
b11001000000001010 $"
b10000 O
b10000 |
b10000 #"
b10000 P
b10000 {
b10000 ""
b1010 ^
b1010 z
b1010 !"
b11000 =
b11000 W
b11000 +"
b11000 8"
b11000 @"
b11100 ?
b11100 <"
b11100 ?"
b11100 h"
b11100 l"
b11100 9
b11100 F"
b11100 M"
b11100 T"
b11100 V"
b100000 &
b100000 ;
b100000 O"
b100000 U"
b1000010000001000110011 ,
b1000010000001000110011 G
b1000010000001000110011 N"
b1000010000001000110011 {"
b1000010000001000110011 !#
b101000011001100001100011 F
b101000011001100001100011 [
b101000011001100001100011 y
b101000011001100001100011 D"
b101000011001100001100011 I"
b101000011001100001100011 X"
b11000 :
b11000 S
b11000 ,"
b11000 ;"
b11000 >"
b11000 E"
b11000 J"
1!
#170000
0!
#175000
b0 <
b0 V
b0 /"
b0 :"
b0 A"
b0 8
b0 R
b0 6"
b0 i"
b0 o"
b0 p"
b0 t"
0I
b0 >
b0 L
b0 Y"
b0 _"
b0 X
b0 b
b0 0"
b0 4"
b0 Y
b0 c
b0 -"
b0 5"
0_
0T
0U
0q
b0 ]
b0 *"
b0 ."
b0 2
b0 3
b0 J
b0 ="
b0 C"
b0 L"
b0 S"
b0 W"
b0 e"
b0 j"
b1010 x"
b1010 |"
b0 `"
b0 a
b0 1"
b0 3"
b0 2"
b0 d
b0 t
b0 f
b0 x
b0 N
b0 }
b0 %"
b0 M
b0 ~
b0 $"
b0 O
b0 |
b0 #"
b0 P
b0 {
b0 ""
b0 ^
b0 z
b0 !"
b0 =
b0 W
b0 +"
b0 8"
b0 @"
b100 ?
b100 <"
b100 ?"
b100 h"
b100 l"
b110011 E
b110011 G"
b110011 P"
b100000 9
b100000 F"
b100000 M"
b100000 T"
b100000 V"
b101000 &
b101000 ;
b101000 O"
b101000 U"
1H"
b0 F
b0 [
b0 y
b0 D"
b0 I"
b0 X"
b0 :
b0 S
b0 ,"
b0 ;"
b0 >"
b0 E"
b0 J"
b110011 ,
b110011 G
b110011 N"
b110011 {"
b110011 !#
1!
#180000
0!
#185000
b1011 x"
b1011 |"
b101000 9
b101000 F"
b101000 M"
b101000 T"
b101000 V"
b101100 &
b101100 ;
b101100 O"
b101100 U"
0H"
1!
#190000
0!
#195000
1Q
1h
b1100 x"
b1100 |"
b110011 f
b110011 x
b101100 ?
b101100 <"
b101100 ?"
b101100 h"
b101100 l"
b1101010010001100100011 E
b1101010010001100100011 G"
b1101010010001100100011 P"
b101100 9
b101100 F"
b101100 M"
b101100 T"
b101100 V"
b110000 &
b110000 ;
b110000 O"
b110000 U"
b110011 F
b110011 [
b110011 y
b110011 D"
b110011 I"
b110011 X"
b101000 :
b101000 S
b101000 ,"
b101000 ;"
b101000 >"
b101000 E"
b101000 J"
b1101010010001100100011 ,
b1101010010001100100011 G
b1101010010001100100011 N"
b1101010010001100100011 {"
b1101010010001100100011 !#
1!
#200000
0!
#205000
b1000 8
b1000 R
b1000 6"
b1000 i"
b1000 o"
b10 p"
b10 t"
b1000 2
b1000 3
b1000 J
b1000 ="
b1000 C"
b1000 L"
b1000 S"
b1000 W"
b1000 e"
b1000 j"
b10 =
b10 W
b10 +"
b10 8"
b10 @"
1/
11
b110 <
b110 V
b110 /"
b110 :"
b110 A"
b1001 %
b1001 6
b1001 \"
b1001 b"
b1001 q"
b1001 u"
b1111 '
b1111 4
b1111 r"
b1111 v"
b1111 B
b1111 ]"
b1111 c"
b1001 >
b1001 L
b1001 Y"
b1001 _"
b1001 X
b1001 b
b1001 0"
b1001 4"
b10 Y
b10 c
b10 -"
b10 5"
b1 \
b1 o
b1 v
b1 )"
1j
17
1T
0Q
1g
0h
b110 ]
b110 *"
b110 ."
b1101 x"
b1101 |"
b11001010010001110000011 E
b11001010010001110000011 G"
b11001010010001110000011 P"
b10 `"
b10 a
b110 1"
b11 3"
b1010 2"
b10 d
b10 t
b100011 f
b100011 x
b1101010010000000000000 N
b1101010010000000000000 }
b1101010010000000000000 %"
b1010010100000000010 M
b1010010100000000010 ~
b1010010100000000010 $"
b110 O
b110 |
b110 #"
b110 P
b110 {
b110 ""
b11 ^
b11 z
b11 !"
b110000 ?
b110000 <"
b110000 ?"
b110000 h"
b110000 l"
b110000 9
b110000 F"
b110000 M"
b110000 T"
b110000 V"
b110100 &
b110100 ;
b110100 O"
b110100 U"
b11001010010001110000011 ,
b11001010010001110000011 G
b11001010010001110000011 N"
b11001010010001110000011 {"
b11001010010001110000011 !#
b1101010010001100100011 F
b1101010010001100100011 [
b1101010010001100100011 y
b1101010010001100100011 D"
b1101010010001100100011 I"
b1101010010001100100011 X"
b101100 :
b101100 S
b101100 ,"
b101100 ;"
b101100 >"
b101100 E"
b101100 J"
1!
#210000
0!
#215000
b0 ^"
bx 8
bx R
bx 6"
bx i"
bx o"
0+
0/
b1000 2
b1000 3
b1000 J
b1000 ="
b1000 C"
b1000 L"
b1000 S"
b1000 W"
b1000 e"
b1000 j"
b0 \
b0 o
b0 v
b0 )"
0j
b1 A
b1 Z
b1 i
b1 w
b1 g"
b1 n"
07
1(
1D
1Q
b110 <
b110 V
b110 /"
b110 :"
b110 A"
b11000000000000000000010100 >
b11000000000000000000010100 L
b11000000000000000000010100 Y"
b11000000000000000000010100 _"
b11000000000000000000010100 X
b11000000000000000000010100 b
b11000000000000000000010100 0"
b11000000000000000000010100 4"
1l
0g
b110 ]
b110 *"
b110 ."
b1110 x"
b1110 |"
b111 1"
b110 3"
b11 f
b11 x
b11001010010000000000000 N
b11001010010000000000000 }
b11001010010000000000000 %"
b1010010000000000110 M
b1010010000000000110 ~
b1010010000000000110 $"
b100000000110 O
b100000000110 |
b100000000110 #"
b111 P
b111 {
b111 ""
b110 ^
b110 z
b110 !"
b110100 ?
b110100 <"
b110100 ?"
b110100 h"
b110100 l"
b11111110100111111111000011101111 E
b11111110100111111111000011101111 G"
b11111110100111111111000011101111 P"
b110100 9
b110100 F"
b110100 M"
b110100 T"
b110100 V"
b111000 &
b111000 ;
b111000 O"
b111000 U"
b11001010010001110000011 F
b11001010010001110000011 [
b11001010010001110000011 y
b11001010010001110000011 D"
b11001010010001110000011 I"
b11001010010001110000011 X"
b110000 :
b110000 S
b110000 ,"
b110000 ;"
b110000 >"
b110000 E"
b110000 J"
b11111110100111111111000011101111 ,
b11111110100111111111000011101111 G
b11111110100111111111000011101111 N"
b11111110100111111111000011101111 {"
b11111110100111111111000011101111 !#
1!
#220000
0!
#225000
b10 ^"
b101 p"
b101 t"
b11000000000000000000010110 2
b11000000000000000000010110 3
b11000000000000000000010110 J
b11000000000000000000010110 ="
b11000000000000000000010110 C"
b11000000000000000000010110 L"
b11000000000000000000010110 S"
b11000000000000000000010110 W"
b11000000000000000000010110 e"
b11000000000000000000010110 j"
b11000000000000000000010100 <
b11000000000000000000010100 V
b11000000000000000000010100 /"
b11000000000000000000010100 :"
b11000000000000000000010100 A"
b0 A
b0 Z
b0 i
b0 w
b0 g"
b0 n"
0(
0D
0T
0Q
b11000000000000000000010110 8
b11000000000000000000010110 R
b11000000000000000000010110 6"
b11000000000000000000010110 i"
b11000000000000000000010110 o"
0l
1+
01
b1001 5
b1001 Z"
b1001 d"
b1001 f"
b1001 k"
10
b111000 9
b111000 F"
b111000 M"
b111000 T"
b111000 V"
0-
b1001 )
b1001 C
b1001 ["
b1001 a"
b1001 s"
b1001 w"
1!
#230000
0!
#235000
b0 ^"
b1000 p"
b1000 t"
b100000 2
b100000 3
b100000 J
b100000 ="
b100000 C"
b100000 L"
b100000 S"
b100000 W"
b100000 e"
b100000 j"
b111100 8
b111100 R
b111100 6"
b111100 i"
b111100 o"
b11111111111111111111111111101000 <
b11111111111111111111111111101000 V
b11111111111111111111111111101000 /"
b11111111111111111111111111101000 :"
b11111111111111111111111111101000 A"
b111000 =
b111000 W
b111000 +"
b111000 8"
b111000 @"
b0 >
b0 L
b0 Y"
b0 _"
b0 X
b0 b
b0 0"
b0 4"
b0 Y
b0 c
b0 -"
b0 5"
b11 \
b11 o
b11 v
b11 )"
b10 A
b10 Z
b10 i
b10 w
b10 g"
b10 n"
1@
1T
1U
1Q
b11111111111111111111111111101000 ]
b11111111111111111111111111101000 *"
b11111111111111111111111111101000 ."
b1111 x"
b1111 |"
1n
b111 `"
b111 a
b1 1"
b1001 3"
b11111 2"
1e
b111 d
b111 t
b1101111 f
b1101111 x
b11111110100111111111000000000000 N
b11111110100111111111000000000000 }
b11111110100111111111000000000000 %"
b11111111111111111111111111101000 M
b11111111111111111111111111101000 ~
b11111111111111111111111111101000 $"
b11111111111111111111111111100000 O
b11111111111111111111111111100000 |
b11111111111111111111111111100000 #"
b11111111111111111111111111100001 P
b11111111111111111111111111100001 {
b11111111111111111111111111100001 ""
b11111111111111111111111111101001 ^
b11111111111111111111111111101001 z
b11111111111111111111111111101001 !"
b111100 ?
b111100 <"
b111100 ?"
b111100 h"
b111100 l"
bx E
bx G"
bx P"
1-
b111100 &
b111100 ;
b111100 O"
b111100 U"
00
b11111110100111111111000011101111 F
b11111110100111111111000011101111 [
b11111110100111111111000011101111 y
b11111110100111111111000011101111 D"
b11111110100111111111000011101111 I"
b11111110100111111111000011101111 X"
b111000 :
b111000 S
b111000 ,"
b111000 ;"
b111000 >"
b111000 E"
b111000 J"
bx ,
bx G
bx N"
bx {"
bx !#
1!
#240000
0!
#245000
b0 <
b0 V
b0 /"
b0 :"
b0 A"
b0 p"
b0 t"
0@
b0 A
b0 Z
b0 i
b0 w
b0 g"
b0 n"
0T
0U
0Q
0n
b0 ]
b0 *"
b0 ."
b0 2
b0 3
b0 J
b0 ="
b0 C"
b0 L"
b0 S"
b0 W"
b0 e"
b0 j"
b0 8
b0 R
b0 6"
b0 i"
b0 o"
b1000 x"
b1000 |"
b0 `"
b0 a
b0 1"
b0 3"
b0 2"
0e
b0 d
b0 t
b0 f
b0 x
b0 N
b0 }
b0 %"
b0 M
b0 ~
b0 $"
b0 O
b0 |
b0 #"
b0 P
b0 {
b0 ""
b0 ^
b0 z
b0 !"
b0 =
b0 W
b0 +"
b0 8"
b0 @"
b100 ?
b100 <"
b100 ?"
b100 h"
b100 l"
b111100 9
b111100 F"
b111100 M"
b111100 T"
b111100 V"
b100000 &
b100000 ;
b100000 O"
b100000 U"
1H"
b0 F
b0 [
b0 y
b0 D"
b0 I"
b0 X"
b0 :
b0 S
b0 ,"
b0 ;"
b0 >"
b0 E"
b0 J"
1!
#250000
0!
#255000
b1001 x"
b1001 |"
b110011 E
b110011 G"
b110011 P"
b100000 9
b100000 F"
b100000 M"
b100000 T"
b100000 V"
b100100 &
b100100 ;
b100100 O"
b100100 U"
0H"
b110011 ,
b110011 G
b110011 N"
b110011 {"
b110011 !#
1!
#260000
0!
#265000
1Q
1h
b1010 x"
b1010 |"
b1000000001100111 E
b1000000001100111 G"
b1000000001100111 P"
b110011 f
b110011 x
b100100 ?
b100100 <"
b100100 ?"
b100100 h"
b100100 l"
b100100 9
b100100 F"
b100100 M"
b100100 T"
b100100 V"
b101000 &
b101000 ;
b101000 O"
b101000 U"
b1000000001100111 ,
b1000000001100111 G
b1000000001100111 N"
b1000000001100111 {"
b1000000001100111 !#
b110011 F
b110011 [
b110011 y
b110011 D"
b110011 I"
b110011 X"
b100000 :
b100000 S
b100000 ,"
b100000 ;"
b100000 >"
b100000 E"
b100000 J"
1!
#270000
0!
#275000
b111100 8
b111100 R
b111100 6"
b111100 i"
b111100 o"
b1111 p"
b1111 t"
b111100 2
b111100 3
b111100 J
b111100 ="
b111100 C"
b111100 L"
b111100 S"
b111100 W"
b111100 e"
b111100 j"
b0 <
b0 V
b0 /"
b0 :"
b0 A"
b111100 =
b111100 W
b111100 +"
b111100 8"
b111100 @"
b0 \
b0 o
b0 v
b0 )"
1@
1T
b111100 Y
b111100 c
b111100 -"
b111100 5"
1m
0h
b0 ]
b0 *"
b0 ."
b1011 x"
b1011 |"
b1 2"
b1100111 f
b1100111 x
b1000000000000000 N
b1000000000000000 }
b1000000000000000 %"
b1000000000000000 M
b1000000000000000 ~
b1000000000000000 $"
b101000 ?
b101000 <"
b101000 ?"
b101000 h"
b101000 l"
b110011 E
b110011 G"
b110011 P"
b101000 9
b101000 F"
b101000 M"
b101000 T"
b101000 V"
b101100 &
b101100 ;
b101100 O"
b101100 U"
b1000000001100111 F
b1000000001100111 [
b1000000001100111 y
b1000000001100111 D"
b1000000001100111 I"
b1000000001100111 X"
b100100 :
b100100 S
b100100 ,"
b100100 ;"
b100100 >"
b100100 E"
b100100 J"
b110011 ,
b110011 G
b110011 N"
b110011 {"
b110011 !#
1!
#280000
0!
