function FileData_Pairs(x)
{
x.t("example","provides");
x.t("example","board");
x.t("leds","external");
x.t("precision","xilinx");
x.t("library","xtremedsp");
x.t("library","external");
x.t("hardware","co-simulation");
x.t("hardware","co-sim");
x.t("hardware","connects");
x.t("hardware","design");
x.t("hardware","connect");
x.t("hardware","i/o");
x.t("fpga","pins");
x.t("fpga","boards");
x.t("fpga","pad");
x.t("fpga","communicate");
x.t("digital","converters");
x.t("digital","analog");
x.t("converters","leds");
x.t("converters","fpga");
x.t("converters","digital");
x.t("co-simulation","example");
x.t("co-simulation","hardware");
x.t("co-simulation","interface");
x.t("co-simulation","block");
x.t("co-simulation","board-specific");
x.t("co-simulation","ports");
x.t("co-simulation","note");
x.t("components","during");
x.t("components","system");
x.t("components","including");
x.t("controlled","corresponding");
x.t("double","precision");
x.t("fixed-type","conversions");
x.t("topic","non-memory-mapped");
x.t("implemented","using");
x.t("xtremedsp","development");
x.t("interface","logic");
x.t("interface","means");
x.t("interface","types");
x.t("interface","subsystems");
x.t("physical","memory");
x.t("non-memory","mapped");
x.t("tell","system");
x.t("leave","port");
x.t("type","port");
x.t("pins","model");
x.t("external","interface");
x.t("external","device");
x.t("external","memory");
x.t("external","devices");
x.t("wired","fpga");
x.t("form","connections");
x.t("i.e","perform");
x.t("xilinx","fixed-type");
x.t("compiles","design");
x.t("co-sim","leave");
x.t("signify","hardware");
x.t("want","define");
x.t("new","boards");
x.t("boards","often");
x.t("includes","external");
x.t("includes","gateway");
x.t("block","board-specific");
x.t("block","include");
x.t("during","hardware");
x.t("during","simulation");
x.t("treated","system");
x.t("reasons","may");
x.t("supporting","new");
x.t("kit","example");
x.t("common","specific");
x.t("connects","signals");
x.t("gateway","non-memory");
x.t("gateway","corresponds");
x.t("gateway","blocks");
x.t("gateway","instead");
x.t("gateway","done");
x.t("constructed","using");
x.t("corresponds","board-specific");
x.t("board-specific","ports");
x.t("board-specific","port");
x.t("board-specific","i/o");
x.t("perform","double");
x.t("useful","form");
x.t("provides","library");
x.t("pad","model");
x.t("standard","co-simulation");
x.t("wire","signals");
x.t("wire","special");
x.t("ports","fpga");
x.t("ports","hardware");
x.t("ports","controlled");
x.t("ports","external");
x.t("ports","supporting");
x.t("ports","board-specific");
x.t("ports","system");
x.t("ports","using");
x.t("device","interface");
x.t("device","often");
x.t("signals","appropriate");
x.t("signals","associated");
x.t("on-board","devices");
x.t("logic","memory");
x.t("blocks","tell");
x.t("mapped","gateway");
x.t("mapped","gateways");
x.t("means","model");
x.t("communicate","variety");
x.t("control","interface");
x.t("gateways","common");
x.t("gateways","appropriate");
x.t("gateways","specify");
x.t("conversions","system");
x.t("design","hardware");
x.t("design","physical");
x.t("design","compiled");
x.t("signal","board-specific");
x.t("may","want");
x.t("may","useful");
x.t("define","control");
x.t("instead","topic");
x.t("instead","actual");
x.t("types","components");
x.t("connected","real");
x.t("connected","simulation");
x.t("often","include");
x.t("often","packaged");
x.t("memory","interface");
x.t("memory","during");
x.t("memory","may");
x.t("memory","system");
x.t("memory","analog");
x.t("non-memory-mapped","ports");
x.t("e.g","external");
x.t("together","simulink");
x.t("actual","hardware");
x.t("include","board-specific");
x.t("include","variety");
x.t("variety","reasons");
x.t("variety","on-board");
x.t("board","includes");
x.t("simulink","subsystem");
x.t("specific","device");
x.t("connections","components");
x.t("connections","subsystems");
x.t("generator","compiles");
x.t("generator","wire");
x.t("generator","design");
x.t("generator","signal");
x.t("generator","models");
x.t("generator","subsystems");
x.t("subsystem","library");
x.t("models","components");
x.t("models","board-specific");
x.t("appropriate","fpga");
x.t("appropriate","external");
x.t("appropriate","wire");
x.t("traditional","gateway");
x.t("port","hardware");
x.t("port","implemented");
x.t("port","non-memory");
x.t("port","wired");
x.t("port","connected");
x.t("port","connections");
x.t("port","port");
x.t("port","corresponding");
x.t("port","connect");
x.t("port","differs");
x.t("note","type");
x.t("done","traditional");
x.t("real","port");
x.t("system","generator");
x.t("model","includes");
x.t("model","instead");
x.t("model","compiled");
x.t("corresponding","port");
x.t("special","non-memory");
x.t("special","gateway");
x.t("simulation","i.e");
x.t("simulation","model");
x.t("using","hardware");
x.t("using","gateways");
x.t("using","special");
x.t("connect","appropriate");
x.t("connect","system");
x.t("i/o","ports");
x.t("i/o","port");
x.t("development","kit");
x.t("packaged","together");
x.t("associated","gateways");
x.t("including","board-specific");
x.t("including","analog");
x.t("compiled","hardware");
x.t("analog","digital");
x.t("analog","converters");
x.t("subsystems","treated");
x.t("subsystems","during");
x.t("subsystems","constructed");
x.t("subsystems","including");
x.t("devices","signify");
x.t("devices","e.g");
x.t("differs","standard");
x.t("specify","board-specific");
}
