
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401710 <.init>:
  401710:	stp	x29, x30, [sp, #-16]!
  401714:	mov	x29, sp
  401718:	bl	401c00 <tigetstr@plt+0x60>
  40171c:	ldp	x29, x30, [sp], #16
  401720:	ret

Disassembly of section .plt:

0000000000401730 <memcpy@plt-0x20>:
  401730:	stp	x16, x30, [sp, #-16]!
  401734:	adrp	x16, 41a000 <tigetstr@plt+0x18460>
  401738:	ldr	x17, [x16, #4088]
  40173c:	add	x16, x16, #0xff8
  401740:	br	x17
  401744:	nop
  401748:	nop
  40174c:	nop

0000000000401750 <memcpy@plt>:
  401750:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401754:	ldr	x17, [x16]
  401758:	add	x16, x16, #0x0
  40175c:	br	x17

0000000000401760 <_exit@plt>:
  401760:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401764:	ldr	x17, [x16, #8]
  401768:	add	x16, x16, #0x8
  40176c:	br	x17

0000000000401770 <strtoul@plt>:
  401770:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401774:	ldr	x17, [x16, #16]
  401778:	add	x16, x16, #0x10
  40177c:	br	x17

0000000000401780 <strlen@plt>:
  401780:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401784:	ldr	x17, [x16, #24]
  401788:	add	x16, x16, #0x18
  40178c:	br	x17

0000000000401790 <fputs@plt>:
  401790:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401794:	ldr	x17, [x16, #32]
  401798:	add	x16, x16, #0x20
  40179c:	br	x17

00000000004017a0 <exit@plt>:
  4017a0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017a4:	ldr	x17, [x16, #40]
  4017a8:	add	x16, x16, #0x28
  4017ac:	br	x17

00000000004017b0 <dup@plt>:
  4017b0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017b4:	ldr	x17, [x16, #48]
  4017b8:	add	x16, x16, #0x30
  4017bc:	br	x17

00000000004017c0 <setupterm@plt>:
  4017c0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017c4:	ldr	x17, [x16, #56]
  4017c8:	add	x16, x16, #0x38
  4017cc:	br	x17

00000000004017d0 <strtoimax@plt>:
  4017d0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017d4:	ldr	x17, [x16, #64]
  4017d8:	add	x16, x16, #0x40
  4017dc:	br	x17

00000000004017e0 <strtod@plt>:
  4017e0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017e4:	ldr	x17, [x16, #72]
  4017e8:	add	x16, x16, #0x48
  4017ec:	br	x17

00000000004017f0 <putp@plt>:
  4017f0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4017f4:	ldr	x17, [x16, #80]
  4017f8:	add	x16, x16, #0x50
  4017fc:	br	x17

0000000000401800 <__cxa_atexit@plt>:
  401800:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401804:	ldr	x17, [x16, #88]
  401808:	add	x16, x16, #0x58
  40180c:	br	x17

0000000000401810 <fputc@plt>:
  401810:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401814:	ldr	x17, [x16, #96]
  401818:	add	x16, x16, #0x60
  40181c:	br	x17

0000000000401820 <getopt_long_only@plt>:
  401820:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401824:	ldr	x17, [x16, #104]
  401828:	add	x16, x16, #0x68
  40182c:	br	x17

0000000000401830 <__fpending@plt>:
  401830:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401834:	ldr	x17, [x16, #112]
  401838:	add	x16, x16, #0x70
  40183c:	br	x17

0000000000401840 <snprintf@plt>:
  401840:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401844:	ldr	x17, [x16, #120]
  401848:	add	x16, x16, #0x78
  40184c:	br	x17

0000000000401850 <localeconv@plt>:
  401850:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401854:	ldr	x17, [x16, #128]
  401858:	add	x16, x16, #0x80
  40185c:	br	x17

0000000000401860 <tcgetattr@plt>:
  401860:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401864:	ldr	x17, [x16, #136]
  401868:	add	x16, x16, #0x88
  40186c:	br	x17

0000000000401870 <fileno@plt>:
  401870:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401874:	ldr	x17, [x16, #144]
  401878:	add	x16, x16, #0x90
  40187c:	br	x17

0000000000401880 <klogctl@plt>:
  401880:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401884:	ldr	x17, [x16, #152]
  401888:	add	x16, x16, #0x98
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401894:	ldr	x17, [x16, #160]
  401898:	add	x16, x16, #0xa0
  40189c:	br	x17

00000000004018a0 <fopen@plt>:
  4018a0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018a4:	ldr	x17, [x16, #168]
  4018a8:	add	x16, x16, #0xa8
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018b4:	ldr	x17, [x16, #176]
  4018b8:	add	x16, x16, #0xb0
  4018bc:	br	x17

00000000004018c0 <open@plt>:
  4018c0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018c4:	ldr	x17, [x16, #184]
  4018c8:	add	x16, x16, #0xb8
  4018cc:	br	x17

00000000004018d0 <strncmp@plt>:
  4018d0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018d4:	ldr	x17, [x16, #192]
  4018d8:	add	x16, x16, #0xc0
  4018dc:	br	x17

00000000004018e0 <bindtextdomain@plt>:
  4018e0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018e4:	ldr	x17, [x16, #200]
  4018e8:	add	x16, x16, #0xc8
  4018ec:	br	x17

00000000004018f0 <__libc_start_main@plt>:
  4018f0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4018f4:	ldr	x17, [x16, #208]
  4018f8:	add	x16, x16, #0xd0
  4018fc:	br	x17

0000000000401900 <fgetc@plt>:
  401900:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401904:	ldr	x17, [x16, #216]
  401908:	add	x16, x16, #0xd8
  40190c:	br	x17

0000000000401910 <memset@plt>:
  401910:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401914:	ldr	x17, [x16, #224]
  401918:	add	x16, x16, #0xe0
  40191c:	br	x17

0000000000401920 <strdup@plt>:
  401920:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401924:	ldr	x17, [x16, #232]
  401928:	add	x16, x16, #0xe8
  40192c:	br	x17

0000000000401930 <close@plt>:
  401930:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401934:	ldr	x17, [x16, #240]
  401938:	add	x16, x16, #0xf0
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401944:	ldr	x17, [x16, #248]
  401948:	add	x16, x16, #0xf8
  40194c:	br	x17

0000000000401950 <write@plt>:
  401950:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401954:	ldr	x17, [x16, #256]
  401958:	add	x16, x16, #0x100
  40195c:	br	x17

0000000000401960 <strtoumax@plt>:
  401960:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401964:	ldr	x17, [x16, #264]
  401968:	add	x16, x16, #0x108
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401974:	ldr	x17, [x16, #272]
  401978:	add	x16, x16, #0x110
  40197c:	br	x17

0000000000401980 <textdomain@plt>:
  401980:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401984:	ldr	x17, [x16, #280]
  401988:	add	x16, x16, #0x118
  40198c:	br	x17

0000000000401990 <strcmp@plt>:
  401990:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401994:	ldr	x17, [x16, #288]
  401998:	add	x16, x16, #0x120
  40199c:	br	x17

00000000004019a0 <warn@plt>:
  4019a0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019a4:	ldr	x17, [x16, #296]
  4019a8:	add	x16, x16, #0x128
  4019ac:	br	x17

00000000004019b0 <__ctype_b_loc@plt>:
  4019b0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019b4:	ldr	x17, [x16, #304]
  4019b8:	add	x16, x16, #0x130
  4019bc:	br	x17

00000000004019c0 <strtol@plt>:
  4019c0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019c4:	ldr	x17, [x16, #312]
  4019c8:	add	x16, x16, #0x138
  4019cc:	br	x17

00000000004019d0 <free@plt>:
  4019d0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019d4:	ldr	x17, [x16, #320]
  4019d8:	add	x16, x16, #0x140
  4019dc:	br	x17

00000000004019e0 <nanosleep@plt>:
  4019e0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019e4:	ldr	x17, [x16, #328]
  4019e8:	add	x16, x16, #0x148
  4019ec:	br	x17

00000000004019f0 <vasprintf@plt>:
  4019f0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  4019f4:	ldr	x17, [x16, #336]
  4019f8:	add	x16, x16, #0x150
  4019fc:	br	x17

0000000000401a00 <strndup@plt>:
  401a00:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a04:	ldr	x17, [x16, #344]
  401a08:	add	x16, x16, #0x158
  401a0c:	br	x17

0000000000401a10 <strspn@plt>:
  401a10:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a14:	ldr	x17, [x16, #352]
  401a18:	add	x16, x16, #0x160
  401a1c:	br	x17

0000000000401a20 <strchr@plt>:
  401a20:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a24:	ldr	x17, [x16, #360]
  401a28:	add	x16, x16, #0x168
  401a2c:	br	x17

0000000000401a30 <fwrite@plt>:
  401a30:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a34:	ldr	x17, [x16, #368]
  401a38:	add	x16, x16, #0x170
  401a3c:	br	x17

0000000000401a40 <fcntl@plt>:
  401a40:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a44:	ldr	x17, [x16, #376]
  401a48:	add	x16, x16, #0x178
  401a4c:	br	x17

0000000000401a50 <fflush@plt>:
  401a50:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a54:	ldr	x17, [x16, #384]
  401a58:	add	x16, x16, #0x180
  401a5c:	br	x17

0000000000401a60 <warnx@plt>:
  401a60:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a64:	ldr	x17, [x16, #392]
  401a68:	add	x16, x16, #0x188
  401a6c:	br	x17

0000000000401a70 <read@plt>:
  401a70:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a74:	ldr	x17, [x16, #400]
  401a78:	add	x16, x16, #0x190
  401a7c:	br	x17

0000000000401a80 <tcsetattr@plt>:
  401a80:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a84:	ldr	x17, [x16, #408]
  401a88:	add	x16, x16, #0x198
  401a8c:	br	x17

0000000000401a90 <isatty@plt>:
  401a90:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401a94:	ldr	x17, [x16, #416]
  401a98:	add	x16, x16, #0x1a0
  401a9c:	br	x17

0000000000401aa0 <select@plt>:
  401aa0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401aa4:	ldr	x17, [x16, #424]
  401aa8:	add	x16, x16, #0x1a8
  401aac:	br	x17

0000000000401ab0 <__isoc99_sscanf@plt>:
  401ab0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ab4:	ldr	x17, [x16, #432]
  401ab8:	add	x16, x16, #0x1b0
  401abc:	br	x17

0000000000401ac0 <errx@plt>:
  401ac0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ac4:	ldr	x17, [x16, #440]
  401ac8:	add	x16, x16, #0x1b8
  401acc:	br	x17

0000000000401ad0 <strcspn@plt>:
  401ad0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ad4:	ldr	x17, [x16, #448]
  401ad8:	add	x16, x16, #0x1c0
  401adc:	br	x17

0000000000401ae0 <printf@plt>:
  401ae0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ae4:	ldr	x17, [x16, #456]
  401ae8:	add	x16, x16, #0x1c8
  401aec:	br	x17

0000000000401af0 <__assert_fail@plt>:
  401af0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401af4:	ldr	x17, [x16, #464]
  401af8:	add	x16, x16, #0x1d0
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b04:	ldr	x17, [x16, #472]
  401b08:	add	x16, x16, #0x1d8
  401b0c:	br	x17

0000000000401b10 <getenv@plt>:
  401b10:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b14:	ldr	x17, [x16, #480]
  401b18:	add	x16, x16, #0x1e0
  401b1c:	br	x17

0000000000401b20 <putchar@plt>:
  401b20:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b24:	ldr	x17, [x16, #488]
  401b28:	add	x16, x16, #0x1e8
  401b2c:	br	x17

0000000000401b30 <tigetnum@plt>:
  401b30:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b34:	ldr	x17, [x16, #496]
  401b38:	add	x16, x16, #0x1f0
  401b3c:	br	x17

0000000000401b40 <gettext@plt>:
  401b40:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b44:	ldr	x17, [x16, #504]
  401b48:	add	x16, x16, #0x1f8
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b54:	ldr	x17, [x16, #512]
  401b58:	add	x16, x16, #0x200
  401b5c:	br	x17

0000000000401b60 <err@plt>:
  401b60:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b64:	ldr	x17, [x16, #520]
  401b68:	add	x16, x16, #0x208
  401b6c:	br	x17

0000000000401b70 <ioctl@plt>:
  401b70:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b74:	ldr	x17, [x16, #528]
  401b78:	add	x16, x16, #0x210
  401b7c:	br	x17

0000000000401b80 <setlocale@plt>:
  401b80:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b84:	ldr	x17, [x16, #536]
  401b88:	add	x16, x16, #0x218
  401b8c:	br	x17

0000000000401b90 <ferror@plt>:
  401b90:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401b94:	ldr	x17, [x16, #544]
  401b98:	add	x16, x16, #0x220
  401b9c:	br	x17

0000000000401ba0 <tigetstr@plt>:
  401ba0:	adrp	x16, 41b000 <tigetstr@plt+0x19460>
  401ba4:	ldr	x17, [x16, #552]
  401ba8:	add	x16, x16, #0x228
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x1cbc
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x40, lsl #16
  401be4:	movk	x3, #0x8c68
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x40, lsl #16
  401bf4:	movk	x4, #0x8ce8
  401bf8:	bl	4018f0 <__libc_start_main@plt>
  401bfc:	bl	401970 <abort@plt>
  401c00:	adrp	x0, 41a000 <tigetstr@plt+0x18460>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <tigetstr@plt+0x70>
  401c0c:	b	401940 <__gmon_start__@plt>
  401c10:	ret
  401c14:	nop
  401c18:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401c1c:	add	x0, x0, #0x2b0
  401c20:	adrp	x1, 41b000 <tigetstr@plt+0x19460>
  401c24:	add	x1, x1, #0x2b0
  401c28:	cmp	x1, x0
  401c2c:	b.eq	401c44 <tigetstr@plt+0xa4>  // b.none
  401c30:	adrp	x1, 408000 <tigetstr@plt+0x6460>
  401c34:	ldr	x1, [x1, #3352]
  401c38:	cbz	x1, 401c44 <tigetstr@plt+0xa4>
  401c3c:	mov	x16, x1
  401c40:	br	x16
  401c44:	ret
  401c48:	adrp	x0, 41b000 <tigetstr@plt+0x19460>
  401c4c:	add	x0, x0, #0x2b0
  401c50:	adrp	x1, 41b000 <tigetstr@plt+0x19460>
  401c54:	add	x1, x1, #0x2b0
  401c58:	sub	x1, x1, x0
  401c5c:	lsr	x2, x1, #63
  401c60:	add	x1, x2, x1, asr #3
  401c64:	cmp	xzr, x1, asr #1
  401c68:	asr	x1, x1, #1
  401c6c:	b.eq	401c84 <tigetstr@plt+0xe4>  // b.none
  401c70:	adrp	x2, 408000 <tigetstr@plt+0x6460>
  401c74:	ldr	x2, [x2, #3360]
  401c78:	cbz	x2, 401c84 <tigetstr@plt+0xe4>
  401c7c:	mov	x16, x2
  401c80:	br	x16
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-32]!
  401c8c:	mov	x29, sp
  401c90:	str	x19, [sp, #16]
  401c94:	adrp	x19, 41b000 <tigetstr@plt+0x19460>
  401c98:	ldrb	w0, [x19, #728]
  401c9c:	cbnz	w0, 401cac <tigetstr@plt+0x10c>
  401ca0:	bl	401c18 <tigetstr@plt+0x78>
  401ca4:	mov	w0, #0x1                   	// #1
  401ca8:	strb	w0, [x19, #728]
  401cac:	ldr	x19, [sp, #16]
  401cb0:	ldp	x29, x30, [sp], #32
  401cb4:	ret
  401cb8:	b	401c48 <tigetstr@plt+0xa8>
  401cbc:	stp	x29, x30, [sp, #-32]!
  401cc0:	str	x28, [sp, #16]
  401cc4:	mov	x29, sp
  401cc8:	sub	sp, sp, #0x310
  401ccc:	mov	w8, wzr
  401cd0:	mov	x2, #0x2c8                 	// #712
  401cd4:	mov	w9, #0x6                   	// #6
  401cd8:	adrp	x10, 40a000 <tigetstr@plt+0x8460>
  401cdc:	add	x10, x10, #0x1e4
  401ce0:	adrp	x11, 409000 <tigetstr@plt+0x7460>
  401ce4:	add	x11, x11, #0x358
  401ce8:	adrp	x12, 409000 <tigetstr@plt+0x7460>
  401cec:	add	x12, x12, #0x363
  401cf0:	add	x13, sp, #0x38
  401cf4:	stur	wzr, [x29, #-4]
  401cf8:	stur	w0, [x29, #-8]
  401cfc:	stur	x1, [x29, #-16]
  401d00:	mov	x0, x13
  401d04:	mov	w1, w8
  401d08:	str	w9, [sp, #52]
  401d0c:	str	x10, [sp, #40]
  401d10:	str	x11, [sp, #32]
  401d14:	str	x12, [sp, #24]
  401d18:	bl	401910 <memset@plt>
  401d1c:	ldr	w0, [sp, #52]
  401d20:	ldr	x1, [sp, #40]
  401d24:	bl	401b80 <setlocale@plt>
  401d28:	ldr	x10, [sp, #32]
  401d2c:	mov	x0, x10
  401d30:	ldr	x1, [sp, #24]
  401d34:	bl	4018e0 <bindtextdomain@plt>
  401d38:	ldr	x10, [sp, #32]
  401d3c:	mov	x0, x10
  401d40:	bl	401980 <textdomain@plt>
  401d44:	bl	401df0 <tigetstr@plt+0x250>
  401d48:	ldur	w8, [x29, #-8]
  401d4c:	cmp	w8, #0x2
  401d50:	b.ge	401db0 <tigetstr@plt+0x210>  // b.tcont
  401d54:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  401d58:	add	x0, x0, #0x375
  401d5c:	bl	401b40 <gettext@plt>
  401d60:	bl	401a60 <warnx@plt>
  401d64:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  401d68:	add	x8, x8, #0x2b0
  401d6c:	ldr	x0, [x8]
  401d70:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  401d74:	add	x8, x8, #0x37f
  401d78:	str	x0, [sp, #16]
  401d7c:	mov	x0, x8
  401d80:	bl	401b40 <gettext@plt>
  401d84:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  401d88:	add	x8, x8, #0x2d0
  401d8c:	ldr	x2, [x8]
  401d90:	ldr	x8, [sp, #16]
  401d94:	str	x0, [sp, #8]
  401d98:	mov	x0, x8
  401d9c:	ldr	x1, [sp, #8]
  401da0:	bl	401b50 <fprintf@plt>
  401da4:	mov	w9, #0x1                   	// #1
  401da8:	mov	w0, w9
  401dac:	bl	4017a0 <exit@plt>
  401db0:	ldur	w1, [x29, #-8]
  401db4:	ldur	x2, [x29, #-16]
  401db8:	add	x8, sp, #0x38
  401dbc:	mov	x0, x8
  401dc0:	str	x8, [sp]
  401dc4:	bl	401e0c <tigetstr@plt+0x26c>
  401dc8:	ldr	x0, [sp]
  401dcc:	bl	402fc0 <tigetstr@plt+0x1420>
  401dd0:	ldr	x0, [sp]
  401dd4:	bl	403154 <tigetstr@plt+0x15b4>
  401dd8:	mov	w9, wzr
  401ddc:	mov	w0, w9
  401de0:	add	sp, sp, #0x310
  401de4:	ldr	x28, [sp, #16]
  401de8:	ldp	x29, x30, [sp], #32
  401dec:	ret
  401df0:	stp	x29, x30, [sp, #-16]!
  401df4:	mov	x29, sp
  401df8:	adrp	x0, 403000 <tigetstr@plt+0x1460>
  401dfc:	add	x0, x0, #0xc04
  401e00:	bl	408cf0 <tigetstr@plt+0x7150>
  401e04:	ldp	x29, x30, [sp], #16
  401e08:	ret
  401e0c:	sub	sp, sp, #0x150
  401e10:	stp	x29, x30, [sp, #304]
  401e14:	str	x28, [sp, #320]
  401e18:	add	x29, sp, #0x130
  401e1c:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  401e20:	add	x8, x8, #0x2b8
  401e24:	adrp	x9, 41b000 <tigetstr@plt+0x19460>
  401e28:	add	x9, x9, #0x2c0
  401e2c:	adrp	x10, 409000 <tigetstr@plt+0x7460>
  401e30:	add	x10, x10, #0x462
  401e34:	adrp	x11, 409000 <tigetstr@plt+0x7460>
  401e38:	add	x11, x11, #0xfa4
  401e3c:	adrp	x12, 409000 <tigetstr@plt+0x7460>
  401e40:	add	x12, x12, #0x471
  401e44:	stur	x0, [x29, #-8]
  401e48:	stur	w1, [x29, #-12]
  401e4c:	stur	x2, [x29, #-24]
  401e50:	stur	xzr, [x29, #-48]
  401e54:	stur	xzr, [x29, #-40]
  401e58:	stur	x8, [x29, #-56]
  401e5c:	stur	x9, [x29, #-64]
  401e60:	stur	x10, [x29, #-72]
  401e64:	stur	x11, [x29, #-80]
  401e68:	stur	x12, [x29, #-88]
  401e6c:	ldur	w0, [x29, #-12]
  401e70:	ldur	x1, [x29, #-24]
  401e74:	adrp	x2, 40a000 <tigetstr@plt+0x8460>
  401e78:	add	x2, x2, #0x1e4
  401e7c:	adrp	x3, 408000 <tigetstr@plt+0x6460>
  401e80:	add	x3, x3, #0xdb8
  401e84:	mov	x8, xzr
  401e88:	mov	x4, x8
  401e8c:	bl	401820 <getopt_long_only@plt>
  401e90:	stur	w0, [x29, #-28]
  401e94:	mov	w9, #0xffffffff            	// #-1
  401e98:	cmp	w0, w9
  401e9c:	b.eq	402fb0 <tigetstr@plt+0x1410>  // b.none
  401ea0:	ldur	w0, [x29, #-28]
  401ea4:	adrp	x1, 408000 <tigetstr@plt+0x6460>
  401ea8:	add	x1, x1, #0xdb8
  401eac:	adrp	x2, 409000 <tigetstr@plt+0x7460>
  401eb0:	add	x2, x2, #0x258
  401eb4:	sub	x3, x29, #0x30
  401eb8:	bl	403d34 <tigetstr@plt+0x2194>
  401ebc:	ldur	w8, [x29, #-28]
  401ec0:	subs	w8, w8, #0x80
  401ec4:	mov	w9, w8
  401ec8:	ubfx	x9, x9, #0, #32
  401ecc:	cmp	x9, #0x23
  401ed0:	stur	x9, [x29, #-96]
  401ed4:	b.hi	402f60 <tigetstr@plt+0x13c0>  // b.pmore
  401ed8:	adrp	x8, 408000 <tigetstr@plt+0x6460>
  401edc:	add	x8, x8, #0xd28
  401ee0:	ldur	x11, [x29, #-96]
  401ee4:	ldrsw	x10, [x8, x11, lsl #2]
  401ee8:	add	x9, x8, x10
  401eec:	br	x9
  401ef0:	ldur	x8, [x29, #-8]
  401ef4:	add	x8, x8, #0x2bc
  401ef8:	ldr	x8, [x8]
  401efc:	lsr	x8, x8, #29
  401f00:	and	x8, x8, #0x1
  401f04:	mov	w0, w8
  401f08:	bl	403fb0 <tigetstr@plt+0x2410>
  401f0c:	mov	w1, w0
  401f10:	sxtw	x9, w1
  401f14:	ldur	x10, [x29, #-8]
  401f18:	add	x10, x10, #0x2bc
  401f1c:	ldr	x11, [x10]
  401f20:	and	x9, x9, #0x1
  401f24:	and	x11, x11, #0xffffffffdfffffff
  401f28:	orr	x9, x11, x9, lsl #29
  401f2c:	str	x9, [x10]
  401f30:	ldur	x9, [x29, #-56]
  401f34:	ldr	x10, [x9]
  401f38:	ldur	x11, [x29, #-8]
  401f3c:	str	x10, [x11]
  401f40:	b	402fac <tigetstr@plt+0x140c>
  401f44:	ldur	x8, [x29, #-8]
  401f48:	add	x8, x8, #0x2bc
  401f4c:	ldr	x8, [x8]
  401f50:	lsr	x8, x8, #30
  401f54:	and	x8, x8, #0x1
  401f58:	mov	w0, w8
  401f5c:	bl	403fb0 <tigetstr@plt+0x2410>
  401f60:	mov	w1, w0
  401f64:	sxtw	x9, w1
  401f68:	ldur	x10, [x29, #-8]
  401f6c:	add	x10, x10, #0x2bc
  401f70:	ldr	x11, [x10]
  401f74:	and	x9, x9, #0x1
  401f78:	and	x11, x11, #0xffffffffbfffffff
  401f7c:	orr	x9, x11, x9, lsl #30
  401f80:	str	x9, [x10]
  401f84:	b	402fac <tigetstr@plt+0x140c>
  401f88:	ldur	x8, [x29, #-8]
  401f8c:	add	x8, x8, #0x2bc
  401f90:	ldr	x8, [x8]
  401f94:	lsr	x8, x8, #31
  401f98:	and	x8, x8, #0x1
  401f9c:	mov	w0, w8
  401fa0:	bl	403fb0 <tigetstr@plt+0x2410>
  401fa4:	mov	w1, w0
  401fa8:	sxtw	x9, w1
  401fac:	ldur	x10, [x29, #-8]
  401fb0:	add	x10, x10, #0x2bc
  401fb4:	ldr	x11, [x10]
  401fb8:	and	x9, x9, #0x1
  401fbc:	and	x11, x11, #0xffffffff7fffffff
  401fc0:	orr	x9, x11, x9, lsl #31
  401fc4:	str	x9, [x10]
  401fc8:	b	402fac <tigetstr@plt+0x140c>
  401fcc:	ldur	x8, [x29, #-8]
  401fd0:	add	x8, x8, #0x2bc
  401fd4:	ldr	x8, [x8]
  401fd8:	lsr	x8, x8, #32
  401fdc:	and	x8, x8, #0x1
  401fe0:	mov	w0, w8
  401fe4:	bl	403fb0 <tigetstr@plt+0x2410>
  401fe8:	mov	w1, w0
  401fec:	sxtw	x9, w1
  401ff0:	ldur	x10, [x29, #-8]
  401ff4:	add	x10, x10, #0x2bc
  401ff8:	ldr	x11, [x10]
  401ffc:	and	x9, x9, #0x1
  402000:	and	x11, x11, #0xfffffffeffffffff
  402004:	orr	x9, x11, x9, lsl #32
  402008:	str	x9, [x10]
  40200c:	b	402fac <tigetstr@plt+0x140c>
  402010:	ldur	x8, [x29, #-8]
  402014:	add	x8, x8, #0x2bc
  402018:	ldr	x8, [x8]
  40201c:	lsr	x8, x8, #33
  402020:	and	x8, x8, #0x1
  402024:	mov	w0, w8
  402028:	bl	403fb0 <tigetstr@plt+0x2410>
  40202c:	mov	w1, w0
  402030:	sxtw	x9, w1
  402034:	ldur	x10, [x29, #-8]
  402038:	add	x10, x10, #0x2bc
  40203c:	ldr	x11, [x10]
  402040:	and	x9, x9, #0x1
  402044:	and	x11, x11, #0xfffffffdffffffff
  402048:	orr	x9, x11, x9, lsl #33
  40204c:	str	x9, [x10]
  402050:	ldur	x9, [x29, #-56]
  402054:	ldr	x0, [x9]
  402058:	ldur	x10, [x29, #-72]
  40205c:	stur	x0, [x29, #-104]
  402060:	mov	x0, x10
  402064:	bl	401b40 <gettext@plt>
  402068:	ldur	x9, [x29, #-104]
  40206c:	stur	x0, [x29, #-112]
  402070:	mov	x0, x9
  402074:	ldur	x1, [x29, #-112]
  402078:	ldur	x2, [x29, #-80]
  40207c:	ldur	x3, [x29, #-88]
  402080:	mov	x10, xzr
  402084:	mov	x4, x10
  402088:	bl	406934 <tigetstr@plt+0x4d94>
  40208c:	ldur	x9, [x29, #-8]
  402090:	add	x9, x9, #0x2bc
  402094:	mov	w10, w0
  402098:	ubfx	x10, x10, #0, #32
  40209c:	ldr	x11, [x9]
  4020a0:	and	x10, x10, #0x1
  4020a4:	and	x11, x11, #0xfffffffffffeffff
  4020a8:	orr	x10, x11, x10, lsl #16
  4020ac:	str	x10, [x9]
  4020b0:	b	402fac <tigetstr@plt+0x140c>
  4020b4:	ldur	x8, [x29, #-8]
  4020b8:	add	x8, x8, #0x2bc
  4020bc:	ldr	x8, [x8]
  4020c0:	lsr	x8, x8, #51
  4020c4:	and	x8, x8, #0x1
  4020c8:	mov	w0, w8
  4020cc:	bl	403fb0 <tigetstr@plt+0x2410>
  4020d0:	mov	w1, w0
  4020d4:	sxtw	x9, w1
  4020d8:	ldur	x10, [x29, #-8]
  4020dc:	add	x10, x10, #0x2bc
  4020e0:	ldr	x11, [x10]
  4020e4:	and	x9, x9, #0x1
  4020e8:	and	x11, x11, #0xfff7ffffffffffff
  4020ec:	orr	x9, x11, x9, lsl #51
  4020f0:	str	x9, [x10]
  4020f4:	ldur	x9, [x29, #-56]
  4020f8:	ldr	x0, [x9]
  4020fc:	ldur	x10, [x29, #-72]
  402100:	stur	x0, [x29, #-120]
  402104:	mov	x0, x10
  402108:	bl	401b40 <gettext@plt>
  40210c:	ldur	x9, [x29, #-120]
  402110:	stur	x0, [x29, #-128]
  402114:	mov	x0, x9
  402118:	ldur	x1, [x29, #-128]
  40211c:	ldur	x2, [x29, #-80]
  402120:	ldur	x3, [x29, #-88]
  402124:	mov	x10, xzr
  402128:	mov	x4, x10
  40212c:	bl	406934 <tigetstr@plt+0x4d94>
  402130:	ldur	x9, [x29, #-8]
  402134:	add	x9, x9, #0x2bc
  402138:	mov	w10, w0
  40213c:	ubfx	x10, x10, #0, #32
  402140:	ldr	x11, [x9]
  402144:	and	x10, x10, #0x1
  402148:	and	x11, x11, #0xffffffffff7fffff
  40214c:	orr	x10, x11, x10, lsl #23
  402150:	str	x10, [x9]
  402154:	b	402fac <tigetstr@plt+0x140c>
  402158:	ldur	x8, [x29, #-8]
  40215c:	add	x8, x8, #0x2bc
  402160:	ldr	x8, [x8]
  402164:	lsr	x8, x8, #55
  402168:	and	x8, x8, #0x1
  40216c:	mov	w0, w8
  402170:	bl	403fb0 <tigetstr@plt+0x2410>
  402174:	mov	w1, w0
  402178:	sxtw	x9, w1
  40217c:	ldur	x10, [x29, #-8]
  402180:	add	x10, x10, #0x2bc
  402184:	ldr	x11, [x10]
  402188:	and	x9, x9, #0x1
  40218c:	and	x11, x11, #0xff7fffffffffffff
  402190:	orr	x9, x11, x9, lsl #55
  402194:	str	x9, [x10]
  402198:	ldur	x9, [x29, #-56]
  40219c:	ldr	x0, [x9]
  4021a0:	ldur	x10, [x29, #-72]
  4021a4:	stur	x0, [x29, #-136]
  4021a8:	mov	x0, x10
  4021ac:	bl	401b40 <gettext@plt>
  4021b0:	ldur	x9, [x29, #-136]
  4021b4:	stur	x0, [x29, #-144]
  4021b8:	mov	x0, x9
  4021bc:	ldur	x1, [x29, #-144]
  4021c0:	ldur	x2, [x29, #-80]
  4021c4:	ldur	x3, [x29, #-88]
  4021c8:	mov	x10, xzr
  4021cc:	mov	x4, x10
  4021d0:	bl	406934 <tigetstr@plt+0x4d94>
  4021d4:	ldur	x9, [x29, #-8]
  4021d8:	add	x9, x9, #0x2bc
  4021dc:	mov	w10, w0
  4021e0:	ubfx	x10, x10, #0, #32
  4021e4:	ldr	x11, [x9]
  4021e8:	and	x10, x10, #0x1
  4021ec:	and	x11, x11, #0xfffffffffeffffff
  4021f0:	orr	x10, x11, x10, lsl #24
  4021f4:	str	x10, [x9]
  4021f8:	b	402fac <tigetstr@plt+0x140c>
  4021fc:	ldur	x8, [x29, #-8]
  402200:	add	x8, x8, #0x2bc
  402204:	ldr	x8, [x8]
  402208:	lsr	x8, x8, #34
  40220c:	and	x8, x8, #0x1
  402210:	mov	w0, w8
  402214:	bl	403fb0 <tigetstr@plt+0x2410>
  402218:	mov	w1, w0
  40221c:	sxtw	x9, w1
  402220:	ldur	x10, [x29, #-8]
  402224:	add	x10, x10, #0x2bc
  402228:	ldr	x11, [x10]
  40222c:	and	x9, x9, #0x1
  402230:	and	x11, x11, #0xfffffffbffffffff
  402234:	orr	x9, x11, x9, lsl #34
  402238:	str	x9, [x10]
  40223c:	ldur	x9, [x29, #-56]
  402240:	ldr	x0, [x9]
  402244:	ldur	x10, [x29, #-72]
  402248:	str	x0, [sp, #152]
  40224c:	mov	x0, x10
  402250:	bl	401b40 <gettext@plt>
  402254:	ldr	x9, [sp, #152]
  402258:	str	x0, [sp, #144]
  40225c:	mov	x0, x9
  402260:	ldr	x1, [sp, #144]
  402264:	ldur	x2, [x29, #-80]
  402268:	ldur	x3, [x29, #-88]
  40226c:	mov	x10, xzr
  402270:	mov	x4, x10
  402274:	bl	406934 <tigetstr@plt+0x4d94>
  402278:	ldur	x9, [x29, #-8]
  40227c:	add	x9, x9, #0x2bc
  402280:	mov	w10, w0
  402284:	ubfx	x10, x10, #0, #32
  402288:	ldr	x11, [x9]
  40228c:	and	x10, x10, #0x1
  402290:	and	x11, x11, #0xfffffffffffdffff
  402294:	orr	x10, x11, x10, lsl #17
  402298:	str	x10, [x9]
  40229c:	b	402fac <tigetstr@plt+0x140c>
  4022a0:	ldur	x8, [x29, #-8]
  4022a4:	add	x8, x8, #0x2bc
  4022a8:	ldr	x8, [x8]
  4022ac:	lsr	x8, x8, #35
  4022b0:	and	x8, x8, #0x1
  4022b4:	mov	w0, w8
  4022b8:	bl	403fb0 <tigetstr@plt+0x2410>
  4022bc:	mov	w1, w0
  4022c0:	sxtw	x9, w1
  4022c4:	ldur	x10, [x29, #-8]
  4022c8:	add	x10, x10, #0x2bc
  4022cc:	ldr	x11, [x10]
  4022d0:	and	x9, x9, #0x1
  4022d4:	and	x11, x11, #0xfffffff7ffffffff
  4022d8:	orr	x9, x11, x9, lsl #35
  4022dc:	str	x9, [x10]
  4022e0:	b	402fac <tigetstr@plt+0x140c>
  4022e4:	ldur	x8, [x29, #-8]
  4022e8:	add	x8, x8, #0x2bc
  4022ec:	ldr	x8, [x8]
  4022f0:	lsr	x8, x8, #36
  4022f4:	and	x8, x8, #0x1
  4022f8:	mov	w0, w8
  4022fc:	bl	403fb0 <tigetstr@plt+0x2410>
  402300:	mov	w1, w0
  402304:	sxtw	x9, w1
  402308:	ldur	x10, [x29, #-8]
  40230c:	add	x10, x10, #0x2bc
  402310:	ldr	x11, [x10]
  402314:	and	x9, x9, #0x1
  402318:	and	x11, x11, #0xffffffefffffffff
  40231c:	orr	x9, x11, x9, lsl #36
  402320:	str	x9, [x10]
  402324:	ldur	x9, [x29, #-56]
  402328:	ldr	x0, [x9]
  40232c:	bl	403ff8 <tigetstr@plt+0x2458>
  402330:	ldur	x9, [x29, #-8]
  402334:	add	x9, x9, #0x2bc
  402338:	mov	w10, w0
  40233c:	ubfx	x10, x10, #0, #32
  402340:	ldr	x11, [x9]
  402344:	and	x10, x10, #0xf
  402348:	and	x11, x11, #0xfffffffffffffff0
  40234c:	orr	x10, x11, x10
  402350:	str	x10, [x9]
  402354:	b	402fac <tigetstr@plt+0x140c>
  402358:	ldur	x8, [x29, #-8]
  40235c:	add	x8, x8, #0x2bc
  402360:	ldr	x8, [x8]
  402364:	lsr	x8, x8, #37
  402368:	and	x8, x8, #0x1
  40236c:	mov	w0, w8
  402370:	bl	403fb0 <tigetstr@plt+0x2410>
  402374:	mov	w1, w0
  402378:	sxtw	x9, w1
  40237c:	ldur	x10, [x29, #-8]
  402380:	add	x10, x10, #0x2bc
  402384:	ldr	x11, [x10]
  402388:	and	x9, x9, #0x1
  40238c:	and	x11, x11, #0xffffffdfffffffff
  402390:	orr	x9, x11, x9, lsl #37
  402394:	str	x9, [x10]
  402398:	ldur	x9, [x29, #-56]
  40239c:	ldr	x0, [x9]
  4023a0:	bl	403ff8 <tigetstr@plt+0x2458>
  4023a4:	ldur	x9, [x29, #-8]
  4023a8:	add	x9, x9, #0x2bc
  4023ac:	mov	w10, w0
  4023b0:	ubfx	x10, x10, #0, #32
  4023b4:	ldr	x11, [x9]
  4023b8:	and	x10, x10, #0xf
  4023bc:	and	x11, x11, #0xffffffffffffff0f
  4023c0:	orr	x10, x11, x10, lsl #4
  4023c4:	str	x10, [x9]
  4023c8:	b	402fac <tigetstr@plt+0x140c>
  4023cc:	ldur	x8, [x29, #-8]
  4023d0:	add	x8, x8, #0x2bc
  4023d4:	ldr	x8, [x8]
  4023d8:	lsr	x8, x8, #48
  4023dc:	and	x8, x8, #0x1
  4023e0:	mov	w0, w8
  4023e4:	bl	403fb0 <tigetstr@plt+0x2410>
  4023e8:	mov	w1, w0
  4023ec:	sxtw	x9, w1
  4023f0:	ldur	x10, [x29, #-8]
  4023f4:	add	x10, x10, #0x2bc
  4023f8:	ldr	x11, [x10]
  4023fc:	and	x9, x9, #0x1
  402400:	and	x11, x11, #0xfffeffffffffffff
  402404:	orr	x9, x11, x9, lsl #48
  402408:	str	x9, [x10]
  40240c:	ldur	x0, [x29, #-24]
  402410:	ldur	x1, [x29, #-64]
  402414:	bl	4040b8 <tigetstr@plt+0x2518>
  402418:	ldur	x9, [x29, #-8]
  40241c:	add	x9, x9, #0x2bc
  402420:	mov	w10, w0
  402424:	ubfx	x10, x10, #0, #32
  402428:	ldr	x11, [x9]
  40242c:	and	x10, x10, #0xf
  402430:	and	x11, x11, #0xfffffffffffff0ff
  402434:	orr	x10, x11, x10, lsl #8
  402438:	str	x10, [x9]
  40243c:	b	402fac <tigetstr@plt+0x140c>
  402440:	ldur	x8, [x29, #-8]
  402444:	add	x8, x8, #0x2bc
  402448:	ldr	x8, [x8]
  40244c:	lsr	x8, x8, #49
  402450:	and	x8, x8, #0x1
  402454:	mov	w0, w8
  402458:	bl	403fb0 <tigetstr@plt+0x2410>
  40245c:	mov	w1, w0
  402460:	sxtw	x9, w1
  402464:	ldur	x10, [x29, #-8]
  402468:	add	x10, x10, #0x2bc
  40246c:	ldr	x11, [x10]
  402470:	and	x9, x9, #0x1
  402474:	and	x11, x11, #0xfffdffffffffffff
  402478:	orr	x9, x11, x9, lsl #49
  40247c:	str	x9, [x10]
  402480:	ldur	x0, [x29, #-24]
  402484:	ldur	x1, [x29, #-64]
  402488:	bl	4040b8 <tigetstr@plt+0x2518>
  40248c:	ldur	x9, [x29, #-8]
  402490:	add	x9, x9, #0x2bc
  402494:	mov	w10, w0
  402498:	ubfx	x10, x10, #0, #32
  40249c:	ldr	x11, [x9]
  4024a0:	and	x10, x10, #0xf
  4024a4:	and	x11, x11, #0xffffffffffff0fff
  4024a8:	orr	x10, x11, x10, lsl #12
  4024ac:	str	x10, [x9]
  4024b0:	b	402fac <tigetstr@plt+0x140c>
  4024b4:	ldur	x8, [x29, #-8]
  4024b8:	add	x8, x8, #0x2bc
  4024bc:	ldr	x8, [x8]
  4024c0:	lsr	x8, x8, #56
  4024c4:	and	x8, x8, #0x1
  4024c8:	mov	w0, w8
  4024cc:	bl	403fb0 <tigetstr@plt+0x2410>
  4024d0:	mov	w1, w0
  4024d4:	sxtw	x9, w1
  4024d8:	ldur	x10, [x29, #-8]
  4024dc:	add	x10, x10, #0x2bc
  4024e0:	ldr	x11, [x10]
  4024e4:	and	x9, x9, #0x1
  4024e8:	and	x11, x11, #0xfeffffffffffffff
  4024ec:	orr	x9, x11, x9, lsl #56
  4024f0:	str	x9, [x10]
  4024f4:	ldur	x9, [x29, #-56]
  4024f8:	ldr	x0, [x9]
  4024fc:	ldur	x10, [x29, #-72]
  402500:	str	x0, [sp, #136]
  402504:	mov	x0, x10
  402508:	bl	401b40 <gettext@plt>
  40250c:	ldr	x9, [sp, #136]
  402510:	str	x0, [sp, #128]
  402514:	mov	x0, x9
  402518:	ldr	x1, [sp, #128]
  40251c:	ldur	x2, [x29, #-80]
  402520:	ldur	x3, [x29, #-88]
  402524:	mov	x10, xzr
  402528:	mov	x4, x10
  40252c:	bl	406934 <tigetstr@plt+0x4d94>
  402530:	ldur	x9, [x29, #-8]
  402534:	add	x9, x9, #0x2bc
  402538:	mov	w10, w0
  40253c:	ubfx	x10, x10, #0, #32
  402540:	ldr	x11, [x9]
  402544:	and	x10, x10, #0x1
  402548:	and	x11, x11, #0xfffffffffdffffff
  40254c:	orr	x10, x11, x10, lsl #25
  402550:	str	x10, [x9]
  402554:	b	402fac <tigetstr@plt+0x140c>
  402558:	ldur	x8, [x29, #-8]
  40255c:	add	x8, x8, #0x2bc
  402560:	ldr	x8, [x8]
  402564:	lsr	x8, x8, #38
  402568:	and	x8, x8, #0x1
  40256c:	mov	w0, w8
  402570:	bl	403fb0 <tigetstr@plt+0x2410>
  402574:	mov	w1, w0
  402578:	sxtw	x9, w1
  40257c:	ldur	x10, [x29, #-8]
  402580:	add	x10, x10, #0x2bc
  402584:	ldr	x11, [x10]
  402588:	and	x9, x9, #0x1
  40258c:	and	x11, x11, #0xffffffbfffffffff
  402590:	orr	x9, x11, x9, lsl #38
  402594:	str	x9, [x10]
  402598:	ldur	x9, [x29, #-56]
  40259c:	ldr	x0, [x9]
  4025a0:	ldur	x10, [x29, #-72]
  4025a4:	str	x0, [sp, #120]
  4025a8:	mov	x0, x10
  4025ac:	bl	401b40 <gettext@plt>
  4025b0:	ldr	x9, [sp, #120]
  4025b4:	str	x0, [sp, #112]
  4025b8:	mov	x0, x9
  4025bc:	ldr	x1, [sp, #112]
  4025c0:	ldur	x2, [x29, #-80]
  4025c4:	ldur	x3, [x29, #-88]
  4025c8:	mov	x10, xzr
  4025cc:	mov	x4, x10
  4025d0:	bl	406934 <tigetstr@plt+0x4d94>
  4025d4:	ldur	x9, [x29, #-8]
  4025d8:	add	x9, x9, #0x2bc
  4025dc:	mov	w10, w0
  4025e0:	ubfx	x10, x10, #0, #32
  4025e4:	ldr	x11, [x9]
  4025e8:	and	x10, x10, #0x1
  4025ec:	and	x11, x11, #0xfffffffffffbffff
  4025f0:	orr	x10, x11, x10, lsl #18
  4025f4:	str	x10, [x9]
  4025f8:	b	402fac <tigetstr@plt+0x140c>
  4025fc:	ldur	x8, [x29, #-8]
  402600:	add	x8, x8, #0x2bc
  402604:	ldr	x8, [x8]
  402608:	lsr	x8, x8, #50
  40260c:	and	x8, x8, #0x1
  402610:	mov	w0, w8
  402614:	bl	403fb0 <tigetstr@plt+0x2410>
  402618:	mov	w1, w0
  40261c:	sxtw	x9, w1
  402620:	ldur	x10, [x29, #-8]
  402624:	add	x10, x10, #0x2bc
  402628:	ldr	x11, [x10]
  40262c:	and	x9, x9, #0x1
  402630:	and	x11, x11, #0xfffbffffffffffff
  402634:	orr	x9, x11, x9, lsl #50
  402638:	str	x9, [x10]
  40263c:	ldur	x9, [x29, #-56]
  402640:	ldr	x0, [x9]
  402644:	ldur	x10, [x29, #-72]
  402648:	str	x0, [sp, #104]
  40264c:	mov	x0, x10
  402650:	bl	401b40 <gettext@plt>
  402654:	ldr	x9, [sp, #104]
  402658:	str	x0, [sp, #96]
  40265c:	mov	x0, x9
  402660:	ldr	x1, [sp, #96]
  402664:	ldur	x2, [x29, #-80]
  402668:	ldur	x3, [x29, #-88]
  40266c:	mov	x10, xzr
  402670:	mov	x4, x10
  402674:	bl	406934 <tigetstr@plt+0x4d94>
  402678:	ldur	x9, [x29, #-8]
  40267c:	add	x9, x9, #0x2bc
  402680:	mov	w10, w0
  402684:	ubfx	x10, x10, #0, #32
  402688:	ldr	x11, [x9]
  40268c:	and	x10, x10, #0x1
  402690:	and	x11, x11, #0xfffffffffff7ffff
  402694:	orr	x10, x11, x10, lsl #19
  402698:	str	x10, [x9]
  40269c:	b	402fac <tigetstr@plt+0x140c>
  4026a0:	ldur	x8, [x29, #-8]
  4026a4:	add	x8, x8, #0x2bc
  4026a8:	ldr	x8, [x8]
  4026ac:	lsr	x8, x8, #39
  4026b0:	and	x8, x8, #0x1
  4026b4:	mov	w0, w8
  4026b8:	bl	403fb0 <tigetstr@plt+0x2410>
  4026bc:	mov	w1, w0
  4026c0:	sxtw	x9, w1
  4026c4:	ldur	x10, [x29, #-8]
  4026c8:	add	x10, x10, #0x2bc
  4026cc:	ldr	x11, [x10]
  4026d0:	and	x9, x9, #0x1
  4026d4:	and	x11, x11, #0xffffff7fffffffff
  4026d8:	orr	x9, x11, x9, lsl #39
  4026dc:	str	x9, [x10]
  4026e0:	ldur	x9, [x29, #-56]
  4026e4:	ldr	x0, [x9]
  4026e8:	ldur	x10, [x29, #-72]
  4026ec:	str	x0, [sp, #88]
  4026f0:	mov	x0, x10
  4026f4:	bl	401b40 <gettext@plt>
  4026f8:	ldr	x9, [sp, #88]
  4026fc:	str	x0, [sp, #80]
  402700:	mov	x0, x9
  402704:	ldr	x1, [sp, #80]
  402708:	ldur	x2, [x29, #-80]
  40270c:	ldur	x3, [x29, #-88]
  402710:	mov	x10, xzr
  402714:	mov	x4, x10
  402718:	bl	406934 <tigetstr@plt+0x4d94>
  40271c:	ldur	x9, [x29, #-8]
  402720:	add	x9, x9, #0x2bc
  402724:	mov	w10, w0
  402728:	ubfx	x10, x10, #0, #32
  40272c:	ldr	x11, [x9]
  402730:	and	x10, x10, #0x1
  402734:	and	x11, x11, #0xffffffffffefffff
  402738:	orr	x10, x11, x10, lsl #20
  40273c:	str	x10, [x9]
  402740:	b	402fac <tigetstr@plt+0x140c>
  402744:	ldur	x8, [x29, #-8]
  402748:	add	x8, x8, #0x2bc
  40274c:	ldr	x8, [x8]
  402750:	lsr	x8, x8, #40
  402754:	and	x8, x8, #0x1
  402758:	mov	w0, w8
  40275c:	bl	403fb0 <tigetstr@plt+0x2410>
  402760:	mov	w1, w0
  402764:	sxtw	x9, w1
  402768:	ldur	x10, [x29, #-8]
  40276c:	add	x10, x10, #0x2bc
  402770:	ldr	x11, [x10]
  402774:	and	x9, x9, #0x1
  402778:	and	x11, x11, #0xfffffeffffffffff
  40277c:	orr	x9, x11, x9, lsl #40
  402780:	str	x9, [x10]
  402784:	ldur	x9, [x29, #-56]
  402788:	ldr	x0, [x9]
  40278c:	ldur	x10, [x29, #-72]
  402790:	str	x0, [sp, #72]
  402794:	mov	x0, x10
  402798:	bl	401b40 <gettext@plt>
  40279c:	ldr	x9, [sp, #72]
  4027a0:	str	x0, [sp, #64]
  4027a4:	mov	x0, x9
  4027a8:	ldr	x1, [sp, #64]
  4027ac:	ldur	x2, [x29, #-80]
  4027b0:	ldur	x3, [x29, #-88]
  4027b4:	mov	x10, xzr
  4027b8:	mov	x4, x10
  4027bc:	bl	406934 <tigetstr@plt+0x4d94>
  4027c0:	ldur	x9, [x29, #-8]
  4027c4:	add	x9, x9, #0x2bc
  4027c8:	mov	w10, w0
  4027cc:	ubfx	x10, x10, #0, #32
  4027d0:	ldr	x11, [x9]
  4027d4:	and	x10, x10, #0x1
  4027d8:	and	x11, x11, #0xffffffffffdfffff
  4027dc:	orr	x10, x11, x10, lsl #21
  4027e0:	str	x10, [x9]
  4027e4:	b	402fac <tigetstr@plt+0x140c>
  4027e8:	ldur	x8, [x29, #-8]
  4027ec:	add	x8, x8, #0x2bc
  4027f0:	ldr	x8, [x8]
  4027f4:	lsr	x8, x8, #41
  4027f8:	and	x8, x8, #0x1
  4027fc:	mov	w0, w8
  402800:	bl	403fb0 <tigetstr@plt+0x2410>
  402804:	mov	w1, w0
  402808:	sxtw	x9, w1
  40280c:	ldur	x10, [x29, #-8]
  402810:	add	x10, x10, #0x2bc
  402814:	ldr	x11, [x10]
  402818:	and	x9, x9, #0x1
  40281c:	and	x11, x11, #0xfffffdffffffffff
  402820:	orr	x9, x11, x9, lsl #41
  402824:	str	x9, [x10]
  402828:	ldur	x9, [x29, #-56]
  40282c:	ldr	x0, [x9]
  402830:	ldur	x10, [x29, #-72]
  402834:	str	x0, [sp, #56]
  402838:	mov	x0, x10
  40283c:	bl	401b40 <gettext@plt>
  402840:	ldr	x9, [sp, #56]
  402844:	str	x0, [sp, #48]
  402848:	mov	x0, x9
  40284c:	ldr	x1, [sp, #48]
  402850:	ldur	x2, [x29, #-80]
  402854:	ldur	x3, [x29, #-88]
  402858:	mov	x10, xzr
  40285c:	mov	x4, x10
  402860:	bl	406934 <tigetstr@plt+0x4d94>
  402864:	ldur	x9, [x29, #-8]
  402868:	add	x9, x9, #0x2bc
  40286c:	mov	w10, w0
  402870:	ubfx	x10, x10, #0, #32
  402874:	ldr	x11, [x9]
  402878:	and	x10, x10, #0x1
  40287c:	and	x11, x11, #0xffffffffffbfffff
  402880:	orr	x10, x11, x10, lsl #22
  402884:	str	x10, [x9]
  402888:	b	402fac <tigetstr@plt+0x140c>
  40288c:	ldur	x8, [x29, #-8]
  402890:	add	x8, x8, #0x2bc
  402894:	ldr	x8, [x8]
  402898:	lsr	x8, x8, #42
  40289c:	and	x8, x8, #0x1
  4028a0:	mov	w0, w8
  4028a4:	bl	403fb0 <tigetstr@plt+0x2410>
  4028a8:	mov	w1, w0
  4028ac:	sxtw	x9, w1
  4028b0:	ldur	x10, [x29, #-8]
  4028b4:	add	x10, x10, #0x2bc
  4028b8:	ldr	x11, [x10]
  4028bc:	and	x9, x9, #0x1
  4028c0:	and	x11, x11, #0xfffffbffffffffff
  4028c4:	orr	x9, x11, x9, lsl #42
  4028c8:	str	x9, [x10]
  4028cc:	b	402fac <tigetstr@plt+0x140c>
  4028d0:	ldur	x8, [x29, #-8]
  4028d4:	add	x8, x8, #0x2bc
  4028d8:	ldr	x8, [x8]
  4028dc:	lsr	x8, x8, #43
  4028e0:	and	x8, x8, #0x1
  4028e4:	mov	w0, w8
  4028e8:	bl	403fb0 <tigetstr@plt+0x2410>
  4028ec:	mov	w1, w0
  4028f0:	sxtw	x9, w1
  4028f4:	ldur	x10, [x29, #-8]
  4028f8:	add	x10, x10, #0x2bc
  4028fc:	ldr	x11, [x10]
  402900:	and	x9, x9, #0x1
  402904:	and	x11, x11, #0xfffff7ffffffffff
  402908:	orr	x9, x11, x9, lsl #43
  40290c:	str	x9, [x10]
  402910:	ldur	x9, [x29, #-56]
  402914:	ldr	x10, [x9]
  402918:	cbz	x10, 402988 <tigetstr@plt+0xde8>
  40291c:	ldur	x8, [x29, #-56]
  402920:	ldr	x0, [x8]
  402924:	ldur	x9, [x29, #-72]
  402928:	str	x0, [sp, #40]
  40292c:	mov	x0, x9
  402930:	bl	401b40 <gettext@plt>
  402934:	ldr	x8, [sp, #40]
  402938:	str	x0, [sp, #32]
  40293c:	mov	x0, x8
  402940:	ldr	x1, [sp, #32]
  402944:	adrp	x2, 409000 <tigetstr@plt+0x7460>
  402948:	add	x2, x2, #0x475
  40294c:	adrp	x3, 409000 <tigetstr@plt+0x7460>
  402950:	add	x3, x3, #0x479
  402954:	mov	x9, xzr
  402958:	mov	x4, x9
  40295c:	bl	406934 <tigetstr@plt+0x4d94>
  402960:	ldur	x8, [x29, #-8]
  402964:	add	x8, x8, #0x2bc
  402968:	mov	w9, w0
  40296c:	ubfx	x9, x9, #0, #32
  402970:	ldr	x10, [x8]
  402974:	and	x9, x9, #0x1
  402978:	and	x10, x10, #0xfffffffff7ffffff
  40297c:	orr	x9, x10, x9, lsl #27
  402980:	str	x9, [x8]
  402984:	b	4029a0 <tigetstr@plt+0xe00>
  402988:	ldur	x8, [x29, #-8]
  40298c:	add	x8, x8, #0x2bc
  402990:	ldr	x9, [x8]
  402994:	and	x9, x9, #0xfffffffff7ffffff
  402998:	orr	x9, x9, #0x8000000
  40299c:	str	x9, [x8]
  4029a0:	b	402fac <tigetstr@plt+0x140c>
  4029a4:	ldur	x8, [x29, #-8]
  4029a8:	add	x8, x8, #0x2bc
  4029ac:	ldr	x8, [x8]
  4029b0:	lsr	x8, x8, #52
  4029b4:	and	x8, x8, #0x1
  4029b8:	mov	w0, w8
  4029bc:	bl	403fb0 <tigetstr@plt+0x2410>
  4029c0:	mov	w1, w0
  4029c4:	sxtw	x9, w1
  4029c8:	ldur	x10, [x29, #-8]
  4029cc:	add	x10, x10, #0x2bc
  4029d0:	ldr	x11, [x10]
  4029d4:	and	x9, x9, #0x1
  4029d8:	and	x11, x11, #0xffefffffffffffff
  4029dc:	orr	x9, x11, x9, lsl #52
  4029e0:	str	x9, [x10]
  4029e4:	ldur	x0, [x29, #-24]
  4029e8:	ldur	x9, [x29, #-56]
  4029ec:	ldr	x1, [x9]
  4029f0:	ldur	x10, [x29, #-8]
  4029f4:	add	x3, x10, #0x38
  4029f8:	ldur	x2, [x29, #-64]
  4029fc:	bl	40429c <tigetstr@plt+0x26fc>
  402a00:	b	402fac <tigetstr@plt+0x140c>
  402a04:	ldur	x8, [x29, #-8]
  402a08:	add	x8, x8, #0x2bc
  402a0c:	ldr	x8, [x8]
  402a10:	lsr	x8, x8, #53
  402a14:	and	x8, x8, #0x1
  402a18:	mov	w0, w8
  402a1c:	bl	403fb0 <tigetstr@plt+0x2410>
  402a20:	mov	w1, w0
  402a24:	sxtw	x9, w1
  402a28:	ldur	x10, [x29, #-8]
  402a2c:	add	x10, x10, #0x2bc
  402a30:	ldr	x11, [x10]
  402a34:	and	x9, x9, #0x1
  402a38:	and	x11, x11, #0xffdfffffffffffff
  402a3c:	orr	x9, x11, x9, lsl #53
  402a40:	str	x9, [x10]
  402a44:	ldur	x0, [x29, #-24]
  402a48:	ldur	x9, [x29, #-56]
  402a4c:	ldr	x1, [x9]
  402a50:	ldur	x10, [x29, #-8]
  402a54:	add	x3, x10, #0x38
  402a58:	ldur	x2, [x29, #-64]
  402a5c:	bl	40429c <tigetstr@plt+0x26fc>
  402a60:	b	402fac <tigetstr@plt+0x140c>
  402a64:	ldur	x8, [x29, #-8]
  402a68:	add	x8, x8, #0x2bc
  402a6c:	ldr	x8, [x8]
  402a70:	lsr	x8, x8, #54
  402a74:	and	x8, x8, #0x1
  402a78:	mov	w0, w8
  402a7c:	bl	403fb0 <tigetstr@plt+0x2410>
  402a80:	mov	w1, w0
  402a84:	sxtw	x9, w1
  402a88:	ldur	x10, [x29, #-8]
  402a8c:	add	x10, x10, #0x2bc
  402a90:	ldr	x11, [x10]
  402a94:	and	x9, x9, #0x1
  402a98:	and	x11, x11, #0xffbfffffffffffff
  402a9c:	orr	x9, x11, x9, lsl #54
  402aa0:	str	x9, [x10]
  402aa4:	ldur	x0, [x29, #-24]
  402aa8:	ldur	x9, [x29, #-56]
  402aac:	ldr	x1, [x9]
  402ab0:	ldur	x2, [x29, #-64]
  402ab4:	bl	404410 <tigetstr@plt+0x2870>
  402ab8:	ldur	x9, [x29, #-8]
  402abc:	str	w0, [x9, #52]
  402ac0:	b	402fac <tigetstr@plt+0x140c>
  402ac4:	ldur	x8, [x29, #-8]
  402ac8:	add	x8, x8, #0x2bc
  402acc:	ldr	x8, [x8]
  402ad0:	lsr	x8, x8, #44
  402ad4:	and	x8, x8, #0x1
  402ad8:	mov	w0, w8
  402adc:	bl	403fb0 <tigetstr@plt+0x2410>
  402ae0:	mov	w1, w0
  402ae4:	sxtw	x9, w1
  402ae8:	ldur	x10, [x29, #-8]
  402aec:	add	x10, x10, #0x2bc
  402af0:	ldr	x11, [x10]
  402af4:	and	x9, x9, #0x1
  402af8:	and	x11, x11, #0xffffefffffffffff
  402afc:	orr	x9, x11, x9, lsl #44
  402b00:	str	x9, [x10]
  402b04:	ldur	x0, [x29, #-24]
  402b08:	ldur	x9, [x29, #-56]
  402b0c:	ldr	x1, [x9]
  402b10:	ldur	x2, [x29, #-64]
  402b14:	bl	4044e0 <tigetstr@plt+0x2940>
  402b18:	ldur	x9, [x29, #-8]
  402b1c:	str	w0, [x9, #8]
  402b20:	b	402fac <tigetstr@plt+0x140c>
  402b24:	ldur	x8, [x29, #-8]
  402b28:	add	x8, x8, #0x2bc
  402b2c:	ldr	x8, [x8]
  402b30:	lsr	x8, x8, #45
  402b34:	and	x8, x8, #0x1
  402b38:	mov	w0, w8
  402b3c:	bl	403fb0 <tigetstr@plt+0x2410>
  402b40:	mov	w1, w0
  402b44:	sxtw	x9, w1
  402b48:	ldur	x10, [x29, #-8]
  402b4c:	add	x10, x10, #0x2bc
  402b50:	ldr	x11, [x10]
  402b54:	and	x9, x9, #0x1
  402b58:	and	x11, x11, #0xffffdfffffffffff
  402b5c:	orr	x9, x11, x9, lsl #45
  402b60:	str	x9, [x10]
  402b64:	ldur	x0, [x29, #-24]
  402b68:	ldur	x9, [x29, #-56]
  402b6c:	ldr	x1, [x9]
  402b70:	ldur	x2, [x29, #-64]
  402b74:	bl	4045f4 <tigetstr@plt+0x2a54>
  402b78:	ldur	x9, [x29, #-8]
  402b7c:	str	w0, [x9, #20]
  402b80:	b	402fac <tigetstr@plt+0x140c>
  402b84:	ldur	x8, [x29, #-8]
  402b88:	add	x8, x8, #0x2bc
  402b8c:	ldr	x8, [x8]
  402b90:	lsr	x8, x8, #47
  402b94:	and	x8, x8, #0x1
  402b98:	mov	w0, w8
  402b9c:	bl	403fb0 <tigetstr@plt+0x2410>
  402ba0:	mov	w1, w0
  402ba4:	sxtw	x9, w1
  402ba8:	ldur	x10, [x29, #-8]
  402bac:	add	x10, x10, #0x2bc
  402bb0:	ldr	x11, [x10]
  402bb4:	and	x9, x9, #0x1
  402bb8:	and	x11, x11, #0xffff7fffffffffff
  402bbc:	orr	x9, x11, x9, lsl #47
  402bc0:	str	x9, [x10]
  402bc4:	ldur	x0, [x29, #-24]
  402bc8:	ldur	x9, [x29, #-56]
  402bcc:	ldr	x1, [x9]
  402bd0:	ldur	x2, [x29, #-64]
  402bd4:	bl	4045f4 <tigetstr@plt+0x2a54>
  402bd8:	ldur	x9, [x29, #-8]
  402bdc:	str	w0, [x9, #20]
  402be0:	b	402fac <tigetstr@plt+0x140c>
  402be4:	ldur	x8, [x29, #-8]
  402be8:	add	x8, x8, #0x2bc
  402bec:	ldr	x8, [x8]
  402bf0:	lsr	x8, x8, #46
  402bf4:	and	x8, x8, #0x1
  402bf8:	mov	w0, w8
  402bfc:	bl	403fb0 <tigetstr@plt+0x2410>
  402c00:	mov	w1, w0
  402c04:	sxtw	x9, w1
  402c08:	ldur	x10, [x29, #-8]
  402c0c:	add	x10, x10, #0x2bc
  402c10:	ldr	x11, [x10]
  402c14:	and	x9, x9, #0x1
  402c18:	and	x11, x11, #0xffffbfffffffffff
  402c1c:	orr	x9, x11, x9, lsl #46
  402c20:	str	x9, [x10]
  402c24:	ldur	x9, [x29, #-56]
  402c28:	ldr	x10, [x9]
  402c2c:	ldur	x11, [x29, #-8]
  402c30:	str	x10, [x11, #24]
  402c34:	b	402fac <tigetstr@plt+0x140c>
  402c38:	ldur	x8, [x29, #-8]
  402c3c:	add	x8, x8, #0x2bc
  402c40:	ldr	x8, [x8]
  402c44:	lsr	x8, x8, #57
  402c48:	and	x8, x8, #0x1
  402c4c:	mov	w0, w8
  402c50:	bl	403fb0 <tigetstr@plt+0x2410>
  402c54:	mov	w1, w0
  402c58:	sxtw	x9, w1
  402c5c:	ldur	x10, [x29, #-8]
  402c60:	add	x10, x10, #0x2bc
  402c64:	ldr	x11, [x10]
  402c68:	and	x9, x9, #0x1
  402c6c:	and	x11, x11, #0xfdffffffffffffff
  402c70:	orr	x9, x11, x9, lsl #57
  402c74:	str	x9, [x10]
  402c78:	ldur	x9, [x29, #-56]
  402c7c:	ldr	x0, [x9]
  402c80:	ldur	x10, [x29, #-72]
  402c84:	str	x0, [sp, #24]
  402c88:	mov	x0, x10
  402c8c:	bl	401b40 <gettext@plt>
  402c90:	ldr	x9, [sp, #24]
  402c94:	str	x0, [sp, #16]
  402c98:	mov	x0, x9
  402c9c:	ldr	x1, [sp, #16]
  402ca0:	ldur	x2, [x29, #-80]
  402ca4:	ldur	x3, [x29, #-88]
  402ca8:	mov	x10, xzr
  402cac:	mov	x4, x10
  402cb0:	bl	406934 <tigetstr@plt+0x4d94>
  402cb4:	ldur	x9, [x29, #-8]
  402cb8:	add	x9, x9, #0x2bc
  402cbc:	mov	w10, w0
  402cc0:	ubfx	x10, x10, #0, #32
  402cc4:	ldr	x11, [x9]
  402cc8:	and	x10, x10, #0x1
  402ccc:	and	x11, x11, #0xfffffffffbffffff
  402cd0:	orr	x10, x11, x10, lsl #26
  402cd4:	str	x10, [x9]
  402cd8:	b	402fac <tigetstr@plt+0x140c>
  402cdc:	ldur	x8, [x29, #-8]
  402ce0:	add	x8, x8, #0x2bc
  402ce4:	ldr	x8, [x8]
  402ce8:	lsr	x8, x8, #58
  402cec:	and	x8, x8, #0x1
  402cf0:	mov	w0, w8
  402cf4:	bl	403fb0 <tigetstr@plt+0x2410>
  402cf8:	mov	w1, w0
  402cfc:	sxtw	x9, w1
  402d00:	ldur	x10, [x29, #-8]
  402d04:	add	x10, x10, #0x2bc
  402d08:	ldr	x11, [x10]
  402d0c:	and	x9, x9, #0x1
  402d10:	and	x11, x11, #0xfbffffffffffffff
  402d14:	orr	x9, x11, x9, lsl #58
  402d18:	str	x9, [x10]
  402d1c:	ldur	x9, [x29, #-56]
  402d20:	ldr	x0, [x9]
  402d24:	bl	4046b0 <tigetstr@plt+0x2b10>
  402d28:	ldur	x9, [x29, #-8]
  402d2c:	str	w0, [x9, #40]
  402d30:	ldur	x9, [x29, #-8]
  402d34:	ldr	w8, [x9, #40]
  402d38:	cbnz	w8, 402db0 <tigetstr@plt+0x1210>
  402d3c:	ldur	x8, [x29, #-8]
  402d40:	add	x8, x8, #0x2bc
  402d44:	ldr	x8, [x8]
  402d48:	lsr	x8, x8, #57
  402d4c:	and	x8, x8, #0x1
  402d50:	mov	w0, w8
  402d54:	bl	403fb0 <tigetstr@plt+0x2410>
  402d58:	mov	w1, w0
  402d5c:	sxtw	x9, w1
  402d60:	ldur	x10, [x29, #-8]
  402d64:	add	x10, x10, #0x2bc
  402d68:	ldr	x11, [x10]
  402d6c:	and	x9, x9, #0x1
  402d70:	and	x11, x11, #0xfdffffffffffffff
  402d74:	orr	x9, x11, x9, lsl #57
  402d78:	str	x9, [x10]
  402d7c:	ldur	x9, [x29, #-8]
  402d80:	add	x9, x9, #0x2bc
  402d84:	ldr	x10, [x9]
  402d88:	lsr	x10, x10, #26
  402d8c:	and	x10, x10, #0x1
  402d90:	orr	w8, w10, #0x1
  402d94:	mov	w11, w8
  402d98:	ubfx	x11, x11, #0, #32
  402d9c:	ldr	x12, [x9]
  402da0:	and	x11, x11, #0x1
  402da4:	and	x12, x12, #0xfffffffffbffffff
  402da8:	orr	x11, x12, x11, lsl #26
  402dac:	str	x11, [x9]
  402db0:	b	402fac <tigetstr@plt+0x140c>
  402db4:	ldur	x8, [x29, #-8]
  402db8:	add	x8, x8, #0x2bc
  402dbc:	ldr	x8, [x8]
  402dc0:	lsr	x8, x8, #59
  402dc4:	and	x8, x8, #0x1
  402dc8:	mov	w0, w8
  402dcc:	bl	403fb0 <tigetstr@plt+0x2410>
  402dd0:	mov	w1, w0
  402dd4:	sxtw	x9, w1
  402dd8:	ldur	x10, [x29, #-8]
  402ddc:	add	x10, x10, #0x2bc
  402de0:	ldr	x11, [x10]
  402de4:	and	x9, x9, #0x1
  402de8:	and	x11, x11, #0xf7ffffffffffffff
  402dec:	orr	x9, x11, x9, lsl #59
  402df0:	str	x9, [x10]
  402df4:	ldur	x9, [x29, #-56]
  402df8:	ldr	x0, [x9]
  402dfc:	bl	40474c <tigetstr@plt+0x2bac>
  402e00:	ldur	x9, [x29, #-8]
  402e04:	str	w0, [x9, #44]
  402e08:	b	402fac <tigetstr@plt+0x140c>
  402e0c:	ldur	x8, [x29, #-8]
  402e10:	add	x8, x8, #0x2bc
  402e14:	ldr	x8, [x8]
  402e18:	lsr	x8, x8, #60
  402e1c:	and	x8, x8, #0x1
  402e20:	mov	w0, w8
  402e24:	bl	403fb0 <tigetstr@plt+0x2410>
  402e28:	mov	w1, w0
  402e2c:	sxtw	x9, w1
  402e30:	ldur	x10, [x29, #-8]
  402e34:	add	x10, x10, #0x2bc
  402e38:	ldr	x11, [x10]
  402e3c:	and	x9, x9, #0x1
  402e40:	and	x11, x11, #0xefffffffffffffff
  402e44:	orr	x9, x11, x9, lsl #60
  402e48:	str	x9, [x10]
  402e4c:	ldur	x0, [x29, #-24]
  402e50:	ldur	x9, [x29, #-56]
  402e54:	ldr	x1, [x9]
  402e58:	ldur	x2, [x29, #-64]
  402e5c:	bl	4044e0 <tigetstr@plt+0x2940>
  402e60:	ldur	x9, [x29, #-8]
  402e64:	str	w0, [x9, #48]
  402e68:	b	402fac <tigetstr@plt+0x140c>
  402e6c:	ldur	x8, [x29, #-8]
  402e70:	add	x8, x8, #0x2bc
  402e74:	ldr	x8, [x8]
  402e78:	lsr	x8, x8, #61
  402e7c:	and	x8, x8, #0x1
  402e80:	mov	w0, w8
  402e84:	bl	403fb0 <tigetstr@plt+0x2410>
  402e88:	mov	w1, w0
  402e8c:	sxtw	x9, w1
  402e90:	ldur	x10, [x29, #-8]
  402e94:	add	x10, x10, #0x2bc
  402e98:	ldr	x11, [x10]
  402e9c:	and	x9, x9, #0x1
  402ea0:	and	x11, x11, #0xdfffffffffffffff
  402ea4:	orr	x9, x11, x9, lsl #61
  402ea8:	str	x9, [x10]
  402eac:	ldur	x0, [x29, #-24]
  402eb0:	ldur	x9, [x29, #-56]
  402eb4:	ldr	x1, [x9]
  402eb8:	ldur	x2, [x29, #-64]
  402ebc:	bl	404834 <tigetstr@plt+0x2c94>
  402ec0:	ldur	x9, [x29, #-8]
  402ec4:	str	w0, [x9, #12]
  402ec8:	b	402fac <tigetstr@plt+0x140c>
  402ecc:	ldur	x8, [x29, #-8]
  402ed0:	add	x8, x8, #0x2bc
  402ed4:	ldr	x8, [x8]
  402ed8:	lsr	x8, x8, #62
  402edc:	and	x8, x8, #0x1
  402ee0:	mov	w0, w8
  402ee4:	bl	403fb0 <tigetstr@plt+0x2410>
  402ee8:	mov	w1, w0
  402eec:	sxtw	x9, w1
  402ef0:	ldur	x10, [x29, #-8]
  402ef4:	add	x10, x10, #0x2bc
  402ef8:	ldr	x11, [x10]
  402efc:	and	x9, x9, #0x1
  402f00:	and	x11, x11, #0xbfffffffffffffff
  402f04:	orr	x9, x11, x9, lsl #62
  402f08:	str	x9, [x10]
  402f0c:	ldur	x0, [x29, #-24]
  402f10:	ldur	x9, [x29, #-56]
  402f14:	ldr	x1, [x9]
  402f18:	ldur	x2, [x29, #-64]
  402f1c:	bl	40490c <tigetstr@plt+0x2d6c>
  402f20:	ldur	x9, [x29, #-8]
  402f24:	str	w0, [x9, #16]
  402f28:	b	402fac <tigetstr@plt+0x140c>
  402f2c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  402f30:	add	x0, x0, #0x47e
  402f34:	bl	401b40 <gettext@plt>
  402f38:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  402f3c:	add	x8, x8, #0x2d0
  402f40:	ldr	x1, [x8]
  402f44:	adrp	x2, 409000 <tigetstr@plt+0x7460>
  402f48:	add	x2, x2, #0x48a
  402f4c:	bl	401ae0 <printf@plt>
  402f50:	mov	w9, wzr
  402f54:	mov	w0, w9
  402f58:	bl	4017a0 <exit@plt>
  402f5c:	bl	404988 <tigetstr@plt+0x2de8>
  402f60:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  402f64:	add	x8, x8, #0x2b0
  402f68:	ldr	x0, [x8]
  402f6c:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  402f70:	add	x8, x8, #0x37f
  402f74:	str	x0, [sp, #8]
  402f78:	mov	x0, x8
  402f7c:	bl	401b40 <gettext@plt>
  402f80:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  402f84:	add	x8, x8, #0x2d0
  402f88:	ldr	x2, [x8]
  402f8c:	ldr	x8, [sp, #8]
  402f90:	str	x0, [sp]
  402f94:	mov	x0, x8
  402f98:	ldr	x1, [sp]
  402f9c:	bl	401b50 <fprintf@plt>
  402fa0:	mov	w9, #0x1                   	// #1
  402fa4:	mov	w0, w9
  402fa8:	bl	4017a0 <exit@plt>
  402fac:	b	401e6c <tigetstr@plt+0x2cc>
  402fb0:	ldr	x28, [sp, #320]
  402fb4:	ldp	x29, x30, [sp, #304]
  402fb8:	add	sp, sp, #0x150
  402fbc:	ret
  402fc0:	sub	sp, sp, #0x50
  402fc4:	stp	x29, x30, [sp, #64]
  402fc8:	add	x29, sp, #0x40
  402fcc:	stur	x0, [x29, #-8]
  402fd0:	ldur	x8, [x29, #-8]
  402fd4:	ldr	x8, [x8]
  402fd8:	cbnz	x8, 40301c <tigetstr@plt+0x147c>
  402fdc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  402fe0:	add	x0, x0, #0xf37
  402fe4:	bl	401b10 <getenv@plt>
  402fe8:	ldur	x8, [x29, #-8]
  402fec:	str	x0, [x8]
  402ff0:	ldur	x8, [x29, #-8]
  402ff4:	ldr	x8, [x8]
  402ff8:	cbnz	x8, 40301c <tigetstr@plt+0x147c>
  402ffc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403000:	add	x0, x0, #0xf3c
  403004:	bl	401b40 <gettext@plt>
  403008:	mov	w8, #0x1                   	// #1
  40300c:	stur	x0, [x29, #-24]
  403010:	mov	w0, w8
  403014:	ldur	x1, [x29, #-24]
  403018:	bl	401ac0 <errx@plt>
  40301c:	ldur	x8, [x29, #-8]
  403020:	ldr	x0, [x8]
  403024:	mov	w1, #0x1                   	// #1
  403028:	sub	x2, x29, #0xc
  40302c:	bl	4017c0 <setupterm@plt>
  403030:	cbz	w0, 4030d0 <tigetstr@plt+0x1530>
  403034:	ldur	w8, [x29, #-12]
  403038:	mov	w9, #0xffffffff            	// #-1
  40303c:	cmp	w8, w9
  403040:	stur	w8, [x29, #-28]
  403044:	b.eq	403068 <tigetstr@plt+0x14c8>  // b.none
  403048:	b	40304c <tigetstr@plt+0x14ac>
  40304c:	ldur	w8, [x29, #-28]
  403050:	cbz	w8, 403088 <tigetstr@plt+0x14e8>
  403054:	b	403058 <tigetstr@plt+0x14b8>
  403058:	ldur	w8, [x29, #-28]
  40305c:	cmp	w8, #0x1
  403060:	b.eq	4030b0 <tigetstr@plt+0x1510>  // b.none
  403064:	b	4030d0 <tigetstr@plt+0x1530>
  403068:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40306c:	add	x0, x0, #0xf52
  403070:	bl	401b40 <gettext@plt>
  403074:	mov	w8, #0x1                   	// #1
  403078:	str	x0, [sp, #24]
  40307c:	mov	w0, w8
  403080:	ldr	x1, [sp, #24]
  403084:	bl	401ac0 <errx@plt>
  403088:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40308c:	add	x0, x0, #0xf74
  403090:	bl	401b40 <gettext@plt>
  403094:	ldur	x8, [x29, #-8]
  403098:	ldr	x2, [x8]
  40309c:	mov	w9, #0x1                   	// #1
  4030a0:	str	x0, [sp, #16]
  4030a4:	mov	w0, w9
  4030a8:	ldr	x1, [sp, #16]
  4030ac:	bl	401ac0 <errx@plt>
  4030b0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4030b4:	add	x0, x0, #0xf8e
  4030b8:	bl	401b40 <gettext@plt>
  4030bc:	mov	w8, #0x1                   	// #1
  4030c0:	str	x0, [sp, #8]
  4030c4:	mov	w0, w8
  4030c8:	ldr	x1, [sp, #8]
  4030cc:	bl	401ac0 <errx@plt>
  4030d0:	ldur	x8, [x29, #-8]
  4030d4:	ldr	x0, [x8]
  4030d8:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4030dc:	add	x1, x1, #0xfa3
  4030e0:	mov	x2, #0x3                   	// #3
  4030e4:	bl	4018d0 <strncmp@plt>
  4030e8:	mov	w9, #0x1                   	// #1
  4030ec:	str	w9, [sp, #4]
  4030f0:	cbz	w0, 40311c <tigetstr@plt+0x157c>
  4030f4:	ldur	x8, [x29, #-8]
  4030f8:	ldr	x0, [x8]
  4030fc:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  403100:	add	x1, x1, #0x35d
  403104:	mov	x2, #0x5                   	// #5
  403108:	bl	4018d0 <strncmp@plt>
  40310c:	cmp	w0, #0x0
  403110:	cset	w9, ne  // ne = any
  403114:	eor	w9, w9, #0x1
  403118:	str	w9, [sp, #4]
  40311c:	ldr	w8, [sp, #4]
  403120:	and	w8, w8, #0x1
  403124:	ldur	x9, [x29, #-8]
  403128:	add	x9, x9, #0x2bc
  40312c:	mov	w10, w8
  403130:	ubfx	x10, x10, #0, #32
  403134:	ldr	x11, [x9]
  403138:	and	x10, x10, #0x1
  40313c:	and	x11, x11, #0xffffffffefffffff
  403140:	orr	x10, x11, x10, lsl #28
  403144:	str	x10, [x9]
  403148:	ldp	x29, x30, [sp, #64]
  40314c:	add	sp, sp, #0x50
  403150:	ret
  403154:	sub	sp, sp, #0x40
  403158:	stp	x29, x30, [sp, #48]
  40315c:	add	x29, sp, #0x30
  403160:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  403164:	add	x8, x8, #0x2c8
  403168:	adrp	x9, 40a000 <tigetstr@plt+0x8460>
  40316c:	add	x9, x9, #0xa
  403170:	stur	x0, [x29, #-8]
  403174:	ldur	x10, [x29, #-8]
  403178:	add	x10, x10, #0x2bc
  40317c:	ldr	x10, [x10]
  403180:	lsr	x10, x10, #30
  403184:	and	x10, x10, #0x1
  403188:	str	x8, [sp, #8]
  40318c:	str	x9, [sp]
  403190:	cbz	x10, 4031a4 <tigetstr@plt+0x1604>
  403194:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403198:	add	x0, x0, #0xfa7
  40319c:	bl	405230 <tigetstr@plt+0x3690>
  4031a0:	bl	4017f0 <putp@plt>
  4031a4:	ldur	x8, [x29, #-8]
  4031a8:	add	x8, x8, #0x2bc
  4031ac:	ldr	x8, [x8]
  4031b0:	lsr	x8, x8, #31
  4031b4:	and	x8, x8, #0x1
  4031b8:	cbz	x8, 4031d4 <tigetstr@plt+0x1634>
  4031bc:	bl	405278 <tigetstr@plt+0x36d8>
  4031c0:	cbz	w0, 4031d4 <tigetstr@plt+0x1634>
  4031c4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4031c8:	add	x0, x0, #0xfab
  4031cc:	bl	401b40 <gettext@plt>
  4031d0:	bl	401a60 <warnx@plt>
  4031d4:	ldur	x8, [x29, #-8]
  4031d8:	add	x8, x8, #0x2bc
  4031dc:	ldr	x8, [x8]
  4031e0:	lsr	x8, x8, #32
  4031e4:	and	x8, x8, #0x1
  4031e8:	cbz	x8, 4031fc <tigetstr@plt+0x165c>
  4031ec:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4031f0:	add	x0, x0, #0xfb8
  4031f4:	bl	405230 <tigetstr@plt+0x3690>
  4031f8:	bl	4017f0 <putp@plt>
  4031fc:	ldur	x8, [x29, #-8]
  403200:	add	x8, x8, #0x2bc
  403204:	ldr	x8, [x8]
  403208:	lsr	x8, x8, #33
  40320c:	and	x8, x8, #0x1
  403210:	cbz	x8, 403250 <tigetstr@plt+0x16b0>
  403214:	ldur	x8, [x29, #-8]
  403218:	add	x8, x8, #0x2bc
  40321c:	ldr	x8, [x8]
  403220:	lsr	x8, x8, #16
  403224:	and	x8, x8, #0x1
  403228:	cbz	w8, 403240 <tigetstr@plt+0x16a0>
  40322c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403230:	add	x0, x0, #0xfbc
  403234:	bl	405230 <tigetstr@plt+0x3690>
  403238:	bl	4017f0 <putp@plt>
  40323c:	b	403250 <tigetstr@plt+0x16b0>
  403240:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403244:	add	x0, x0, #0xfc2
  403248:	bl	405230 <tigetstr@plt+0x3690>
  40324c:	bl	4017f0 <putp@plt>
  403250:	ldur	x8, [x29, #-8]
  403254:	add	x8, x8, #0x2bc
  403258:	ldr	x8, [x8]
  40325c:	lsr	x8, x8, #34
  403260:	and	x8, x8, #0x1
  403264:	cbz	x8, 4032a0 <tigetstr@plt+0x1700>
  403268:	ldur	x8, [x29, #-8]
  40326c:	add	x8, x8, #0x2bc
  403270:	ldr	x8, [x8]
  403274:	lsr	x8, x8, #17
  403278:	and	x8, x8, #0x1
  40327c:	adrp	x9, 409000 <tigetstr@plt+0x7460>
  403280:	add	x9, x9, #0xfce
  403284:	adrp	x10, 409000 <tigetstr@plt+0x7460>
  403288:	add	x10, x10, #0xfc8
  40328c:	cmp	w8, #0x0
  403290:	csel	x0, x10, x9, ne  // ne = any
  403294:	ldr	x9, [sp, #8]
  403298:	ldr	x1, [x9]
  40329c:	bl	401790 <fputs@plt>
  4032a0:	ldur	x8, [x29, #-8]
  4032a4:	add	x8, x8, #0x2bc
  4032a8:	ldr	x8, [x8]
  4032ac:	lsr	x8, x8, #51
  4032b0:	and	x8, x8, #0x1
  4032b4:	cbz	w8, 403304 <tigetstr@plt+0x1764>
  4032b8:	ldur	x0, [x29, #-8]
  4032bc:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4032c0:	add	x1, x1, #0xfd4
  4032c4:	bl	4054b4 <tigetstr@plt+0x3914>
  4032c8:	cbz	w0, 403304 <tigetstr@plt+0x1764>
  4032cc:	ldur	x8, [x29, #-8]
  4032d0:	add	x8, x8, #0x2bc
  4032d4:	ldr	x8, [x8]
  4032d8:	lsr	x8, x8, #23
  4032dc:	and	x8, x8, #0x1
  4032e0:	adrp	x9, 409000 <tigetstr@plt+0x7460>
  4032e4:	add	x9, x9, #0xfe3
  4032e8:	adrp	x10, 409000 <tigetstr@plt+0x7460>
  4032ec:	add	x10, x10, #0xfdd
  4032f0:	cmp	w8, #0x0
  4032f4:	csel	x0, x10, x9, ne  // ne = any
  4032f8:	ldr	x9, [sp, #8]
  4032fc:	ldr	x1, [x9]
  403300:	bl	401790 <fputs@plt>
  403304:	ldur	x8, [x29, #-8]
  403308:	add	x8, x8, #0x2bc
  40330c:	ldr	x8, [x8]
  403310:	lsr	x8, x8, #55
  403314:	and	x8, x8, #0x1
  403318:	cbz	w8, 403368 <tigetstr@plt+0x17c8>
  40331c:	ldur	x0, [x29, #-8]
  403320:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  403324:	add	x1, x1, #0xfe9
  403328:	bl	4054b4 <tigetstr@plt+0x3914>
  40332c:	cbz	w0, 403368 <tigetstr@plt+0x17c8>
  403330:	ldur	x8, [x29, #-8]
  403334:	add	x8, x8, #0x2bc
  403338:	ldr	x8, [x8]
  40333c:	lsr	x8, x8, #24
  403340:	and	x8, x8, #0x1
  403344:	adrp	x9, 409000 <tigetstr@plt+0x7460>
  403348:	add	x9, x9, #0xfff
  40334c:	adrp	x10, 409000 <tigetstr@plt+0x7460>
  403350:	add	x10, x10, #0xff9
  403354:	cmp	w8, #0x0
  403358:	csel	x0, x10, x9, ne  // ne = any
  40335c:	ldr	x9, [sp, #8]
  403360:	ldr	x1, [x9]
  403364:	bl	401790 <fputs@plt>
  403368:	ldur	x8, [x29, #-8]
  40336c:	add	x8, x8, #0x2bc
  403370:	ldr	x8, [x8]
  403374:	lsr	x8, x8, #35
  403378:	and	x8, x8, #0x1
  40337c:	cbz	x8, 4033b0 <tigetstr@plt+0x1810>
  403380:	ldur	x0, [x29, #-8]
  403384:	mov	x8, xzr
  403388:	mov	x1, x8
  40338c:	bl	4054b4 <tigetstr@plt+0x3914>
  403390:	cbz	w0, 4033a4 <tigetstr@plt+0x1804>
  403394:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403398:	add	x0, x0, #0x5
  40339c:	bl	401ae0 <printf@plt>
  4033a0:	b	4033b0 <tigetstr@plt+0x1810>
  4033a4:	ldr	x0, [sp]
  4033a8:	bl	405230 <tigetstr@plt+0x3690>
  4033ac:	bl	4017f0 <putp@plt>
  4033b0:	ldur	x8, [x29, #-8]
  4033b4:	add	x8, x8, #0x2bc
  4033b8:	ldr	x8, [x8]
  4033bc:	lsr	x8, x8, #36
  4033c0:	and	x8, x8, #0x1
  4033c4:	cbz	x8, 4033f0 <tigetstr@plt+0x1850>
  4033c8:	ldur	x8, [x29, #-8]
  4033cc:	add	x8, x8, #0x2bc
  4033d0:	ldr	x8, [x8]
  4033d4:	and	x8, x8, #0xf
  4033d8:	add	w1, w8, #0x30
  4033dc:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4033e0:	add	x0, x0, #0xf
  4033e4:	adrp	x2, 40a000 <tigetstr@plt+0x8460>
  4033e8:	add	x2, x2, #0x8
  4033ec:	bl	401ae0 <printf@plt>
  4033f0:	ldur	x8, [x29, #-8]
  4033f4:	add	x8, x8, #0x2bc
  4033f8:	ldr	x8, [x8]
  4033fc:	lsr	x8, x8, #37
  403400:	and	x8, x8, #0x1
  403404:	cbz	x8, 403434 <tigetstr@plt+0x1894>
  403408:	ldur	x8, [x29, #-8]
  40340c:	add	x8, x8, #0x2bc
  403410:	ldr	x8, [x8]
  403414:	lsr	x8, x8, #4
  403418:	and	x8, x8, #0xf
  40341c:	add	w1, w8, #0x30
  403420:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403424:	add	x0, x0, #0x17
  403428:	adrp	x2, 40a000 <tigetstr@plt+0x8460>
  40342c:	add	x2, x2, #0x8
  403430:	bl	401ae0 <printf@plt>
  403434:	ldur	x8, [x29, #-8]
  403438:	add	x8, x8, #0x2bc
  40343c:	ldr	x8, [x8]
  403440:	lsr	x8, x8, #48
  403444:	and	x8, x8, #0x1
  403448:	cbz	w8, 403484 <tigetstr@plt+0x18e4>
  40344c:	ldur	x0, [x29, #-8]
  403450:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  403454:	add	x1, x1, #0x1f
  403458:	bl	4054b4 <tigetstr@plt+0x3914>
  40345c:	cbz	w0, 403484 <tigetstr@plt+0x18e4>
  403460:	ldur	x8, [x29, #-8]
  403464:	add	x8, x8, #0x2bc
  403468:	ldr	x8, [x8]
  40346c:	lsr	x8, x8, #8
  403470:	and	x8, x8, #0xf
  403474:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403478:	add	x0, x0, #0x29
  40347c:	mov	w1, w8
  403480:	bl	401ae0 <printf@plt>
  403484:	ldur	x8, [x29, #-8]
  403488:	add	x8, x8, #0x2bc
  40348c:	ldr	x8, [x8]
  403490:	lsr	x8, x8, #49
  403494:	and	x8, x8, #0x1
  403498:	cbz	x8, 4034c0 <tigetstr@plt+0x1920>
  40349c:	ldur	x8, [x29, #-8]
  4034a0:	add	x8, x8, #0x2bc
  4034a4:	ldr	x8, [x8]
  4034a8:	lsr	x8, x8, #12
  4034ac:	and	x8, x8, #0xf
  4034b0:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4034b4:	add	x0, x0, #0x31
  4034b8:	mov	w1, w8
  4034bc:	bl	401ae0 <printf@plt>
  4034c0:	ldur	x8, [x29, #-8]
  4034c4:	add	x8, x8, #0x2bc
  4034c8:	ldr	x8, [x8]
  4034cc:	lsr	x8, x8, #56
  4034d0:	and	x8, x8, #0x1
  4034d4:	cbz	x8, 403510 <tigetstr@plt+0x1970>
  4034d8:	ldur	x8, [x29, #-8]
  4034dc:	add	x8, x8, #0x2bc
  4034e0:	ldr	x8, [x8]
  4034e4:	lsr	x8, x8, #25
  4034e8:	and	x8, x8, #0x1
  4034ec:	adrp	x9, 40a000 <tigetstr@plt+0x8460>
  4034f0:	add	x9, x9, #0x3f
  4034f4:	adrp	x10, 40a000 <tigetstr@plt+0x8460>
  4034f8:	add	x10, x10, #0x39
  4034fc:	cmp	w8, #0x0
  403500:	csel	x0, x10, x9, ne  // ne = any
  403504:	ldr	x9, [sp, #8]
  403508:	ldr	x1, [x9]
  40350c:	bl	401790 <fputs@plt>
  403510:	ldur	x8, [x29, #-8]
  403514:	add	x8, x8, #0x2bc
  403518:	ldr	x8, [x8]
  40351c:	lsr	x8, x8, #38
  403520:	and	x8, x8, #0x1
  403524:	cbz	x8, 40358c <tigetstr@plt+0x19ec>
  403528:	ldur	x8, [x29, #-8]
  40352c:	add	x8, x8, #0x2bc
  403530:	ldr	x8, [x8]
  403534:	lsr	x8, x8, #18
  403538:	and	x8, x8, #0x1
  40353c:	cbz	w8, 403554 <tigetstr@plt+0x19b4>
  403540:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403544:	add	x0, x0, #0x413
  403548:	bl	405230 <tigetstr@plt+0x3690>
  40354c:	bl	4017f0 <putp@plt>
  403550:	b	40358c <tigetstr@plt+0x19ec>
  403554:	ldur	x0, [x29, #-8]
  403558:	mov	x8, xzr
  40355c:	mov	x1, x8
  403560:	bl	4054b4 <tigetstr@plt+0x3914>
  403564:	cbz	w0, 403580 <tigetstr@plt+0x19e0>
  403568:	ldr	x8, [sp, #8]
  40356c:	ldr	x1, [x8]
  403570:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403574:	add	x0, x0, #0x45
  403578:	bl	401790 <fputs@plt>
  40357c:	b	40358c <tigetstr@plt+0x19ec>
  403580:	ldr	x0, [sp]
  403584:	bl	405230 <tigetstr@plt+0x3690>
  403588:	bl	4017f0 <putp@plt>
  40358c:	ldur	x8, [x29, #-8]
  403590:	add	x8, x8, #0x2bc
  403594:	ldr	x8, [x8]
  403598:	lsr	x8, x8, #50
  40359c:	and	x8, x8, #0x1
  4035a0:	cbz	x8, 403608 <tigetstr@plt+0x1a68>
  4035a4:	ldur	x8, [x29, #-8]
  4035a8:	add	x8, x8, #0x2bc
  4035ac:	ldr	x8, [x8]
  4035b0:	lsr	x8, x8, #19
  4035b4:	and	x8, x8, #0x1
  4035b8:	cbz	w8, 4035d0 <tigetstr@plt+0x1a30>
  4035bc:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4035c0:	add	x0, x0, #0x4b
  4035c4:	bl	405230 <tigetstr@plt+0x3690>
  4035c8:	bl	4017f0 <putp@plt>
  4035cc:	b	403608 <tigetstr@plt+0x1a68>
  4035d0:	ldur	x0, [x29, #-8]
  4035d4:	mov	x8, xzr
  4035d8:	mov	x1, x8
  4035dc:	bl	4054b4 <tigetstr@plt+0x3914>
  4035e0:	cbz	w0, 4035fc <tigetstr@plt+0x1a5c>
  4035e4:	ldr	x8, [sp, #8]
  4035e8:	ldr	x1, [x8]
  4035ec:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4035f0:	add	x0, x0, #0x45
  4035f4:	bl	401790 <fputs@plt>
  4035f8:	b	403608 <tigetstr@plt+0x1a68>
  4035fc:	ldr	x0, [sp]
  403600:	bl	405230 <tigetstr@plt+0x3690>
  403604:	bl	4017f0 <putp@plt>
  403608:	ldur	x8, [x29, #-8]
  40360c:	add	x8, x8, #0x2bc
  403610:	ldr	x8, [x8]
  403614:	lsr	x8, x8, #39
  403618:	and	x8, x8, #0x1
  40361c:	cbz	x8, 403684 <tigetstr@plt+0x1ae4>
  403620:	ldur	x8, [x29, #-8]
  403624:	add	x8, x8, #0x2bc
  403628:	ldr	x8, [x8]
  40362c:	lsr	x8, x8, #20
  403630:	and	x8, x8, #0x1
  403634:	cbz	w8, 40364c <tigetstr@plt+0x1aac>
  403638:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40363c:	add	x0, x0, #0x424
  403640:	bl	405230 <tigetstr@plt+0x3690>
  403644:	bl	4017f0 <putp@plt>
  403648:	b	403684 <tigetstr@plt+0x1ae4>
  40364c:	ldur	x0, [x29, #-8]
  403650:	mov	x8, xzr
  403654:	mov	x1, x8
  403658:	bl	4054b4 <tigetstr@plt+0x3914>
  40365c:	cbz	w0, 403678 <tigetstr@plt+0x1ad8>
  403660:	ldr	x8, [sp, #8]
  403664:	ldr	x1, [x8]
  403668:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  40366c:	add	x0, x0, #0x4f
  403670:	bl	401790 <fputs@plt>
  403674:	b	403684 <tigetstr@plt+0x1ae4>
  403678:	ldr	x0, [sp]
  40367c:	bl	405230 <tigetstr@plt+0x3690>
  403680:	bl	4017f0 <putp@plt>
  403684:	ldur	x8, [x29, #-8]
  403688:	add	x8, x8, #0x2bc
  40368c:	ldr	x8, [x8]
  403690:	lsr	x8, x8, #40
  403694:	and	x8, x8, #0x1
  403698:	cbz	x8, 403700 <tigetstr@plt+0x1b60>
  40369c:	ldur	x8, [x29, #-8]
  4036a0:	add	x8, x8, #0x2bc
  4036a4:	ldr	x8, [x8]
  4036a8:	lsr	x8, x8, #21
  4036ac:	and	x8, x8, #0x1
  4036b0:	cbz	w8, 4036c8 <tigetstr@plt+0x1b28>
  4036b4:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4036b8:	add	x0, x0, #0x55
  4036bc:	bl	405230 <tigetstr@plt+0x3690>
  4036c0:	bl	4017f0 <putp@plt>
  4036c4:	b	403700 <tigetstr@plt+0x1b60>
  4036c8:	ldur	x0, [x29, #-8]
  4036cc:	mov	x8, xzr
  4036d0:	mov	x1, x8
  4036d4:	bl	4054b4 <tigetstr@plt+0x3914>
  4036d8:	cbz	w0, 4036f4 <tigetstr@plt+0x1b54>
  4036dc:	ldr	x8, [sp, #8]
  4036e0:	ldr	x1, [x8]
  4036e4:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4036e8:	add	x0, x0, #0x59
  4036ec:	bl	401790 <fputs@plt>
  4036f0:	b	403700 <tigetstr@plt+0x1b60>
  4036f4:	ldr	x0, [sp]
  4036f8:	bl	405230 <tigetstr@plt+0x3690>
  4036fc:	bl	4017f0 <putp@plt>
  403700:	ldur	x8, [x29, #-8]
  403704:	add	x8, x8, #0x2bc
  403708:	ldr	x8, [x8]
  40370c:	lsr	x8, x8, #41
  403710:	and	x8, x8, #0x1
  403714:	cbz	x8, 40374c <tigetstr@plt+0x1bac>
  403718:	ldur	x8, [x29, #-8]
  40371c:	add	x8, x8, #0x2bc
  403720:	ldr	x8, [x8]
  403724:	lsr	x8, x8, #22
  403728:	and	x8, x8, #0x1
  40372c:	adrp	x9, 40a000 <tigetstr@plt+0x8460>
  403730:	add	x9, x9, #0x64
  403734:	adrp	x10, 40a000 <tigetstr@plt+0x8460>
  403738:	add	x10, x10, #0x5f
  40373c:	cmp	w8, #0x0
  403740:	csel	x0, x10, x9, ne  // ne = any
  403744:	bl	405230 <tigetstr@plt+0x3690>
  403748:	bl	4017f0 <putp@plt>
  40374c:	ldur	x8, [x29, #-8]
  403750:	add	x8, x8, #0x2bc
  403754:	ldr	x8, [x8]
  403758:	lsr	x8, x8, #42
  40375c:	and	x8, x8, #0x1
  403760:	cbz	w8, 40378c <tigetstr@plt+0x1bec>
  403764:	ldur	x0, [x29, #-8]
  403768:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  40376c:	add	x1, x1, #0x69
  403770:	bl	4054b4 <tigetstr@plt+0x3914>
  403774:	cbz	w0, 40378c <tigetstr@plt+0x1bec>
  403778:	ldr	x8, [sp, #8]
  40377c:	ldr	x1, [x8]
  403780:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403784:	add	x0, x0, #0x71
  403788:	bl	401790 <fputs@plt>
  40378c:	ldur	x8, [x29, #-8]
  403790:	add	x8, x8, #0x2bc
  403794:	ldr	x8, [x8]
  403798:	lsr	x8, x8, #43
  40379c:	and	x8, x8, #0x1
  4037a0:	cbz	x8, 4037d8 <tigetstr@plt+0x1c38>
  4037a4:	ldur	x8, [x29, #-8]
  4037a8:	add	x8, x8, #0x2bc
  4037ac:	ldr	x8, [x8]
  4037b0:	lsr	x8, x8, #27
  4037b4:	and	x8, x8, #0x1
  4037b8:	adrp	x9, 40a000 <tigetstr@plt+0x8460>
  4037bc:	add	x9, x9, #0x175
  4037c0:	adrp	x10, 409000 <tigetstr@plt+0x7460>
  4037c4:	add	x10, x10, #0x43c
  4037c8:	cmp	w8, #0x0
  4037cc:	csel	x0, x10, x9, ne  // ne = any
  4037d0:	bl	405230 <tigetstr@plt+0x3690>
  4037d4:	bl	4017f0 <putp@plt>
  4037d8:	ldur	x8, [x29, #-8]
  4037dc:	add	x8, x8, #0x2bc
  4037e0:	ldr	x8, [x8]
  4037e4:	lsr	x8, x8, #52
  4037e8:	and	x8, x8, #0x1
  4037ec:	cbz	x8, 403860 <tigetstr@plt+0x1cc0>
  4037f0:	ldur	x8, [x29, #-8]
  4037f4:	ldr	w9, [x8, #56]
  4037f8:	mov	w10, #0xffffffff            	// #-1
  4037fc:	cmp	w9, w10
  403800:	b.ne	40380c <tigetstr@plt+0x1c6c>  // b.any
  403804:	bl	405528 <tigetstr@plt+0x3988>
  403808:	b	403860 <tigetstr@plt+0x1cc0>
  40380c:	stur	wzr, [x29, #-16]
  403810:	ldur	x8, [x29, #-8]
  403814:	add	x8, x8, #0x38
  403818:	ldursw	x9, [x29, #-16]
  40381c:	ldr	w10, [x8, x9, lsl #2]
  403820:	cmp	w10, #0x0
  403824:	cset	w10, le
  403828:	tbnz	w10, #0, 403858 <tigetstr@plt+0x1cb8>
  40382c:	ldur	x8, [x29, #-8]
  403830:	add	x8, x8, #0x38
  403834:	ldursw	x9, [x29, #-16]
  403838:	ldr	w1, [x8, x9, lsl #2]
  40383c:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403840:	add	x0, x0, #0x76
  403844:	bl	401ae0 <printf@plt>
  403848:	ldur	w8, [x29, #-16]
  40384c:	add	w8, w8, #0x1
  403850:	stur	w8, [x29, #-16]
  403854:	b	403810 <tigetstr@plt+0x1c70>
  403858:	mov	w0, #0xd                   	// #13
  40385c:	bl	401b20 <putchar@plt>
  403860:	ldur	x8, [x29, #-8]
  403864:	add	x8, x8, #0x2bc
  403868:	ldr	x8, [x8]
  40386c:	lsr	x8, x8, #53
  403870:	and	x8, x8, #0x1
  403874:	cbz	w8, 40390c <tigetstr@plt+0x1d6c>
  403878:	ldur	x0, [x29, #-8]
  40387c:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  403880:	add	x1, x1, #0x7e
  403884:	bl	4054b4 <tigetstr@plt+0x3914>
  403888:	cbz	w0, 40390c <tigetstr@plt+0x1d6c>
  40388c:	ldur	x8, [x29, #-8]
  403890:	ldr	w9, [x8, #56]
  403894:	mov	w10, #0xffffffff            	// #-1
  403898:	cmp	w9, w10
  40389c:	b.ne	4038b8 <tigetstr@plt+0x1d18>  // b.any
  4038a0:	ldr	x8, [sp, #8]
  4038a4:	ldr	x1, [x8]
  4038a8:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4038ac:	add	x0, x0, #0x88
  4038b0:	bl	401790 <fputs@plt>
  4038b4:	b	403904 <tigetstr@plt+0x1d64>
  4038b8:	stur	wzr, [x29, #-20]
  4038bc:	ldur	x8, [x29, #-8]
  4038c0:	add	x8, x8, #0x38
  4038c4:	ldursw	x9, [x29, #-20]
  4038c8:	ldr	w10, [x8, x9, lsl #2]
  4038cc:	cmp	w10, #0x0
  4038d0:	cset	w10, le
  4038d4:	tbnz	w10, #0, 403904 <tigetstr@plt+0x1d64>
  4038d8:	ldur	x8, [x29, #-8]
  4038dc:	add	x8, x8, #0x38
  4038e0:	ldursw	x9, [x29, #-20]
  4038e4:	ldr	w1, [x8, x9, lsl #2]
  4038e8:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4038ec:	add	x0, x0, #0x8d
  4038f0:	bl	401ae0 <printf@plt>
  4038f4:	ldur	w8, [x29, #-20]
  4038f8:	add	w8, w8, #0x1
  4038fc:	stur	w8, [x29, #-20]
  403900:	b	4038bc <tigetstr@plt+0x1d1c>
  403904:	mov	w0, #0xd                   	// #13
  403908:	bl	401b20 <putchar@plt>
  40390c:	ldur	x8, [x29, #-8]
  403910:	add	x8, x8, #0x2bc
  403914:	ldr	x8, [x8]
  403918:	lsr	x8, x8, #54
  40391c:	and	x8, x8, #0x1
  403920:	cbz	w8, 40399c <tigetstr@plt+0x1dfc>
  403924:	ldur	x0, [x29, #-8]
  403928:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  40392c:	add	x1, x1, #0x96
  403930:	bl	4054b4 <tigetstr@plt+0x3914>
  403934:	cbz	w0, 40399c <tigetstr@plt+0x1dfc>
  403938:	ldr	x8, [sp, #8]
  40393c:	ldr	x1, [x8]
  403940:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403944:	add	x0, x0, #0xa0
  403948:	bl	401790 <fputs@plt>
  40394c:	ldur	x8, [x29, #-8]
  403950:	ldr	w9, [x8, #52]
  403954:	add	w9, w9, #0x1
  403958:	str	w9, [sp, #24]
  40395c:	ldr	w8, [sp, #24]
  403960:	cmp	w8, #0xa0
  403964:	b.gt	403994 <tigetstr@plt+0x1df4>
  403968:	ldur	x8, [x29, #-8]
  40396c:	ldr	w1, [x8, #52]
  403970:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403974:	add	x0, x0, #0xa6
  403978:	bl	401ae0 <printf@plt>
  40397c:	ldur	x8, [x29, #-8]
  403980:	ldr	w9, [x8, #52]
  403984:	ldr	w10, [sp, #24]
  403988:	add	w9, w10, w9
  40398c:	str	w9, [sp, #24]
  403990:	b	40395c <tigetstr@plt+0x1dbc>
  403994:	mov	w0, #0xd                   	// #13
  403998:	bl	401b20 <putchar@plt>
  40399c:	ldur	x8, [x29, #-8]
  4039a0:	add	x8, x8, #0x2bc
  4039a4:	ldr	x8, [x8]
  4039a8:	lsr	x8, x8, #44
  4039ac:	and	x8, x8, #0x1
  4039b0:	cbz	w8, 4039d0 <tigetstr@plt+0x1e30>
  4039b4:	ldur	x0, [x29, #-8]
  4039b8:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  4039bc:	add	x1, x1, #0xae
  4039c0:	bl	4054b4 <tigetstr@plt+0x3914>
  4039c4:	cbz	w0, 4039d0 <tigetstr@plt+0x1e30>
  4039c8:	ldur	x0, [x29, #-8]
  4039cc:	bl	405638 <tigetstr@plt+0x3a98>
  4039d0:	ldur	x8, [x29, #-8]
  4039d4:	add	x8, x8, #0x2bc
  4039d8:	ldr	x8, [x8]
  4039dc:	lsr	x8, x8, #59
  4039e0:	and	x8, x8, #0x1
  4039e4:	cbz	x8, 403a28 <tigetstr@plt+0x1e88>
  4039e8:	add	x8, sp, #0x16
  4039ec:	mov	w9, #0xa                   	// #10
  4039f0:	strb	w9, [sp, #22]
  4039f4:	ldur	x10, [x29, #-8]
  4039f8:	ldr	w9, [x10, #44]
  4039fc:	strb	w9, [x8, #1]
  403a00:	mov	w9, wzr
  403a04:	mov	w0, w9
  403a08:	mov	x1, #0x541c                	// #21532
  403a0c:	mov	x2, x8
  403a10:	bl	401b70 <ioctl@plt>
  403a14:	cbz	w0, 403a28 <tigetstr@plt+0x1e88>
  403a18:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403a1c:	add	x0, x0, #0xb6
  403a20:	bl	401b40 <gettext@plt>
  403a24:	bl	4019a0 <warn@plt>
  403a28:	ldur	x8, [x29, #-8]
  403a2c:	add	x8, x8, #0x2bc
  403a30:	ldr	x8, [x8]
  403a34:	lsr	x8, x8, #60
  403a38:	and	x8, x8, #0x1
  403a3c:	cbz	x8, 403a54 <tigetstr@plt+0x1eb4>
  403a40:	ldur	x8, [x29, #-8]
  403a44:	ldr	w1, [x8, #48]
  403a48:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403a4c:	add	x0, x0, #0xd4
  403a50:	bl	401ae0 <printf@plt>
  403a54:	ldur	x8, [x29, #-8]
  403a58:	add	x8, x8, #0x2bc
  403a5c:	ldr	x8, [x8]
  403a60:	lsr	x8, x8, #45
  403a64:	and	x8, x8, #0x1
  403a68:	cbnz	w8, 403a84 <tigetstr@plt+0x1ee4>
  403a6c:	ldur	x8, [x29, #-8]
  403a70:	add	x8, x8, #0x2bc
  403a74:	ldr	x8, [x8]
  403a78:	lsr	x8, x8, #47
  403a7c:	and	x8, x8, #0x1
  403a80:	cbz	w8, 403a8c <tigetstr@plt+0x1eec>
  403a84:	ldur	x0, [x29, #-8]
  403a88:	bl	405794 <tigetstr@plt+0x3bf4>
  403a8c:	ldur	x8, [x29, #-8]
  403a90:	add	x8, x8, #0x2bc
  403a94:	ldr	x8, [x8]
  403a98:	lsr	x8, x8, #57
  403a9c:	and	x8, x8, #0x1
  403aa0:	cbz	w8, 403b24 <tigetstr@plt+0x1f84>
  403aa4:	ldur	x0, [x29, #-8]
  403aa8:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  403aac:	add	x1, x1, #0xdd
  403ab0:	bl	4054b4 <tigetstr@plt+0x3914>
  403ab4:	cbz	w0, 403b24 <tigetstr@plt+0x1f84>
  403ab8:	ldur	x8, [x29, #-8]
  403abc:	add	x8, x8, #0x2bc
  403ac0:	ldr	x8, [x8]
  403ac4:	lsr	x8, x8, #26
  403ac8:	and	x8, x8, #0x1
  403acc:	cbz	w8, 403af0 <tigetstr@plt+0x1f50>
  403ad0:	mov	w0, #0x7                   	// #7
  403ad4:	mov	x8, xzr
  403ad8:	mov	x1, x8
  403adc:	mov	w9, wzr
  403ae0:	mov	w2, w9
  403ae4:	bl	401880 <klogctl@plt>
  403ae8:	stur	w0, [x29, #-12]
  403aec:	b	403b0c <tigetstr@plt+0x1f6c>
  403af0:	mov	w0, #0x6                   	// #6
  403af4:	mov	x8, xzr
  403af8:	mov	x1, x8
  403afc:	mov	w9, wzr
  403b00:	mov	w2, w9
  403b04:	bl	401880 <klogctl@plt>
  403b08:	stur	w0, [x29, #-12]
  403b0c:	ldur	w8, [x29, #-12]
  403b10:	cbz	w8, 403b24 <tigetstr@plt+0x1f84>
  403b14:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403b18:	add	x0, x0, #0xe3
  403b1c:	bl	401b40 <gettext@plt>
  403b20:	bl	4019a0 <warn@plt>
  403b24:	ldur	x8, [x29, #-8]
  403b28:	ldr	w9, [x8, #40]
  403b2c:	cbz	w9, 403b78 <tigetstr@plt+0x1fd8>
  403b30:	ldur	x0, [x29, #-8]
  403b34:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  403b38:	add	x1, x1, #0xf1
  403b3c:	bl	4054b4 <tigetstr@plt+0x3914>
  403b40:	cbz	w0, 403b78 <tigetstr@plt+0x1fd8>
  403b44:	ldur	x8, [x29, #-8]
  403b48:	ldr	w2, [x8, #40]
  403b4c:	mov	w0, #0x8                   	// #8
  403b50:	mov	x8, xzr
  403b54:	mov	x1, x8
  403b58:	bl	401880 <klogctl@plt>
  403b5c:	stur	w0, [x29, #-12]
  403b60:	ldur	w9, [x29, #-12]
  403b64:	cbz	w9, 403b78 <tigetstr@plt+0x1fd8>
  403b68:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403b6c:	add	x0, x0, #0xe3
  403b70:	bl	401b40 <gettext@plt>
  403b74:	bl	4019a0 <warn@plt>
  403b78:	ldur	x8, [x29, #-8]
  403b7c:	add	x8, x8, #0x2bc
  403b80:	ldr	x8, [x8]
  403b84:	lsr	x8, x8, #61
  403b88:	and	x8, x8, #0x1
  403b8c:	cbz	w8, 403bb8 <tigetstr@plt+0x2018>
  403b90:	ldur	x0, [x29, #-8]
  403b94:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  403b98:	add	x1, x1, #0xfc
  403b9c:	bl	4054b4 <tigetstr@plt+0x3914>
  403ba0:	cbz	w0, 403bb8 <tigetstr@plt+0x2018>
  403ba4:	ldur	x8, [x29, #-8]
  403ba8:	ldr	w1, [x8, #12]
  403bac:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403bb0:	add	x0, x0, #0x106
  403bb4:	bl	401ae0 <printf@plt>
  403bb8:	ldur	x8, [x29, #-8]
  403bbc:	add	x8, x8, #0x2bc
  403bc0:	ldr	x8, [x8]
  403bc4:	lsr	x8, x8, #62
  403bc8:	and	x8, x8, #0x1
  403bcc:	cbz	w8, 403bf8 <tigetstr@plt+0x2058>
  403bd0:	ldur	x0, [x29, #-8]
  403bd4:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  403bd8:	add	x1, x1, #0x10f
  403bdc:	bl	4054b4 <tigetstr@plt+0x3914>
  403be0:	cbz	w0, 403bf8 <tigetstr@plt+0x2058>
  403be4:	ldur	x8, [x29, #-8]
  403be8:	ldr	w1, [x8, #16]
  403bec:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  403bf0:	add	x0, x0, #0x117
  403bf4:	bl	401ae0 <printf@plt>
  403bf8:	ldp	x29, x30, [sp, #48]
  403bfc:	add	sp, sp, #0x40
  403c00:	ret
  403c04:	stp	x29, x30, [sp, #-16]!
  403c08:	mov	x29, sp
  403c0c:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  403c10:	add	x8, x8, #0x2c8
  403c14:	ldr	x0, [x8]
  403c18:	bl	403c8c <tigetstr@plt+0x20ec>
  403c1c:	cbz	w0, 403c68 <tigetstr@plt+0x20c8>
  403c20:	bl	401b00 <__errno_location@plt>
  403c24:	ldr	w8, [x0]
  403c28:	cmp	w8, #0x20
  403c2c:	b.eq	403c68 <tigetstr@plt+0x20c8>  // b.none
  403c30:	bl	401b00 <__errno_location@plt>
  403c34:	ldr	w8, [x0]
  403c38:	cbz	w8, 403c50 <tigetstr@plt+0x20b0>
  403c3c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403c40:	add	x0, x0, #0x3a6
  403c44:	bl	401b40 <gettext@plt>
  403c48:	bl	4019a0 <warn@plt>
  403c4c:	b	403c60 <tigetstr@plt+0x20c0>
  403c50:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403c54:	add	x0, x0, #0x3a6
  403c58:	bl	401b40 <gettext@plt>
  403c5c:	bl	401a60 <warnx@plt>
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	bl	401760 <_exit@plt>
  403c68:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  403c6c:	add	x8, x8, #0x2b0
  403c70:	ldr	x0, [x8]
  403c74:	bl	403c8c <tigetstr@plt+0x20ec>
  403c78:	cbz	w0, 403c84 <tigetstr@plt+0x20e4>
  403c7c:	mov	w0, #0x1                   	// #1
  403c80:	bl	401760 <_exit@plt>
  403c84:	ldp	x29, x30, [sp], #16
  403c88:	ret
  403c8c:	sub	sp, sp, #0x30
  403c90:	stp	x29, x30, [sp, #32]
  403c94:	add	x29, sp, #0x20
  403c98:	str	x0, [sp, #16]
  403c9c:	bl	401b00 <__errno_location@plt>
  403ca0:	str	wzr, [x0]
  403ca4:	ldr	x0, [sp, #16]
  403ca8:	bl	401b90 <ferror@plt>
  403cac:	cbnz	w0, 403cbc <tigetstr@plt+0x211c>
  403cb0:	ldr	x0, [sp, #16]
  403cb4:	bl	401a50 <fflush@plt>
  403cb8:	cbz	w0, 403cc0 <tigetstr@plt+0x2120>
  403cbc:	b	403d08 <tigetstr@plt+0x2168>
  403cc0:	ldr	x0, [sp, #16]
  403cc4:	bl	401870 <fileno@plt>
  403cc8:	str	w0, [sp, #12]
  403ccc:	cmp	w0, #0x0
  403cd0:	cset	w8, lt  // lt = tstop
  403cd4:	tbnz	w8, #0, 403cfc <tigetstr@plt+0x215c>
  403cd8:	ldr	w0, [sp, #12]
  403cdc:	bl	4017b0 <dup@plt>
  403ce0:	str	w0, [sp, #12]
  403ce4:	cmp	w0, #0x0
  403ce8:	cset	w8, lt  // lt = tstop
  403cec:	tbnz	w8, #0, 403cfc <tigetstr@plt+0x215c>
  403cf0:	ldr	w0, [sp, #12]
  403cf4:	bl	401930 <close@plt>
  403cf8:	cbz	w0, 403d00 <tigetstr@plt+0x2160>
  403cfc:	b	403d08 <tigetstr@plt+0x2168>
  403d00:	stur	wzr, [x29, #-4]
  403d04:	b	403d24 <tigetstr@plt+0x2184>
  403d08:	bl	401b00 <__errno_location@plt>
  403d0c:	ldr	w8, [x0]
  403d10:	mov	w9, #0xffffffff            	// #-1
  403d14:	mov	w10, wzr
  403d18:	cmp	w8, #0x9
  403d1c:	csel	w8, w10, w9, eq  // eq = none
  403d20:	stur	w8, [x29, #-4]
  403d24:	ldur	w0, [x29, #-4]
  403d28:	ldp	x29, x30, [sp, #32]
  403d2c:	add	sp, sp, #0x30
  403d30:	ret
  403d34:	sub	sp, sp, #0x80
  403d38:	stp	x29, x30, [sp, #112]
  403d3c:	add	x29, sp, #0x70
  403d40:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  403d44:	add	x8, x8, #0x2b0
  403d48:	stur	w0, [x29, #-4]
  403d4c:	stur	x1, [x29, #-16]
  403d50:	stur	x2, [x29, #-24]
  403d54:	stur	x3, [x29, #-32]
  403d58:	stur	wzr, [x29, #-36]
  403d5c:	str	x8, [sp, #40]
  403d60:	ldur	x8, [x29, #-24]
  403d64:	ldursw	x9, [x29, #-36]
  403d68:	mov	x10, #0x40                  	// #64
  403d6c:	mul	x9, x10, x9
  403d70:	ldr	w11, [x8, x9]
  403d74:	mov	w12, #0x0                   	// #0
  403d78:	str	w12, [sp, #36]
  403d7c:	cbz	w11, 403da4 <tigetstr@plt+0x2204>
  403d80:	ldur	x8, [x29, #-24]
  403d84:	ldursw	x9, [x29, #-36]
  403d88:	mov	x10, #0x40                  	// #64
  403d8c:	mul	x9, x10, x9
  403d90:	ldr	w11, [x8, x9]
  403d94:	ldur	w12, [x29, #-4]
  403d98:	cmp	w11, w12
  403d9c:	cset	w11, le
  403da0:	str	w11, [sp, #36]
  403da4:	ldr	w8, [sp, #36]
  403da8:	tbnz	w8, #0, 403db0 <tigetstr@plt+0x2210>
  403dac:	b	403fa4 <tigetstr@plt+0x2404>
  403db0:	ldur	x8, [x29, #-24]
  403db4:	ldursw	x9, [x29, #-36]
  403db8:	mov	x10, #0x40                  	// #64
  403dbc:	mul	x9, x10, x9
  403dc0:	add	x8, x8, x9
  403dc4:	stur	x8, [x29, #-48]
  403dc8:	ldur	x8, [x29, #-48]
  403dcc:	ldr	w9, [x8]
  403dd0:	mov	w10, #0x0                   	// #0
  403dd4:	str	w10, [sp, #32]
  403dd8:	cbz	w9, 403df4 <tigetstr@plt+0x2254>
  403ddc:	ldur	x8, [x29, #-48]
  403de0:	ldr	w9, [x8]
  403de4:	ldur	w10, [x29, #-4]
  403de8:	cmp	w9, w10
  403dec:	cset	w9, le
  403df0:	str	w9, [sp, #32]
  403df4:	ldr	w8, [sp, #32]
  403df8:	tbnz	w8, #0, 403e00 <tigetstr@plt+0x2260>
  403dfc:	b	403f94 <tigetstr@plt+0x23f4>
  403e00:	ldur	x8, [x29, #-48]
  403e04:	ldr	w9, [x8]
  403e08:	ldur	w10, [x29, #-4]
  403e0c:	cmp	w9, w10
  403e10:	b.eq	403e18 <tigetstr@plt+0x2278>  // b.none
  403e14:	b	403f84 <tigetstr@plt+0x23e4>
  403e18:	ldur	x8, [x29, #-32]
  403e1c:	ldursw	x9, [x29, #-36]
  403e20:	ldr	w10, [x8, x9, lsl #2]
  403e24:	cbnz	w10, 403e3c <tigetstr@plt+0x229c>
  403e28:	ldur	w8, [x29, #-4]
  403e2c:	ldur	x9, [x29, #-32]
  403e30:	ldursw	x10, [x29, #-36]
  403e34:	str	w8, [x9, x10, lsl #2]
  403e38:	b	403f80 <tigetstr@plt+0x23e0>
  403e3c:	ldur	x8, [x29, #-32]
  403e40:	ldursw	x9, [x29, #-36]
  403e44:	ldr	w10, [x8, x9, lsl #2]
  403e48:	ldur	w11, [x29, #-4]
  403e4c:	cmp	w10, w11
  403e50:	b.eq	403f80 <tigetstr@plt+0x23e0>  // b.none
  403e54:	str	xzr, [sp, #56]
  403e58:	ldr	x8, [sp, #40]
  403e5c:	ldr	x0, [x8]
  403e60:	adrp	x9, 409000 <tigetstr@plt+0x7460>
  403e64:	add	x9, x9, #0x49c
  403e68:	str	x0, [sp, #24]
  403e6c:	mov	x0, x9
  403e70:	bl	401b40 <gettext@plt>
  403e74:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  403e78:	add	x8, x8, #0x2d0
  403e7c:	ldr	x2, [x8]
  403e80:	ldr	x8, [sp, #24]
  403e84:	str	x0, [sp, #16]
  403e88:	mov	x0, x8
  403e8c:	ldr	x1, [sp, #16]
  403e90:	bl	401b50 <fprintf@plt>
  403e94:	ldur	x8, [x29, #-24]
  403e98:	ldursw	x9, [x29, #-36]
  403e9c:	mov	x10, #0x40                  	// #64
  403ea0:	mul	x9, x10, x9
  403ea4:	add	x8, x8, x9
  403ea8:	stur	x8, [x29, #-48]
  403eac:	ldr	x8, [sp, #56]
  403eb0:	add	x8, x8, #0x1
  403eb4:	mov	w9, #0x0                   	// #0
  403eb8:	cmp	x8, #0x10
  403ebc:	str	w9, [sp, #12]
  403ec0:	b.cs	403ed8 <tigetstr@plt+0x2338>  // b.hs, b.nlast
  403ec4:	ldur	x8, [x29, #-48]
  403ec8:	ldr	w9, [x8]
  403ecc:	cmp	w9, #0x0
  403ed0:	cset	w9, ne  // ne = any
  403ed4:	str	w9, [sp, #12]
  403ed8:	ldr	w8, [sp, #12]
  403edc:	tbnz	w8, #0, 403ee4 <tigetstr@plt+0x2344>
  403ee0:	b	403f64 <tigetstr@plt+0x23c4>
  403ee4:	ldur	x8, [x29, #-48]
  403ee8:	ldr	w0, [x8]
  403eec:	ldur	x1, [x29, #-16]
  403ef0:	bl	405044 <tigetstr@plt+0x34a4>
  403ef4:	str	x0, [sp, #48]
  403ef8:	ldr	x8, [sp, #48]
  403efc:	cbz	x8, 403f1c <tigetstr@plt+0x237c>
  403f00:	ldr	x8, [sp, #40]
  403f04:	ldr	x0, [x8]
  403f08:	ldr	x2, [sp, #48]
  403f0c:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  403f10:	add	x1, x1, #0x4be
  403f14:	bl	401b50 <fprintf@plt>
  403f18:	b	403f48 <tigetstr@plt+0x23a8>
  403f1c:	ldur	x8, [x29, #-48]
  403f20:	ldr	w0, [x8]
  403f24:	bl	4050e4 <tigetstr@plt+0x3544>
  403f28:	cbz	w0, 403f48 <tigetstr@plt+0x23a8>
  403f2c:	ldr	x8, [sp, #40]
  403f30:	ldr	x0, [x8]
  403f34:	ldur	x9, [x29, #-48]
  403f38:	ldr	w2, [x9]
  403f3c:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  403f40:	add	x1, x1, #0x4c4
  403f44:	bl	401b50 <fprintf@plt>
  403f48:	ldur	x8, [x29, #-48]
  403f4c:	add	x8, x8, #0x4
  403f50:	stur	x8, [x29, #-48]
  403f54:	ldr	x8, [sp, #56]
  403f58:	add	x8, x8, #0x1
  403f5c:	str	x8, [sp, #56]
  403f60:	b	403eac <tigetstr@plt+0x230c>
  403f64:	ldr	x8, [sp, #40]
  403f68:	ldr	x1, [x8]
  403f6c:	mov	w0, #0xa                   	// #10
  403f70:	bl	401810 <fputc@plt>
  403f74:	mov	w9, #0x1                   	// #1
  403f78:	mov	w0, w9
  403f7c:	bl	4017a0 <exit@plt>
  403f80:	b	403f94 <tigetstr@plt+0x23f4>
  403f84:	ldur	x8, [x29, #-48]
  403f88:	add	x8, x8, #0x4
  403f8c:	stur	x8, [x29, #-48]
  403f90:	b	403dc8 <tigetstr@plt+0x2228>
  403f94:	ldur	w8, [x29, #-36]
  403f98:	add	w8, w8, #0x1
  403f9c:	stur	w8, [x29, #-36]
  403fa0:	b	403d60 <tigetstr@plt+0x21c0>
  403fa4:	ldp	x29, x30, [sp, #112]
  403fa8:	add	sp, sp, #0x80
  403fac:	ret
  403fb0:	sub	sp, sp, #0x20
  403fb4:	stp	x29, x30, [sp, #16]
  403fb8:	add	x29, sp, #0x10
  403fbc:	stur	w0, [x29, #-4]
  403fc0:	ldur	w8, [x29, #-4]
  403fc4:	cbz	w8, 403fe8 <tigetstr@plt+0x2448>
  403fc8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  403fcc:	add	x0, x0, #0x528
  403fd0:	bl	401b40 <gettext@plt>
  403fd4:	mov	w8, #0x1                   	// #1
  403fd8:	str	x0, [sp]
  403fdc:	mov	w0, w8
  403fe0:	ldr	x1, [sp]
  403fe4:	bl	401ac0 <errx@plt>
  403fe8:	mov	w0, #0x1                   	// #1
  403fec:	ldp	x29, x30, [sp, #16]
  403ff0:	add	sp, sp, #0x20
  403ff4:	ret
  403ff8:	sub	sp, sp, #0x40
  403ffc:	stp	x29, x30, [sp, #48]
  404000:	add	x29, sp, #0x30
  404004:	stur	x0, [x29, #-8]
  404008:	ldur	x0, [x29, #-8]
  40400c:	bl	405128 <tigetstr@plt+0x3588>
  404010:	stur	w0, [x29, #-12]
  404014:	ldur	w8, [x29, #-12]
  404018:	cmp	w8, #0x0
  40401c:	cset	w8, ge  // ge = tcont
  404020:	tbnz	w8, #0, 404054 <tigetstr@plt+0x24b4>
  404024:	ldur	x0, [x29, #-8]
  404028:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  40402c:	add	x8, x8, #0x462
  404030:	str	x0, [sp, #24]
  404034:	mov	x0, x8
  404038:	bl	401b40 <gettext@plt>
  40403c:	ldr	x8, [sp, #24]
  404040:	str	x0, [sp, #16]
  404044:	mov	x0, x8
  404048:	ldr	x1, [sp, #16]
  40404c:	bl	406c5c <tigetstr@plt+0x50bc>
  404050:	stur	w0, [x29, #-12]
  404054:	ldur	w8, [x29, #-12]
  404058:	cmp	w8, #0x0
  40405c:	cset	w8, lt  // lt = tstop
  404060:	tbnz	w8, #0, 40407c <tigetstr@plt+0x24dc>
  404064:	ldursw	x8, [x29, #-12]
  404068:	cmp	x8, #0xa
  40406c:	b.cs	40407c <tigetstr@plt+0x24dc>  // b.hs, b.nlast
  404070:	ldur	w8, [x29, #-12]
  404074:	cmp	w8, #0x8
  404078:	b.ne	4040a8 <tigetstr@plt+0x2508>  // b.any
  40407c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404080:	add	x0, x0, #0x462
  404084:	bl	401b40 <gettext@plt>
  404088:	ldur	x3, [x29, #-8]
  40408c:	mov	w8, #0x1                   	// #1
  404090:	str	x0, [sp, #8]
  404094:	mov	w0, w8
  404098:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  40409c:	add	x1, x1, #0x543
  4040a0:	ldr	x2, [sp, #8]
  4040a4:	bl	401ac0 <errx@plt>
  4040a8:	ldur	w0, [x29, #-12]
  4040ac:	ldp	x29, x30, [sp, #48]
  4040b0:	add	sp, sp, #0x40
  4040b4:	ret
  4040b8:	sub	sp, sp, #0x50
  4040bc:	stp	x29, x30, [sp, #64]
  4040c0:	add	x29, sp, #0x40
  4040c4:	mov	w8, #0xffffffff            	// #-1
  4040c8:	stur	x0, [x29, #-8]
  4040cc:	stur	x1, [x29, #-16]
  4040d0:	stur	wzr, [x29, #-28]
  4040d4:	str	w8, [sp, #32]
  4040d8:	ldur	x9, [x29, #-8]
  4040dc:	ldur	x10, [x29, #-16]
  4040e0:	ldrsw	x10, [x10]
  4040e4:	mov	x11, #0x8                   	// #8
  4040e8:	mul	x10, x11, x10
  4040ec:	add	x9, x9, x10
  4040f0:	ldr	x9, [x9]
  4040f4:	cbz	x9, 40416c <tigetstr@plt+0x25cc>
  4040f8:	ldur	x8, [x29, #-8]
  4040fc:	ldur	x9, [x29, #-16]
  404100:	ldr	w10, [x9]
  404104:	subs	w10, w10, #0x1
  404108:	mov	w0, w10
  40410c:	sxtw	x9, w0
  404110:	mov	x11, #0x8                   	// #8
  404114:	mul	x9, x11, x9
  404118:	add	x8, x8, x9
  40411c:	ldr	x0, [x8]
  404120:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404124:	add	x1, x1, #0x41d
  404128:	bl	401990 <strcmp@plt>
  40412c:	cbnz	w0, 40416c <tigetstr@plt+0x25cc>
  404130:	mov	w8, #0x1                   	// #1
  404134:	stur	w8, [x29, #-28]
  404138:	ldur	x9, [x29, #-8]
  40413c:	ldur	x10, [x29, #-16]
  404140:	ldrsw	x10, [x10]
  404144:	mov	x11, #0x8                   	// #8
  404148:	mul	x10, x11, x10
  40414c:	add	x9, x9, x10
  404150:	ldr	x9, [x9]
  404154:	stur	x9, [x29, #-24]
  404158:	ldur	x9, [x29, #-16]
  40415c:	ldr	w8, [x9]
  404160:	add	w8, w8, #0x1
  404164:	str	w8, [x9]
  404168:	b	404198 <tigetstr@plt+0x25f8>
  40416c:	ldur	x8, [x29, #-8]
  404170:	ldur	x9, [x29, #-16]
  404174:	ldr	w10, [x9]
  404178:	subs	w10, w10, #0x1
  40417c:	mov	w0, w10
  404180:	sxtw	x9, w0
  404184:	mov	x11, #0x8                   	// #8
  404188:	mul	x9, x11, x9
  40418c:	add	x8, x8, x9
  404190:	ldr	x8, [x8]
  404194:	stur	x8, [x29, #-24]
  404198:	ldur	x0, [x29, #-24]
  40419c:	bl	405128 <tigetstr@plt+0x3588>
  4041a0:	str	w0, [sp, #32]
  4041a4:	ldr	w8, [sp, #32]
  4041a8:	cmp	w8, #0x0
  4041ac:	cset	w8, ge  // ge = tcont
  4041b0:	tbnz	w8, #0, 4041e4 <tigetstr@plt+0x2644>
  4041b4:	ldur	x0, [x29, #-24]
  4041b8:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  4041bc:	add	x8, x8, #0x462
  4041c0:	str	x0, [sp, #24]
  4041c4:	mov	x0, x8
  4041c8:	bl	401b40 <gettext@plt>
  4041cc:	ldr	x8, [sp, #24]
  4041d0:	str	x0, [sp, #16]
  4041d4:	mov	x0, x8
  4041d8:	ldr	x1, [sp, #16]
  4041dc:	bl	406c5c <tigetstr@plt+0x50bc>
  4041e0:	str	w0, [sp, #32]
  4041e4:	ldr	w8, [sp, #32]
  4041e8:	cmp	w8, #0x0
  4041ec:	cset	w8, lt  // lt = tstop
  4041f0:	tbnz	w8, #0, 40420c <tigetstr@plt+0x266c>
  4041f4:	ldrsw	x8, [sp, #32]
  4041f8:	cmp	x8, #0xa
  4041fc:	b.cs	40420c <tigetstr@plt+0x266c>  // b.hs, b.nlast
  404200:	ldr	w8, [sp, #32]
  404204:	cmp	w8, #0x9
  404208:	b.ne	404238 <tigetstr@plt+0x2698>  // b.any
  40420c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404210:	add	x0, x0, #0x462
  404214:	bl	401b40 <gettext@plt>
  404218:	ldur	x3, [x29, #-24]
  40421c:	mov	w8, #0x1                   	// #1
  404220:	str	x0, [sp, #8]
  404224:	mov	w0, w8
  404228:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  40422c:	add	x1, x1, #0x543
  404230:	ldr	x2, [sp, #8]
  404234:	bl	401ac0 <errx@plt>
  404238:	ldur	w8, [x29, #-28]
  40423c:	cbz	w8, 404278 <tigetstr@plt+0x26d8>
  404240:	ldr	w8, [sp, #32]
  404244:	cbz	w8, 404254 <tigetstr@plt+0x26b4>
  404248:	ldr	w8, [sp, #32]
  40424c:	cmp	w8, #0x8
  404250:	b.ne	404278 <tigetstr@plt+0x26d8>  // b.any
  404254:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404258:	add	x0, x0, #0x57e
  40425c:	bl	401b40 <gettext@plt>
  404260:	ldur	x2, [x29, #-24]
  404264:	mov	w8, #0x1                   	// #1
  404268:	str	x0, [sp]
  40426c:	mov	w0, w8
  404270:	ldr	x1, [sp]
  404274:	bl	401ac0 <errx@plt>
  404278:	ldur	w8, [x29, #-28]
  40427c:	cbz	w8, 40428c <tigetstr@plt+0x26ec>
  404280:	ldr	w8, [sp, #32]
  404284:	orr	w8, w8, #0x8
  404288:	str	w8, [sp, #32]
  40428c:	ldr	w0, [sp, #32]
  404290:	ldp	x29, x30, [sp, #64]
  404294:	add	sp, sp, #0x50
  404298:	ret
  40429c:	sub	sp, sp, #0x60
  4042a0:	stp	x29, x30, [sp, #80]
  4042a4:	add	x29, sp, #0x50
  4042a8:	stur	x0, [x29, #-8]
  4042ac:	stur	x1, [x29, #-16]
  4042b0:	stur	x2, [x29, #-24]
  4042b4:	stur	x3, [x29, #-32]
  4042b8:	stur	wzr, [x29, #-36]
  4042bc:	ldur	x8, [x29, #-16]
  4042c0:	cbz	x8, 404308 <tigetstr@plt+0x2768>
  4042c4:	ldur	x0, [x29, #-16]
  4042c8:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  4042cc:	add	x8, x8, #0x462
  4042d0:	str	x0, [sp, #32]
  4042d4:	mov	x0, x8
  4042d8:	bl	401b40 <gettext@plt>
  4042dc:	ldr	x8, [sp, #32]
  4042e0:	str	x0, [sp, #24]
  4042e4:	mov	x0, x8
  4042e8:	ldr	x1, [sp, #24]
  4042ec:	bl	406c5c <tigetstr@plt+0x50bc>
  4042f0:	ldur	x8, [x29, #-32]
  4042f4:	ldursw	x9, [x29, #-36]
  4042f8:	str	w0, [x8, x9, lsl #2]
  4042fc:	ldur	w10, [x29, #-36]
  404300:	add	w10, w10, #0x1
  404304:	stur	w10, [x29, #-36]
  404308:	ldur	x8, [x29, #-8]
  40430c:	ldur	x9, [x29, #-24]
  404310:	ldrsw	x9, [x9]
  404314:	mov	x10, #0x8                   	// #8
  404318:	mul	x9, x10, x9
  40431c:	add	x8, x8, x9
  404320:	ldr	x8, [x8]
  404324:	cbz	x8, 4043f4 <tigetstr@plt+0x2854>
  404328:	ldur	w8, [x29, #-36]
  40432c:	mov	w9, #0xa0                  	// #160
  404330:	cmp	w9, w8
  404334:	b.ge	404358 <tigetstr@plt+0x27b8>  // b.tcont
  404338:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  40433c:	add	x0, x0, #0x5a9
  404340:	bl	401b40 <gettext@plt>
  404344:	mov	w8, #0x1                   	// #1
  404348:	str	x0, [sp, #16]
  40434c:	mov	w0, w8
  404350:	ldr	x1, [sp, #16]
  404354:	bl	401ac0 <errx@plt>
  404358:	ldur	x8, [x29, #-8]
  40435c:	ldur	x9, [x29, #-24]
  404360:	ldrsw	x9, [x9]
  404364:	mov	x10, #0x8                   	// #8
  404368:	mul	x9, x10, x9
  40436c:	add	x8, x8, x9
  404370:	ldr	x8, [x8]
  404374:	ldrsb	w11, [x8]
  404378:	cmp	w11, #0x2d
  40437c:	b.ne	404384 <tigetstr@plt+0x27e4>  // b.any
  404380:	b	4043f4 <tigetstr@plt+0x2854>
  404384:	ldur	x8, [x29, #-8]
  404388:	ldur	x9, [x29, #-24]
  40438c:	ldrsw	x9, [x9]
  404390:	mov	x10, #0x8                   	// #8
  404394:	mul	x9, x10, x9
  404398:	add	x8, x8, x9
  40439c:	ldr	x0, [x8]
  4043a0:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  4043a4:	add	x8, x8, #0x462
  4043a8:	str	x0, [sp, #8]
  4043ac:	mov	x0, x8
  4043b0:	bl	401b40 <gettext@plt>
  4043b4:	ldr	x8, [sp, #8]
  4043b8:	str	x0, [sp]
  4043bc:	mov	x0, x8
  4043c0:	ldr	x1, [sp]
  4043c4:	bl	406c5c <tigetstr@plt+0x50bc>
  4043c8:	ldur	x8, [x29, #-32]
  4043cc:	ldursw	x9, [x29, #-36]
  4043d0:	str	w0, [x8, x9, lsl #2]
  4043d4:	ldur	x8, [x29, #-24]
  4043d8:	ldr	w11, [x8]
  4043dc:	add	w11, w11, #0x1
  4043e0:	str	w11, [x8]
  4043e4:	ldur	w11, [x29, #-36]
  4043e8:	add	w11, w11, #0x1
  4043ec:	stur	w11, [x29, #-36]
  4043f0:	b	404308 <tigetstr@plt+0x2768>
  4043f4:	ldur	x8, [x29, #-32]
  4043f8:	ldursw	x9, [x29, #-36]
  4043fc:	mov	w10, #0xffffffff            	// #-1
  404400:	str	w10, [x8, x9, lsl #2]
  404404:	ldp	x29, x30, [sp, #80]
  404408:	add	sp, sp, #0x60
  40440c:	ret
  404410:	sub	sp, sp, #0x60
  404414:	stp	x29, x30, [sp, #80]
  404418:	add	x29, sp, #0x50
  40441c:	stur	x0, [x29, #-16]
  404420:	stur	x1, [x29, #-24]
  404424:	stur	x2, [x29, #-32]
  404428:	ldur	x0, [x29, #-16]
  40442c:	ldur	x1, [x29, #-24]
  404430:	ldur	x2, [x29, #-32]
  404434:	bl	4051a4 <tigetstr@plt+0x3604>
  404438:	str	x0, [sp, #32]
  40443c:	ldr	x8, [sp, #32]
  404440:	cbnz	x8, 404450 <tigetstr@plt+0x28b0>
  404444:	mov	w8, #0x8                   	// #8
  404448:	stur	w8, [x29, #-4]
  40444c:	b	4044d0 <tigetstr@plt+0x2930>
  404450:	ldr	x0, [sp, #32]
  404454:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  404458:	add	x8, x8, #0x462
  40445c:	str	x0, [sp, #24]
  404460:	mov	x0, x8
  404464:	bl	401b40 <gettext@plt>
  404468:	ldr	x8, [sp, #24]
  40446c:	str	x0, [sp, #16]
  404470:	mov	x0, x8
  404474:	ldr	x1, [sp, #16]
  404478:	bl	406c5c <tigetstr@plt+0x50bc>
  40447c:	stur	w0, [x29, #-36]
  404480:	ldur	w9, [x29, #-36]
  404484:	cmp	w9, #0x1
  404488:	b.lt	40449c <tigetstr@plt+0x28fc>  // b.tstop
  40448c:	ldur	w8, [x29, #-36]
  404490:	mov	w9, #0xa0                  	// #160
  404494:	cmp	w9, w8
  404498:	b.ge	4044c8 <tigetstr@plt+0x2928>  // b.tcont
  40449c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4044a0:	add	x0, x0, #0x462
  4044a4:	bl	401b40 <gettext@plt>
  4044a8:	ldr	x3, [sp, #32]
  4044ac:	mov	w8, #0x1                   	// #1
  4044b0:	str	x0, [sp, #8]
  4044b4:	mov	w0, w8
  4044b8:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4044bc:	add	x1, x1, #0x543
  4044c0:	ldr	x2, [sp, #8]
  4044c4:	bl	401ac0 <errx@plt>
  4044c8:	ldur	w8, [x29, #-36]
  4044cc:	stur	w8, [x29, #-4]
  4044d0:	ldur	w0, [x29, #-4]
  4044d4:	ldp	x29, x30, [sp, #80]
  4044d8:	add	sp, sp, #0x60
  4044dc:	ret
  4044e0:	sub	sp, sp, #0x60
  4044e4:	stp	x29, x30, [sp, #80]
  4044e8:	add	x29, sp, #0x50
  4044ec:	stur	x0, [x29, #-16]
  4044f0:	stur	x1, [x29, #-24]
  4044f4:	stur	x2, [x29, #-32]
  4044f8:	ldur	x0, [x29, #-16]
  4044fc:	ldur	x1, [x29, #-24]
  404500:	ldur	x2, [x29, #-32]
  404504:	bl	4051a4 <tigetstr@plt+0x3604>
  404508:	str	x0, [sp, #40]
  40450c:	ldr	x8, [sp, #40]
  404510:	cbnz	x8, 404520 <tigetstr@plt+0x2980>
  404514:	mov	w8, #0xfffffffd            	// #-3
  404518:	stur	w8, [x29, #-4]
  40451c:	b	4045e4 <tigetstr@plt+0x2a44>
  404520:	ldr	x0, [sp, #40]
  404524:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404528:	add	x1, x1, #0x5b7
  40452c:	bl	401990 <strcmp@plt>
  404530:	cbnz	w0, 404540 <tigetstr@plt+0x29a0>
  404534:	mov	w8, #0xffffffff            	// #-1
  404538:	stur	w8, [x29, #-4]
  40453c:	b	4045e4 <tigetstr@plt+0x2a44>
  404540:	ldr	x0, [sp, #40]
  404544:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404548:	add	x1, x1, #0x5bd
  40454c:	bl	401990 <strcmp@plt>
  404550:	cbnz	w0, 404560 <tigetstr@plt+0x29c0>
  404554:	mov	w8, #0xfffffffe            	// #-2
  404558:	stur	w8, [x29, #-4]
  40455c:	b	4045e4 <tigetstr@plt+0x2a44>
  404560:	ldr	x0, [sp, #40]
  404564:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  404568:	add	x8, x8, #0x462
  40456c:	str	x0, [sp, #24]
  404570:	mov	x0, x8
  404574:	bl	401b40 <gettext@plt>
  404578:	ldr	x8, [sp, #24]
  40457c:	str	x0, [sp, #16]
  404580:	mov	x0, x8
  404584:	ldr	x1, [sp, #16]
  404588:	bl	406c5c <tigetstr@plt+0x50bc>
  40458c:	str	w0, [sp, #36]
  404590:	ldr	w9, [sp, #36]
  404594:	cmp	w9, #0x0
  404598:	cset	w9, lt  // lt = tstop
  40459c:	tbnz	w9, #0, 4045b0 <tigetstr@plt+0x2a10>
  4045a0:	ldr	w8, [sp, #36]
  4045a4:	mov	w9, #0x3c                  	// #60
  4045a8:	cmp	w9, w8
  4045ac:	b.ge	4045dc <tigetstr@plt+0x2a3c>  // b.tcont
  4045b0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4045b4:	add	x0, x0, #0x462
  4045b8:	bl	401b40 <gettext@plt>
  4045bc:	ldr	x3, [sp, #40]
  4045c0:	mov	w8, #0x1                   	// #1
  4045c4:	str	x0, [sp, #8]
  4045c8:	mov	w0, w8
  4045cc:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4045d0:	add	x1, x1, #0x543
  4045d4:	ldr	x2, [sp, #8]
  4045d8:	bl	401ac0 <errx@plt>
  4045dc:	ldr	w8, [sp, #36]
  4045e0:	stur	w8, [x29, #-4]
  4045e4:	ldur	w0, [x29, #-4]
  4045e8:	ldp	x29, x30, [sp, #80]
  4045ec:	add	sp, sp, #0x60
  4045f0:	ret
  4045f4:	sub	sp, sp, #0x60
  4045f8:	stp	x29, x30, [sp, #80]
  4045fc:	add	x29, sp, #0x50
  404600:	stur	x0, [x29, #-16]
  404604:	stur	x1, [x29, #-24]
  404608:	stur	x2, [x29, #-32]
  40460c:	ldur	x0, [x29, #-16]
  404610:	ldur	x1, [x29, #-24]
  404614:	ldur	x2, [x29, #-32]
  404618:	bl	4051a4 <tigetstr@plt+0x3604>
  40461c:	str	x0, [sp, #32]
  404620:	ldr	x8, [sp, #32]
  404624:	cbnz	x8, 404630 <tigetstr@plt+0x2a90>
  404628:	stur	wzr, [x29, #-4]
  40462c:	b	4046a0 <tigetstr@plt+0x2b00>
  404630:	ldr	x0, [sp, #32]
  404634:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  404638:	add	x8, x8, #0x462
  40463c:	str	x0, [sp, #24]
  404640:	mov	x0, x8
  404644:	bl	401b40 <gettext@plt>
  404648:	ldr	x8, [sp, #24]
  40464c:	str	x0, [sp, #16]
  404650:	mov	x0, x8
  404654:	ldr	x1, [sp, #16]
  404658:	bl	406c5c <tigetstr@plt+0x50bc>
  40465c:	stur	w0, [x29, #-36]
  404660:	ldur	w9, [x29, #-36]
  404664:	cmp	w9, #0x1
  404668:	b.ge	404698 <tigetstr@plt+0x2af8>  // b.tcont
  40466c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404670:	add	x0, x0, #0x462
  404674:	bl	401b40 <gettext@plt>
  404678:	ldr	x3, [sp, #32]
  40467c:	mov	w8, #0x1                   	// #1
  404680:	str	x0, [sp, #8]
  404684:	mov	w0, w8
  404688:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  40468c:	add	x1, x1, #0x543
  404690:	ldr	x2, [sp, #8]
  404694:	bl	401ac0 <errx@plt>
  404698:	ldur	w8, [x29, #-36]
  40469c:	stur	w8, [x29, #-4]
  4046a0:	ldur	w0, [x29, #-4]
  4046a4:	ldp	x29, x30, [sp, #80]
  4046a8:	add	sp, sp, #0x60
  4046ac:	ret
  4046b0:	sub	sp, sp, #0x40
  4046b4:	stp	x29, x30, [sp, #48]
  4046b8:	add	x29, sp, #0x30
  4046bc:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  4046c0:	add	x8, x8, #0x462
  4046c4:	stur	x0, [x29, #-8]
  4046c8:	ldur	x0, [x29, #-8]
  4046cc:	str	x0, [sp, #24]
  4046d0:	mov	x0, x8
  4046d4:	bl	401b40 <gettext@plt>
  4046d8:	ldr	x8, [sp, #24]
  4046dc:	str	x0, [sp, #16]
  4046e0:	mov	x0, x8
  4046e4:	ldr	x1, [sp, #16]
  4046e8:	bl	406c5c <tigetstr@plt+0x50bc>
  4046ec:	stur	w0, [x29, #-12]
  4046f0:	ldur	w9, [x29, #-12]
  4046f4:	cmp	w9, #0x0
  4046f8:	cset	w9, lt  // lt = tstop
  4046fc:	tbnz	w9, #0, 404710 <tigetstr@plt+0x2b70>
  404700:	ldur	w8, [x29, #-12]
  404704:	mov	w9, #0x8                   	// #8
  404708:	cmp	w9, w8
  40470c:	b.ge	40473c <tigetstr@plt+0x2b9c>  // b.tcont
  404710:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404714:	add	x0, x0, #0x462
  404718:	bl	401b40 <gettext@plt>
  40471c:	ldur	x3, [x29, #-8]
  404720:	mov	w8, #0x1                   	// #1
  404724:	str	x0, [sp, #8]
  404728:	mov	w0, w8
  40472c:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404730:	add	x1, x1, #0x543
  404734:	ldr	x2, [sp, #8]
  404738:	bl	401ac0 <errx@plt>
  40473c:	ldur	w0, [x29, #-12]
  404740:	ldp	x29, x30, [sp, #48]
  404744:	add	sp, sp, #0x40
  404748:	ret
  40474c:	sub	sp, sp, #0x30
  404750:	stp	x29, x30, [sp, #32]
  404754:	add	x29, sp, #0x20
  404758:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  40475c:	add	x1, x1, #0xfa4
  404760:	str	x0, [sp, #16]
  404764:	ldr	x0, [sp, #16]
  404768:	bl	401990 <strcmp@plt>
  40476c:	cbnz	w0, 40477c <tigetstr@plt+0x2bdc>
  404770:	mov	w8, #0x1                   	// #1
  404774:	stur	w8, [x29, #-4]
  404778:	b	404824 <tigetstr@plt+0x2c84>
  40477c:	ldr	x0, [sp, #16]
  404780:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404784:	add	x1, x1, #0x5c2
  404788:	bl	401990 <strcmp@plt>
  40478c:	cbnz	w0, 40479c <tigetstr@plt+0x2bfc>
  404790:	mov	w8, #0x1                   	// #1
  404794:	stur	w8, [x29, #-4]
  404798:	b	404824 <tigetstr@plt+0x2c84>
  40479c:	ldr	x0, [sp, #16]
  4047a0:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4047a4:	add	x1, x1, #0x5c8
  4047a8:	bl	401990 <strcmp@plt>
  4047ac:	cbnz	w0, 4047bc <tigetstr@plt+0x2c1c>
  4047b0:	mov	w8, #0x2                   	// #2
  4047b4:	stur	w8, [x29, #-4]
  4047b8:	b	404824 <tigetstr@plt+0x2c84>
  4047bc:	ldr	x0, [sp, #16]
  4047c0:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4047c4:	add	x1, x1, #0x458
  4047c8:	bl	401990 <strcmp@plt>
  4047cc:	cbnz	w0, 4047dc <tigetstr@plt+0x2c3c>
  4047d0:	mov	w8, #0x3                   	// #3
  4047d4:	stur	w8, [x29, #-4]
  4047d8:	b	404824 <tigetstr@plt+0x2c84>
  4047dc:	ldr	x0, [sp, #16]
  4047e0:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4047e4:	add	x1, x1, #0x471
  4047e8:	bl	401990 <strcmp@plt>
  4047ec:	cbnz	w0, 4047f8 <tigetstr@plt+0x2c58>
  4047f0:	stur	wzr, [x29, #-4]
  4047f4:	b	404824 <tigetstr@plt+0x2c84>
  4047f8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4047fc:	add	x0, x0, #0x462
  404800:	bl	401b40 <gettext@plt>
  404804:	ldr	x3, [sp, #16]
  404808:	mov	w8, #0x1                   	// #1
  40480c:	str	x0, [sp, #8]
  404810:	mov	w0, w8
  404814:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404818:	add	x1, x1, #0x543
  40481c:	ldr	x2, [sp, #8]
  404820:	bl	401ac0 <errx@plt>
  404824:	ldur	w0, [x29, #-4]
  404828:	ldp	x29, x30, [sp, #32]
  40482c:	add	sp, sp, #0x30
  404830:	ret
  404834:	sub	sp, sp, #0x60
  404838:	stp	x29, x30, [sp, #80]
  40483c:	add	x29, sp, #0x50
  404840:	mov	w8, #0xffffffff            	// #-1
  404844:	stur	x0, [x29, #-16]
  404848:	stur	x1, [x29, #-24]
  40484c:	stur	x2, [x29, #-32]
  404850:	stur	w8, [x29, #-36]
  404854:	ldur	x0, [x29, #-16]
  404858:	ldur	x1, [x29, #-24]
  40485c:	ldur	x2, [x29, #-32]
  404860:	bl	4051a4 <tigetstr@plt+0x3604>
  404864:	str	x0, [sp, #32]
  404868:	ldr	x9, [sp, #32]
  40486c:	cbnz	x9, 404878 <tigetstr@plt+0x2cd8>
  404870:	stur	wzr, [x29, #-4]
  404874:	b	4048fc <tigetstr@plt+0x2d5c>
  404878:	ldr	x0, [sp, #32]
  40487c:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  404880:	add	x8, x8, #0x462
  404884:	str	x0, [sp, #24]
  404888:	mov	x0, x8
  40488c:	bl	401b40 <gettext@plt>
  404890:	ldr	x8, [sp, #24]
  404894:	str	x0, [sp, #16]
  404898:	mov	x0, x8
  40489c:	ldr	x1, [sp, #16]
  4048a0:	bl	406c5c <tigetstr@plt+0x50bc>
  4048a4:	stur	w0, [x29, #-36]
  4048a8:	ldur	w9, [x29, #-36]
  4048ac:	cmp	w9, #0x0
  4048b0:	cset	w9, lt  // lt = tstop
  4048b4:	tbnz	w9, #0, 4048c8 <tigetstr@plt+0x2d28>
  4048b8:	ldur	w8, [x29, #-36]
  4048bc:	mov	w9, #0x7d0                 	// #2000
  4048c0:	cmp	w9, w8
  4048c4:	b.ge	4048f4 <tigetstr@plt+0x2d54>  // b.tcont
  4048c8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4048cc:	add	x0, x0, #0x462
  4048d0:	bl	401b40 <gettext@plt>
  4048d4:	ldr	x3, [sp, #32]
  4048d8:	mov	w8, #0x1                   	// #1
  4048dc:	str	x0, [sp, #8]
  4048e0:	mov	w0, w8
  4048e4:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  4048e8:	add	x1, x1, #0x543
  4048ec:	ldr	x2, [sp, #8]
  4048f0:	bl	401ac0 <errx@plt>
  4048f4:	ldur	w8, [x29, #-36]
  4048f8:	stur	w8, [x29, #-4]
  4048fc:	ldur	w0, [x29, #-4]
  404900:	ldp	x29, x30, [sp, #80]
  404904:	add	sp, sp, #0x60
  404908:	ret
  40490c:	sub	sp, sp, #0x50
  404910:	stp	x29, x30, [sp, #64]
  404914:	add	x29, sp, #0x40
  404918:	stur	x0, [x29, #-16]
  40491c:	stur	x1, [x29, #-24]
  404920:	str	x2, [sp, #32]
  404924:	ldur	x0, [x29, #-16]
  404928:	ldur	x1, [x29, #-24]
  40492c:	ldr	x2, [sp, #32]
  404930:	bl	4051a4 <tigetstr@plt+0x3604>
  404934:	str	x0, [sp, #24]
  404938:	ldr	x8, [sp, #24]
  40493c:	cbnz	x8, 404948 <tigetstr@plt+0x2da8>
  404940:	stur	wzr, [x29, #-4]
  404944:	b	404978 <tigetstr@plt+0x2dd8>
  404948:	ldr	x0, [sp, #24]
  40494c:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  404950:	add	x8, x8, #0x462
  404954:	str	x0, [sp, #16]
  404958:	mov	x0, x8
  40495c:	bl	401b40 <gettext@plt>
  404960:	ldr	x8, [sp, #16]
  404964:	str	x0, [sp, #8]
  404968:	mov	x0, x8
  40496c:	ldr	x1, [sp, #8]
  404970:	bl	406c5c <tigetstr@plt+0x50bc>
  404974:	stur	w0, [x29, #-4]
  404978:	ldur	w0, [x29, #-4]
  40497c:	ldp	x29, x30, [sp, #64]
  404980:	add	sp, sp, #0x50
  404984:	ret
  404988:	stp	x29, x30, [sp, #-96]!
  40498c:	stp	x28, x27, [sp, #16]
  404990:	stp	x26, x25, [sp, #32]
  404994:	stp	x24, x23, [sp, #48]
  404998:	stp	x22, x21, [sp, #64]
  40499c:	stp	x20, x19, [sp, #80]
  4049a0:	mov	x29, sp
  4049a4:	sub	sp, sp, #0x1c0
  4049a8:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  4049ac:	add	x8, x8, #0x2c8
  4049b0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  4049b4:	add	x0, x0, #0x5ce
  4049b8:	adrp	x9, 409000 <tigetstr@plt+0x7460>
  4049bc:	add	x9, x9, #0x5d7
  4049c0:	adrp	x10, 41b000 <tigetstr@plt+0x19460>
  4049c4:	add	x10, x10, #0x2d0
  4049c8:	adrp	x11, 409000 <tigetstr@plt+0x7460>
  4049cc:	add	x11, x11, #0x607
  4049d0:	adrp	x12, 409000 <tigetstr@plt+0x7460>
  4049d4:	add	x12, x12, #0x5e6
  4049d8:	adrp	x13, 409000 <tigetstr@plt+0x7460>
  4049dc:	add	x13, x13, #0x609
  4049e0:	adrp	x14, 409000 <tigetstr@plt+0x7460>
  4049e4:	add	x14, x14, #0x614
  4049e8:	adrp	x15, 409000 <tigetstr@plt+0x7460>
  4049ec:	add	x15, x15, #0x657
  4049f0:	adrp	x16, 409000 <tigetstr@plt+0x7460>
  4049f4:	add	x16, x16, #0x698
  4049f8:	adrp	x17, 409000 <tigetstr@plt+0x7460>
  4049fc:	add	x17, x17, #0x6d8
  404a00:	adrp	x18, 409000 <tigetstr@plt+0x7460>
  404a04:	add	x18, x18, #0x726
  404a08:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404a0c:	add	x1, x1, #0x764
  404a10:	adrp	x2, 409000 <tigetstr@plt+0x7460>
  404a14:	add	x2, x2, #0x7ae
  404a18:	adrp	x3, 409000 <tigetstr@plt+0x7460>
  404a1c:	add	x3, x3, #0x7dd
  404a20:	adrp	x4, 409000 <tigetstr@plt+0x7460>
  404a24:	add	x4, x4, #0x80d
  404a28:	adrp	x5, 409000 <tigetstr@plt+0x7460>
  404a2c:	add	x5, x5, #0x849
  404a30:	adrp	x6, 409000 <tigetstr@plt+0x7460>
  404a34:	add	x6, x6, #0x894
  404a38:	adrp	x7, 409000 <tigetstr@plt+0x7460>
  404a3c:	add	x7, x7, #0x8d5
  404a40:	adrp	x19, 409000 <tigetstr@plt+0x7460>
  404a44:	add	x19, x19, #0x915
  404a48:	adrp	x20, 409000 <tigetstr@plt+0x7460>
  404a4c:	add	x20, x20, #0x94e
  404a50:	adrp	x21, 409000 <tigetstr@plt+0x7460>
  404a54:	add	x21, x21, #0x983
  404a58:	adrp	x22, 409000 <tigetstr@plt+0x7460>
  404a5c:	add	x22, x22, #0x9b8
  404a60:	adrp	x23, 409000 <tigetstr@plt+0x7460>
  404a64:	add	x23, x23, #0x9f2
  404a68:	adrp	x24, 409000 <tigetstr@plt+0x7460>
  404a6c:	add	x24, x24, #0xa2d
  404a70:	adrp	x25, 409000 <tigetstr@plt+0x7460>
  404a74:	add	x25, x25, #0xa73
  404a78:	adrp	x26, 409000 <tigetstr@plt+0x7460>
  404a7c:	add	x26, x26, #0xa98
  404a80:	adrp	x27, 409000 <tigetstr@plt+0x7460>
  404a84:	add	x27, x27, #0xabc
  404a88:	adrp	x28, 409000 <tigetstr@plt+0x7460>
  404a8c:	add	x28, x28, #0xae2
  404a90:	adrp	x30, 409000 <tigetstr@plt+0x7460>
  404a94:	add	x30, x30, #0xb0c
  404a98:	stur	x0, [x29, #-24]
  404a9c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404aa0:	add	x0, x0, #0xb52
  404aa4:	stur	x0, [x29, #-32]
  404aa8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404aac:	add	x0, x0, #0xb97
  404ab0:	stur	x0, [x29, #-40]
  404ab4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404ab8:	add	x0, x0, #0xbe2
  404abc:	stur	x0, [x29, #-48]
  404ac0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404ac4:	add	x0, x0, #0xc29
  404ac8:	stur	x0, [x29, #-56]
  404acc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404ad0:	add	x0, x0, #0xc69
  404ad4:	stur	x0, [x29, #-64]
  404ad8:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404adc:	add	x0, x0, #0xcb5
  404ae0:	stur	x0, [x29, #-72]
  404ae4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404ae8:	add	x0, x0, #0xcfd
  404aec:	stur	x0, [x29, #-80]
  404af0:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404af4:	add	x0, x0, #0xd46
  404af8:	stur	x0, [x29, #-88]
  404afc:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b00:	add	x0, x0, #0xd7c
  404b04:	stur	x0, [x29, #-96]
  404b08:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b0c:	add	x0, x0, #0xda7
  404b10:	stur	x0, [x29, #-104]
  404b14:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b18:	add	x0, x0, #0xde5
  404b1c:	stur	x0, [x29, #-112]
  404b20:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b24:	add	x0, x0, #0xe2c
  404b28:	stur	x0, [x29, #-120]
  404b2c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b30:	add	x0, x0, #0xe71
  404b34:	stur	x0, [x29, #-128]
  404b38:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b3c:	add	x0, x0, #0xecc
  404b40:	stur	x0, [x29, #-136]
  404b44:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b48:	add	x0, x0, #0xea9
  404b4c:	stur	x0, [x29, #-144]
  404b50:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b54:	add	x0, x0, #0xf01
  404b58:	stur	x0, [x29, #-152]
  404b5c:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b60:	add	x0, x0, #0xede
  404b64:	stur	x0, [x29, #-160]
  404b68:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  404b6c:	add	x0, x0, #0xf11
  404b70:	stur	x1, [x29, #-168]
  404b74:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  404b78:	add	x1, x1, #0xf2c
  404b7c:	stur	x8, [x29, #-176]
  404b80:	mov	w8, wzr
  404b84:	stur	w8, [x29, #-180]
  404b88:	ldur	x8, [x29, #-176]
  404b8c:	ldr	x8, [x8]
  404b90:	stur	x8, [x29, #-16]
  404b94:	ldur	x8, [x29, #-24]
  404b98:	stur	x0, [x29, #-192]
  404b9c:	mov	x0, x8
  404ba0:	stur	x9, [x29, #-200]
  404ba4:	stur	x10, [x29, #-208]
  404ba8:	stur	x11, [x29, #-216]
  404bac:	str	x12, [sp, #224]
  404bb0:	str	x13, [sp, #216]
  404bb4:	str	x14, [sp, #208]
  404bb8:	str	x15, [sp, #200]
  404bbc:	str	x16, [sp, #192]
  404bc0:	str	x17, [sp, #184]
  404bc4:	str	x18, [sp, #176]
  404bc8:	str	x2, [sp, #168]
  404bcc:	str	x3, [sp, #160]
  404bd0:	str	x4, [sp, #152]
  404bd4:	str	x5, [sp, #144]
  404bd8:	str	x6, [sp, #136]
  404bdc:	str	x7, [sp, #128]
  404be0:	str	x19, [sp, #120]
  404be4:	str	x20, [sp, #112]
  404be8:	str	x21, [sp, #104]
  404bec:	str	x22, [sp, #96]
  404bf0:	str	x23, [sp, #88]
  404bf4:	str	x24, [sp, #80]
  404bf8:	str	x25, [sp, #72]
  404bfc:	str	x26, [sp, #64]
  404c00:	str	x27, [sp, #56]
  404c04:	str	x28, [sp, #48]
  404c08:	str	x30, [sp, #40]
  404c0c:	str	x1, [sp, #32]
  404c10:	bl	401b40 <gettext@plt>
  404c14:	ldur	x1, [x29, #-16]
  404c18:	bl	401790 <fputs@plt>
  404c1c:	ldur	x8, [x29, #-16]
  404c20:	ldur	x9, [x29, #-200]
  404c24:	mov	x0, x9
  404c28:	str	x8, [sp, #24]
  404c2c:	bl	401b40 <gettext@plt>
  404c30:	ldur	x8, [x29, #-208]
  404c34:	ldr	x2, [x8]
  404c38:	ldr	x9, [sp, #24]
  404c3c:	str	x0, [sp, #16]
  404c40:	mov	x0, x9
  404c44:	ldr	x1, [sp, #16]
  404c48:	bl	401b50 <fprintf@plt>
  404c4c:	ldur	x1, [x29, #-16]
  404c50:	ldur	x8, [x29, #-216]
  404c54:	mov	x0, x8
  404c58:	bl	401790 <fputs@plt>
  404c5c:	ldr	x8, [sp, #224]
  404c60:	mov	x0, x8
  404c64:	bl	401b40 <gettext@plt>
  404c68:	ldur	x1, [x29, #-16]
  404c6c:	bl	401790 <fputs@plt>
  404c70:	ldr	x8, [sp, #216]
  404c74:	mov	x0, x8
  404c78:	bl	401b40 <gettext@plt>
  404c7c:	ldur	x1, [x29, #-16]
  404c80:	bl	401790 <fputs@plt>
  404c84:	ldr	x8, [sp, #208]
  404c88:	mov	x0, x8
  404c8c:	bl	401b40 <gettext@plt>
  404c90:	ldur	x1, [x29, #-16]
  404c94:	bl	401790 <fputs@plt>
  404c98:	ldr	x8, [sp, #200]
  404c9c:	mov	x0, x8
  404ca0:	bl	401b40 <gettext@plt>
  404ca4:	ldur	x1, [x29, #-16]
  404ca8:	bl	401790 <fputs@plt>
  404cac:	ldr	x8, [sp, #192]
  404cb0:	mov	x0, x8
  404cb4:	bl	401b40 <gettext@plt>
  404cb8:	ldur	x1, [x29, #-16]
  404cbc:	bl	401790 <fputs@plt>
  404cc0:	ldr	x8, [sp, #184]
  404cc4:	mov	x0, x8
  404cc8:	bl	401b40 <gettext@plt>
  404ccc:	ldur	x1, [x29, #-16]
  404cd0:	bl	401790 <fputs@plt>
  404cd4:	ldr	x8, [sp, #176]
  404cd8:	mov	x0, x8
  404cdc:	bl	401b40 <gettext@plt>
  404ce0:	ldur	x1, [x29, #-16]
  404ce4:	bl	401790 <fputs@plt>
  404ce8:	ldur	x8, [x29, #-168]
  404cec:	mov	x0, x8
  404cf0:	bl	401b40 <gettext@plt>
  404cf4:	ldur	x1, [x29, #-16]
  404cf8:	bl	401790 <fputs@plt>
  404cfc:	ldur	x1, [x29, #-16]
  404d00:	ldur	x8, [x29, #-216]
  404d04:	mov	x0, x8
  404d08:	bl	401790 <fputs@plt>
  404d0c:	ldr	x8, [sp, #168]
  404d10:	mov	x0, x8
  404d14:	bl	401b40 <gettext@plt>
  404d18:	ldur	x1, [x29, #-16]
  404d1c:	bl	401790 <fputs@plt>
  404d20:	ldr	x8, [sp, #160]
  404d24:	mov	x0, x8
  404d28:	bl	401b40 <gettext@plt>
  404d2c:	ldur	x1, [x29, #-16]
  404d30:	bl	401790 <fputs@plt>
  404d34:	ldr	x8, [sp, #152]
  404d38:	mov	x0, x8
  404d3c:	bl	401b40 <gettext@plt>
  404d40:	ldur	x1, [x29, #-16]
  404d44:	bl	401790 <fputs@plt>
  404d48:	ldr	x8, [sp, #144]
  404d4c:	mov	x0, x8
  404d50:	bl	401b40 <gettext@plt>
  404d54:	ldur	x1, [x29, #-16]
  404d58:	bl	401790 <fputs@plt>
  404d5c:	ldr	x8, [sp, #136]
  404d60:	mov	x0, x8
  404d64:	bl	401b40 <gettext@plt>
  404d68:	ldur	x1, [x29, #-16]
  404d6c:	bl	401790 <fputs@plt>
  404d70:	ldur	x1, [x29, #-16]
  404d74:	ldur	x8, [x29, #-216]
  404d78:	mov	x0, x8
  404d7c:	bl	401790 <fputs@plt>
  404d80:	ldr	x8, [sp, #128]
  404d84:	mov	x0, x8
  404d88:	bl	401b40 <gettext@plt>
  404d8c:	ldur	x1, [x29, #-16]
  404d90:	bl	401790 <fputs@plt>
  404d94:	ldr	x8, [sp, #120]
  404d98:	mov	x0, x8
  404d9c:	bl	401b40 <gettext@plt>
  404da0:	ldur	x1, [x29, #-16]
  404da4:	bl	401790 <fputs@plt>
  404da8:	ldur	x1, [x29, #-16]
  404dac:	ldur	x8, [x29, #-216]
  404db0:	mov	x0, x8
  404db4:	bl	401790 <fputs@plt>
  404db8:	ldr	x8, [sp, #112]
  404dbc:	mov	x0, x8
  404dc0:	bl	401b40 <gettext@plt>
  404dc4:	ldur	x1, [x29, #-16]
  404dc8:	bl	401790 <fputs@plt>
  404dcc:	ldr	x8, [sp, #104]
  404dd0:	mov	x0, x8
  404dd4:	bl	401b40 <gettext@plt>
  404dd8:	ldur	x1, [x29, #-16]
  404ddc:	bl	401790 <fputs@plt>
  404de0:	ldr	x8, [sp, #96]
  404de4:	mov	x0, x8
  404de8:	bl	401b40 <gettext@plt>
  404dec:	ldur	x1, [x29, #-16]
  404df0:	bl	401790 <fputs@plt>
  404df4:	ldr	x8, [sp, #88]
  404df8:	mov	x0, x8
  404dfc:	bl	401b40 <gettext@plt>
  404e00:	ldur	x1, [x29, #-16]
  404e04:	bl	401790 <fputs@plt>
  404e08:	ldr	x8, [sp, #80]
  404e0c:	mov	x0, x8
  404e10:	bl	401b40 <gettext@plt>
  404e14:	ldur	x1, [x29, #-16]
  404e18:	bl	401790 <fputs@plt>
  404e1c:	ldur	x1, [x29, #-16]
  404e20:	ldur	x8, [x29, #-216]
  404e24:	mov	x0, x8
  404e28:	bl	401790 <fputs@plt>
  404e2c:	ldr	x8, [sp, #72]
  404e30:	mov	x0, x8
  404e34:	bl	401b40 <gettext@plt>
  404e38:	ldur	x1, [x29, #-16]
  404e3c:	bl	401790 <fputs@plt>
  404e40:	ldr	x8, [sp, #64]
  404e44:	mov	x0, x8
  404e48:	bl	401b40 <gettext@plt>
  404e4c:	ldur	x1, [x29, #-16]
  404e50:	bl	401790 <fputs@plt>
  404e54:	ldr	x8, [sp, #56]
  404e58:	mov	x0, x8
  404e5c:	bl	401b40 <gettext@plt>
  404e60:	ldur	x1, [x29, #-16]
  404e64:	bl	401790 <fputs@plt>
  404e68:	ldr	x8, [sp, #48]
  404e6c:	mov	x0, x8
  404e70:	bl	401b40 <gettext@plt>
  404e74:	ldur	x1, [x29, #-16]
  404e78:	bl	401790 <fputs@plt>
  404e7c:	ldr	x8, [sp, #40]
  404e80:	mov	x0, x8
  404e84:	bl	401b40 <gettext@plt>
  404e88:	ldur	x1, [x29, #-16]
  404e8c:	bl	401790 <fputs@plt>
  404e90:	ldur	x1, [x29, #-16]
  404e94:	ldur	x8, [x29, #-216]
  404e98:	mov	x0, x8
  404e9c:	bl	401790 <fputs@plt>
  404ea0:	ldur	x8, [x29, #-32]
  404ea4:	mov	x0, x8
  404ea8:	bl	401b40 <gettext@plt>
  404eac:	ldur	x1, [x29, #-16]
  404eb0:	bl	401790 <fputs@plt>
  404eb4:	ldur	x8, [x29, #-40]
  404eb8:	mov	x0, x8
  404ebc:	bl	401b40 <gettext@plt>
  404ec0:	ldur	x1, [x29, #-16]
  404ec4:	bl	401790 <fputs@plt>
  404ec8:	ldur	x8, [x29, #-48]
  404ecc:	mov	x0, x8
  404ed0:	bl	401b40 <gettext@plt>
  404ed4:	ldur	x1, [x29, #-16]
  404ed8:	bl	401790 <fputs@plt>
  404edc:	ldur	x8, [x29, #-56]
  404ee0:	mov	x0, x8
  404ee4:	bl	401b40 <gettext@plt>
  404ee8:	ldur	x1, [x29, #-16]
  404eec:	bl	401790 <fputs@plt>
  404ef0:	ldur	x8, [x29, #-64]
  404ef4:	mov	x0, x8
  404ef8:	bl	401b40 <gettext@plt>
  404efc:	ldur	x1, [x29, #-16]
  404f00:	bl	401790 <fputs@plt>
  404f04:	ldur	x1, [x29, #-16]
  404f08:	ldur	x8, [x29, #-216]
  404f0c:	mov	x0, x8
  404f10:	bl	401790 <fputs@plt>
  404f14:	ldur	x8, [x29, #-72]
  404f18:	mov	x0, x8
  404f1c:	bl	401b40 <gettext@plt>
  404f20:	ldur	x1, [x29, #-16]
  404f24:	bl	401790 <fputs@plt>
  404f28:	ldur	x8, [x29, #-80]
  404f2c:	mov	x0, x8
  404f30:	bl	401b40 <gettext@plt>
  404f34:	ldur	x1, [x29, #-16]
  404f38:	bl	401790 <fputs@plt>
  404f3c:	ldur	x8, [x29, #-88]
  404f40:	mov	x0, x8
  404f44:	bl	401b40 <gettext@plt>
  404f48:	ldur	x1, [x29, #-16]
  404f4c:	bl	401790 <fputs@plt>
  404f50:	ldur	x1, [x29, #-16]
  404f54:	ldur	x8, [x29, #-216]
  404f58:	mov	x0, x8
  404f5c:	bl	401790 <fputs@plt>
  404f60:	ldur	x8, [x29, #-96]
  404f64:	mov	x0, x8
  404f68:	bl	401b40 <gettext@plt>
  404f6c:	ldur	x1, [x29, #-16]
  404f70:	bl	401790 <fputs@plt>
  404f74:	ldur	x8, [x29, #-104]
  404f78:	mov	x0, x8
  404f7c:	bl	401b40 <gettext@plt>
  404f80:	ldur	x1, [x29, #-16]
  404f84:	bl	401790 <fputs@plt>
  404f88:	ldur	x8, [x29, #-112]
  404f8c:	mov	x0, x8
  404f90:	bl	401b40 <gettext@plt>
  404f94:	ldur	x1, [x29, #-16]
  404f98:	bl	401790 <fputs@plt>
  404f9c:	ldur	x1, [x29, #-16]
  404fa0:	ldur	x8, [x29, #-216]
  404fa4:	mov	x0, x8
  404fa8:	bl	401790 <fputs@plt>
  404fac:	ldur	x8, [x29, #-120]
  404fb0:	mov	x0, x8
  404fb4:	bl	401b40 <gettext@plt>
  404fb8:	ldur	x1, [x29, #-16]
  404fbc:	bl	401790 <fputs@plt>
  404fc0:	ldur	x8, [x29, #-128]
  404fc4:	mov	x0, x8
  404fc8:	bl	401b40 <gettext@plt>
  404fcc:	ldur	x1, [x29, #-16]
  404fd0:	bl	401790 <fputs@plt>
  404fd4:	ldur	x1, [x29, #-16]
  404fd8:	ldur	x8, [x29, #-216]
  404fdc:	mov	x0, x8
  404fe0:	bl	401790 <fputs@plt>
  404fe4:	ldur	x8, [x29, #-136]
  404fe8:	mov	x0, x8
  404fec:	bl	401b40 <gettext@plt>
  404ff0:	ldur	x8, [x29, #-144]
  404ff4:	str	x0, [sp, #8]
  404ff8:	mov	x0, x8
  404ffc:	ldr	x1, [sp, #8]
  405000:	bl	401ae0 <printf@plt>
  405004:	ldur	x8, [x29, #-152]
  405008:	mov	x0, x8
  40500c:	bl	401b40 <gettext@plt>
  405010:	ldur	x8, [x29, #-160]
  405014:	str	x0, [sp]
  405018:	mov	x0, x8
  40501c:	ldr	x1, [sp]
  405020:	bl	401ae0 <printf@plt>
  405024:	ldur	x8, [x29, #-192]
  405028:	mov	x0, x8
  40502c:	bl	401b40 <gettext@plt>
  405030:	ldr	x1, [sp, #32]
  405034:	bl	401ae0 <printf@plt>
  405038:	ldur	w8, [x29, #-180]
  40503c:	mov	w0, w8
  405040:	bl	4017a0 <exit@plt>
  405044:	sub	sp, sp, #0x30
  405048:	stp	x29, x30, [sp, #32]
  40504c:	add	x29, sp, #0x20
  405050:	stur	w0, [x29, #-12]
  405054:	str	x1, [sp, #8]
  405058:	ldr	x8, [sp, #8]
  40505c:	cbz	x8, 405064 <tigetstr@plt+0x34c4>
  405060:	b	405084 <tigetstr@plt+0x34e4>
  405064:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405068:	add	x0, x0, #0x4c9
  40506c:	adrp	x1, 409000 <tigetstr@plt+0x7460>
  405070:	add	x1, x1, #0x4d9
  405074:	mov	w2, #0xe                   	// #14
  405078:	adrp	x3, 409000 <tigetstr@plt+0x7460>
  40507c:	add	x3, x3, #0x4ee
  405080:	bl	401af0 <__assert_fail@plt>
  405084:	ldr	x8, [sp, #8]
  405088:	str	x8, [sp]
  40508c:	ldr	x8, [sp]
  405090:	ldr	x8, [x8]
  405094:	cbz	x8, 4050cc <tigetstr@plt+0x352c>
  405098:	ldr	x8, [sp]
  40509c:	ldr	w9, [x8, #24]
  4050a0:	ldur	w10, [x29, #-12]
  4050a4:	cmp	w9, w10
  4050a8:	b.ne	4050bc <tigetstr@plt+0x351c>  // b.any
  4050ac:	ldr	x8, [sp]
  4050b0:	ldr	x8, [x8]
  4050b4:	stur	x8, [x29, #-8]
  4050b8:	b	4050d4 <tigetstr@plt+0x3534>
  4050bc:	ldr	x8, [sp]
  4050c0:	add	x8, x8, #0x20
  4050c4:	str	x8, [sp]
  4050c8:	b	40508c <tigetstr@plt+0x34ec>
  4050cc:	mov	x8, xzr
  4050d0:	stur	x8, [x29, #-8]
  4050d4:	ldur	x0, [x29, #-8]
  4050d8:	ldp	x29, x30, [sp, #32]
  4050dc:	add	sp, sp, #0x30
  4050e0:	ret
  4050e4:	sub	sp, sp, #0x10
  4050e8:	mov	w8, #0x1                   	// #1
  4050ec:	str	w0, [sp, #8]
  4050f0:	ldr	w9, [sp, #8]
  4050f4:	subs	w9, w9, #0x21
  4050f8:	cmp	w9, #0x5d
  4050fc:	cset	w9, ls  // ls = plast
  405100:	eor	w8, w9, w8
  405104:	tbnz	w8, #0, 405118 <tigetstr@plt+0x3578>
  405108:	b	40510c <tigetstr@plt+0x356c>
  40510c:	mov	w8, #0x1                   	// #1
  405110:	str	w8, [sp, #12]
  405114:	b	40511c <tigetstr@plt+0x357c>
  405118:	str	wzr, [sp, #12]
  40511c:	ldr	w0, [sp, #12]
  405120:	add	sp, sp, #0x10
  405124:	ret
  405128:	sub	sp, sp, #0x30
  40512c:	stp	x29, x30, [sp, #32]
  405130:	add	x29, sp, #0x20
  405134:	str	x0, [sp, #16]
  405138:	str	xzr, [sp, #8]
  40513c:	ldr	x8, [sp, #8]
  405140:	cmp	x8, #0xa
  405144:	b.cs	40518c <tigetstr@plt+0x35ec>  // b.hs, b.nlast
  405148:	ldr	x8, [sp, #8]
  40514c:	mov	x9, #0x8                   	// #8
  405150:	mul	x8, x9, x8
  405154:	adrp	x9, 41b000 <tigetstr@plt+0x19460>
  405158:	add	x9, x9, #0x240
  40515c:	add	x8, x9, x8
  405160:	ldr	x0, [x8]
  405164:	ldr	x1, [sp, #16]
  405168:	bl	401990 <strcmp@plt>
  40516c:	cbnz	w0, 40517c <tigetstr@plt+0x35dc>
  405170:	ldr	x8, [sp, #8]
  405174:	stur	w8, [x29, #-4]
  405178:	b	405194 <tigetstr@plt+0x35f4>
  40517c:	ldr	x8, [sp, #8]
  405180:	add	x8, x8, #0x1
  405184:	str	x8, [sp, #8]
  405188:	b	40513c <tigetstr@plt+0x359c>
  40518c:	mov	w8, #0xffffffea            	// #-22
  405190:	stur	w8, [x29, #-4]
  405194:	ldur	w0, [x29, #-4]
  405198:	ldp	x29, x30, [sp, #32]
  40519c:	add	sp, sp, #0x30
  4051a0:	ret
  4051a4:	sub	sp, sp, #0x30
  4051a8:	str	x0, [sp, #32]
  4051ac:	str	x1, [sp, #24]
  4051b0:	str	x2, [sp, #16]
  4051b4:	ldr	x8, [sp, #24]
  4051b8:	cbz	x8, 4051c8 <tigetstr@plt+0x3628>
  4051bc:	ldr	x8, [sp, #24]
  4051c0:	str	x8, [sp, #40]
  4051c4:	b	405224 <tigetstr@plt+0x3684>
  4051c8:	ldr	x8, [sp, #32]
  4051cc:	ldr	x9, [sp, #16]
  4051d0:	ldrsw	x9, [x9]
  4051d4:	mov	x10, #0x8                   	// #8
  4051d8:	mul	x9, x10, x9
  4051dc:	add	x8, x8, x9
  4051e0:	ldr	x8, [x8]
  4051e4:	str	x8, [sp, #8]
  4051e8:	ldr	x8, [sp, #8]
  4051ec:	cbz	x8, 405200 <tigetstr@plt+0x3660>
  4051f0:	ldr	x8, [sp, #8]
  4051f4:	ldrsb	w9, [x8]
  4051f8:	cmp	w9, #0x2d
  4051fc:	b.ne	40520c <tigetstr@plt+0x366c>  // b.any
  405200:	mov	x8, xzr
  405204:	str	x8, [sp, #40]
  405208:	b	405224 <tigetstr@plt+0x3684>
  40520c:	ldr	x8, [sp, #16]
  405210:	ldr	w9, [x8]
  405214:	add	w9, w9, #0x1
  405218:	str	w9, [x8]
  40521c:	ldr	x8, [sp, #8]
  405220:	str	x8, [sp, #40]
  405224:	ldr	x0, [sp, #40]
  405228:	add	sp, sp, #0x30
  40522c:	ret
  405230:	sub	sp, sp, #0x30
  405234:	stp	x29, x30, [sp, #32]
  405238:	add	x29, sp, #0x20
  40523c:	mov	x8, #0xffffffffffffffff    	// #-1
  405240:	stur	x0, [x29, #-8]
  405244:	ldur	x0, [x29, #-8]
  405248:	str	x8, [sp, #8]
  40524c:	bl	401ba0 <tigetstr@plt>
  405250:	str	x0, [sp, #16]
  405254:	ldr	x8, [sp, #8]
  405258:	cmp	x0, x8
  40525c:	b.ne	405268 <tigetstr@plt+0x36c8>  // b.any
  405260:	mov	x8, xzr
  405264:	str	x8, [sp, #16]
  405268:	ldr	x0, [sp, #16]
  40526c:	ldp	x29, x30, [sp, #32]
  405270:	add	sp, sp, #0x30
  405274:	ret
  405278:	sub	sp, sp, #0xd0
  40527c:	stp	x29, x30, [sp, #192]
  405280:	add	x29, sp, #0xc0
  405284:	mov	w8, wzr
  405288:	mov	w0, w8
  40528c:	bl	401a90 <isatty@plt>
  405290:	cbnz	w0, 4052b4 <tigetstr@plt+0x3714>
  405294:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405298:	add	x0, x0, #0x13c
  40529c:	bl	401b40 <gettext@plt>
  4052a0:	mov	w8, #0x1                   	// #1
  4052a4:	str	x0, [sp, #48]
  4052a8:	mov	w0, w8
  4052ac:	ldr	x1, [sp, #48]
  4052b0:	bl	401ac0 <errx@plt>
  4052b4:	add	x0, sp, #0x3c
  4052b8:	add	x1, sp, #0x38
  4052bc:	bl	405b00 <tigetstr@plt+0x3f60>
  4052c0:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  4052c4:	add	x8, x8, #0x290
  4052c8:	ldr	x1, [x8]
  4052cc:	ldr	x0, [x8]
  4052d0:	str	x1, [sp, #40]
  4052d4:	bl	401780 <strlen@plt>
  4052d8:	mov	w9, wzr
  4052dc:	str	x0, [sp, #32]
  4052e0:	mov	w0, w9
  4052e4:	ldr	x1, [sp, #40]
  4052e8:	ldr	x2, [sp, #32]
  4052ec:	bl	405bec <tigetstr@plt+0x404c>
  4052f0:	cmp	w0, #0x0
  4052f4:	cset	w9, ge  // ge = tcont
  4052f8:	tbnz	w9, #0, 405324 <tigetstr@plt+0x3784>
  4052fc:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405300:	add	x0, x0, #0x15f
  405304:	bl	401b40 <gettext@plt>
  405308:	bl	4019a0 <warn@plt>
  40530c:	add	x0, sp, #0x3c
  405310:	add	x1, sp, #0x38
  405314:	bl	405cc4 <tigetstr@plt+0x4124>
  405318:	mov	w8, #0x1                   	// #1
  40531c:	stur	w8, [x29, #-4]
  405320:	b	4054a4 <tigetstr@plt+0x3904>
  405324:	stur	xzr, [x29, #-56]
  405328:	ldur	x8, [x29, #-56]
  40532c:	cmp	x8, #0x1f
  405330:	b.cs	4053e0 <tigetstr@plt+0x3840>  // b.hs, b.nlast
  405334:	bl	405d18 <tigetstr@plt+0x4178>
  405338:	cbnz	w0, 405340 <tigetstr@plt+0x37a0>
  40533c:	b	4053e0 <tigetstr@plt+0x3840>
  405340:	ldur	x8, [x29, #-56]
  405344:	sub	x9, x29, #0x24
  405348:	add	x1, x9, x8
  40534c:	ldur	x8, [x29, #-56]
  405350:	mov	x9, #0x1f                  	// #31
  405354:	subs	x2, x9, x8
  405358:	mov	w10, wzr
  40535c:	mov	w0, w10
  405360:	bl	401a70 <read@plt>
  405364:	stur	x0, [x29, #-64]
  405368:	cmp	x0, #0x0
  40536c:	cset	w10, ge  // ge = tcont
  405370:	tbnz	w10, #0, 4053b0 <tigetstr@plt+0x3810>
  405374:	bl	401b00 <__errno_location@plt>
  405378:	ldr	w8, [x0]
  40537c:	cmp	w8, #0x4
  405380:	b.ne	405388 <tigetstr@plt+0x37e8>  // b.any
  405384:	b	405328 <tigetstr@plt+0x3788>
  405388:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  40538c:	add	x0, x0, #0x16c
  405390:	bl	401b40 <gettext@plt>
  405394:	bl	4019a0 <warn@plt>
  405398:	add	x0, sp, #0x3c
  40539c:	add	x1, sp, #0x38
  4053a0:	bl	405cc4 <tigetstr@plt+0x4124>
  4053a4:	mov	w8, #0x1                   	// #1
  4053a8:	stur	w8, [x29, #-4]
  4053ac:	b	4054a4 <tigetstr@plt+0x3904>
  4053b0:	ldur	x8, [x29, #-64]
  4053b4:	ldur	x9, [x29, #-56]
  4053b8:	add	x8, x9, x8
  4053bc:	stur	x8, [x29, #-56]
  4053c0:	ldur	x8, [x29, #-56]
  4053c4:	subs	x8, x8, #0x1
  4053c8:	sub	x9, x29, #0x24
  4053cc:	ldrsb	w10, [x9, x8]
  4053d0:	cmp	w10, #0x52
  4053d4:	b.ne	4053dc <tigetstr@plt+0x383c>  // b.any
  4053d8:	b	4053e0 <tigetstr@plt+0x3840>
  4053dc:	b	405328 <tigetstr@plt+0x3788>
  4053e0:	ldur	x8, [x29, #-56]
  4053e4:	sub	x9, x29, #0x24
  4053e8:	add	x8, x9, x8
  4053ec:	mov	w10, #0x0                   	// #0
  4053f0:	strb	w10, [x8]
  4053f4:	add	x0, sp, #0x3c
  4053f8:	add	x1, sp, #0x38
  4053fc:	str	x9, [sp, #24]
  405400:	bl	405cc4 <tigetstr@plt+0x4124>
  405404:	ldr	x0, [sp, #24]
  405408:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  40540c:	add	x1, x1, #0x178
  405410:	sub	x2, x29, #0x28
  405414:	sub	x3, x29, #0x2c
  405418:	bl	401ab0 <__isoc99_sscanf@plt>
  40541c:	mov	w1, w0
  405420:	sxtw	x8, w1
  405424:	stur	x8, [x29, #-64]
  405428:	ldur	x8, [x29, #-64]
  40542c:	cmp	x8, #0x2
  405430:	b.eq	405454 <tigetstr@plt+0x38b4>  // b.none
  405434:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405438:	add	x0, x0, #0x181
  40543c:	bl	401b40 <gettext@plt>
  405440:	sub	x1, x29, #0x24
  405444:	bl	401a60 <warnx@plt>
  405448:	mov	w8, #0x1                   	// #1
  40544c:	stur	w8, [x29, #-4]
  405450:	b	4054a4 <tigetstr@plt+0x3904>
  405454:	sub	x8, x29, #0x48
  405458:	stur	xzr, [x29, #-72]
  40545c:	mov	w9, wzr
  405460:	mov	w0, w9
  405464:	mov	x1, #0x5413                	// #21523
  405468:	mov	x2, x8
  40546c:	str	x8, [sp, #16]
  405470:	str	w9, [sp, #12]
  405474:	bl	401b70 <ioctl@plt>
  405478:	ldur	w9, [x29, #-40]
  40547c:	sturh	w9, [x29, #-72]
  405480:	ldur	w9, [x29, #-44]
  405484:	ldr	x8, [sp, #16]
  405488:	strh	w9, [x8, #2]
  40548c:	ldr	w9, [sp, #12]
  405490:	mov	w0, w9
  405494:	mov	x1, #0x5414                	// #21524
  405498:	mov	x2, x8
  40549c:	bl	401b70 <ioctl@plt>
  4054a0:	stur	wzr, [x29, #-4]
  4054a4:	ldur	w0, [x29, #-4]
  4054a8:	ldp	x29, x30, [sp, #192]
  4054ac:	add	sp, sp, #0xd0
  4054b0:	ret
  4054b4:	sub	sp, sp, #0x20
  4054b8:	stp	x29, x30, [sp, #16]
  4054bc:	add	x29, sp, #0x10
  4054c0:	str	x0, [sp, #8]
  4054c4:	str	x1, [sp]
  4054c8:	ldr	x8, [sp, #8]
  4054cc:	add	x8, x8, #0x2bc
  4054d0:	ldr	x8, [x8]
  4054d4:	lsr	x8, x8, #28
  4054d8:	and	x8, x8, #0x1
  4054dc:	cbnz	w8, 405504 <tigetstr@plt+0x3964>
  4054e0:	ldr	x8, [sp]
  4054e4:	cbz	x8, 405504 <tigetstr@plt+0x3964>
  4054e8:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4054ec:	add	x0, x0, #0x1ab
  4054f0:	bl	401b40 <gettext@plt>
  4054f4:	ldr	x8, [sp, #8]
  4054f8:	ldr	x1, [x8]
  4054fc:	ldr	x2, [sp]
  405500:	bl	401a60 <warnx@plt>
  405504:	ldr	x8, [sp, #8]
  405508:	add	x8, x8, #0x2bc
  40550c:	ldr	x8, [x8]
  405510:	lsr	x8, x8, #28
  405514:	and	x8, x8, #0x1
  405518:	mov	w0, w8
  40551c:	ldp	x29, x30, [sp, #16]
  405520:	add	sp, sp, #0x20
  405524:	ret
  405528:	sub	sp, sp, #0x20
  40552c:	stp	x29, x30, [sp, #16]
  405530:	add	x29, sp, #0x10
  405534:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405538:	add	x0, x0, #0x1cb
  40553c:	bl	401b30 <tigetnum@plt>
  405540:	str	w0, [sp, #8]
  405544:	ldr	w8, [sp, #8]
  405548:	cmp	w8, #0x0
  40554c:	cset	w8, le
  405550:	tbnz	w8, #0, 40562c <tigetstr@plt+0x3a8c>
  405554:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405558:	add	x0, x0, #0x1d0
  40555c:	bl	401ae0 <printf@plt>
  405560:	mov	w8, #0xa                   	// #10
  405564:	stur	w8, [x29, #-4]
  405568:	ldur	w8, [x29, #-4]
  40556c:	ldr	w9, [sp, #8]
  405570:	subs	w9, w9, #0x2
  405574:	cmp	w8, w9
  405578:	b.ge	40559c <tigetstr@plt+0x39fc>  // b.tcont
  40557c:	ldur	w1, [x29, #-4]
  405580:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405584:	add	x0, x0, #0x1db
  405588:	bl	401ae0 <printf@plt>
  40558c:	ldur	w8, [x29, #-4]
  405590:	add	w8, w8, #0xa
  405594:	stur	w8, [x29, #-4]
  405598:	b	405568 <tigetstr@plt+0x39c8>
  40559c:	mov	w0, #0xa                   	// #10
  4055a0:	bl	401b20 <putchar@plt>
  4055a4:	mov	w8, #0x1                   	// #1
  4055a8:	stur	w8, [x29, #-4]
  4055ac:	ldur	w8, [x29, #-4]
  4055b0:	ldr	w9, [sp, #8]
  4055b4:	cmp	w8, w9
  4055b8:	b.gt	4055e8 <tigetstr@plt+0x3a48>
  4055bc:	ldur	w8, [x29, #-4]
  4055c0:	mov	w9, #0xa                   	// #10
  4055c4:	sdiv	w10, w8, w9
  4055c8:	mul	w9, w10, w9
  4055cc:	subs	w8, w8, w9
  4055d0:	add	w0, w8, #0x30
  4055d4:	bl	401b20 <putchar@plt>
  4055d8:	ldur	w8, [x29, #-4]
  4055dc:	add	w8, w8, #0x1
  4055e0:	stur	w8, [x29, #-4]
  4055e4:	b	4055ac <tigetstr@plt+0x3a0c>
  4055e8:	mov	w0, #0xa                   	// #10
  4055ec:	bl	401b20 <putchar@plt>
  4055f0:	mov	w8, #0x1                   	// #1
  4055f4:	stur	w8, [x29, #-4]
  4055f8:	ldur	w8, [x29, #-4]
  4055fc:	ldr	w9, [sp, #8]
  405600:	cmp	w8, w9
  405604:	b.ge	405624 <tigetstr@plt+0x3a84>  // b.tcont
  405608:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  40560c:	add	x0, x0, #0x1e1
  405610:	bl	401ae0 <printf@plt>
  405614:	ldur	w8, [x29, #-4]
  405618:	add	w8, w8, #0x1
  40561c:	stur	w8, [x29, #-4]
  405620:	b	4055f8 <tigetstr@plt+0x3a58>
  405624:	mov	w0, #0xa                   	// #10
  405628:	bl	401b20 <putchar@plt>
  40562c:	ldp	x29, x30, [sp, #16]
  405630:	add	sp, sp, #0x20
  405634:	ret
  405638:	sub	sp, sp, #0x30
  40563c:	stp	x29, x30, [sp, #32]
  405640:	add	x29, sp, #0x20
  405644:	mov	w8, wzr
  405648:	stur	x0, [x29, #-8]
  40564c:	ldur	x9, [x29, #-8]
  405650:	ldr	w10, [x9, #8]
  405654:	cmp	w8, w10
  405658:	cset	w8, gt
  40565c:	tbnz	w8, #0, 405678 <tigetstr@plt+0x3ad8>
  405660:	ldur	x8, [x29, #-8]
  405664:	ldr	w1, [x8, #8]
  405668:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  40566c:	add	x0, x0, #0x1e5
  405670:	bl	401ae0 <printf@plt>
  405674:	b	405788 <tigetstr@plt+0x3be8>
  405678:	ldur	x8, [x29, #-8]
  40567c:	ldr	w9, [x8, #8]
  405680:	mov	w10, #0xfffffffd            	// #-3
  405684:	cmp	w9, w10
  405688:	str	w9, [sp, #12]
  40568c:	b.eq	40572c <tigetstr@plt+0x3b8c>  // b.none
  405690:	b	405694 <tigetstr@plt+0x3af4>
  405694:	mov	w8, #0xfffffffe            	// #-2
  405698:	ldr	w9, [sp, #12]
  40569c:	cmp	w9, w8
  4056a0:	b.eq	4056f8 <tigetstr@plt+0x3b58>  // b.none
  4056a4:	b	4056a8 <tigetstr@plt+0x3b08>
  4056a8:	mov	w8, #0xffffffff            	// #-1
  4056ac:	ldr	w9, [sp, #12]
  4056b0:	cmp	w9, w8
  4056b4:	cset	w8, eq  // eq = none
  4056b8:	eor	w8, w8, #0x1
  4056bc:	tbnz	w8, #0, 405784 <tigetstr@plt+0x3be4>
  4056c0:	b	4056c4 <tigetstr@plt+0x3b24>
  4056c4:	sub	x2, x29, #0x9
  4056c8:	mov	w8, #0xe                   	// #14
  4056cc:	sturb	w8, [x29, #-9]
  4056d0:	mov	w8, wzr
  4056d4:	mov	w0, w8
  4056d8:	mov	x1, #0x541c                	// #21532
  4056dc:	bl	401b70 <ioctl@plt>
  4056e0:	cbz	w0, 4056f4 <tigetstr@plt+0x3b54>
  4056e4:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4056e8:	add	x0, x0, #0x1ed
  4056ec:	bl	401b40 <gettext@plt>
  4056f0:	bl	4019a0 <warn@plt>
  4056f4:	b	405788 <tigetstr@plt+0x3be8>
  4056f8:	sub	x2, x29, #0x9
  4056fc:	mov	w8, #0x4                   	// #4
  405700:	sturb	w8, [x29, #-9]
  405704:	mov	w8, wzr
  405708:	mov	w0, w8
  40570c:	mov	x1, #0x541c                	// #21532
  405710:	bl	401b70 <ioctl@plt>
  405714:	cbz	w0, 405728 <tigetstr@plt+0x3b88>
  405718:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  40571c:	add	x0, x0, #0x200
  405720:	bl	401b40 <gettext@plt>
  405724:	bl	4019a0 <warn@plt>
  405728:	b	405788 <tigetstr@plt+0x3be8>
  40572c:	sub	x2, x29, #0x9
  405730:	mov	w8, #0xf                   	// #15
  405734:	sturb	w8, [x29, #-9]
  405738:	mov	w8, wzr
  40573c:	mov	w0, w8
  405740:	mov	x1, #0x541c                	// #21532
  405744:	bl	401b70 <ioctl@plt>
  405748:	str	w0, [sp, #16]
  40574c:	ldr	w8, [sp, #16]
  405750:	cmp	w8, #0x0
  405754:	cset	w8, ge  // ge = tcont
  405758:	tbnz	w8, #0, 405770 <tigetstr@plt+0x3bd0>
  40575c:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405760:	add	x0, x0, #0x215
  405764:	bl	401b40 <gettext@plt>
  405768:	bl	4019a0 <warn@plt>
  40576c:	b	405780 <tigetstr@plt+0x3be0>
  405770:	ldr	w1, [sp, #16]
  405774:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405778:	add	x0, x0, #0x22d
  40577c:	bl	401ae0 <printf@plt>
  405780:	b	405788 <tigetstr@plt+0x3be8>
  405784:	bl	401970 <abort@plt>
  405788:	ldp	x29, x30, [sp, #32]
  40578c:	add	sp, sp, #0x30
  405790:	ret
  405794:	sub	sp, sp, #0xb0
  405798:	stp	x29, x30, [sp, #160]
  40579c:	add	x29, sp, #0xa0
  4057a0:	adrp	x8, 40a000 <tigetstr@plt+0x8460>
  4057a4:	add	x8, x8, #0x261
  4057a8:	stur	x0, [x29, #-8]
  4057ac:	ldur	x0, [x29, #-8]
  4057b0:	str	x8, [sp, #64]
  4057b4:	bl	405e54 <tigetstr@plt+0x42b4>
  4057b8:	stur	w0, [x29, #-24]
  4057bc:	ldur	x8, [x29, #-8]
  4057c0:	ldr	x8, [x8, #24]
  4057c4:	cbnz	x8, 4057d8 <tigetstr@plt+0x3c38>
  4057c8:	ldur	x8, [x29, #-8]
  4057cc:	adrp	x9, 40a000 <tigetstr@plt+0x8460>
  4057d0:	add	x9, x9, #0x231
  4057d4:	str	x9, [x8, #24]
  4057d8:	ldur	x8, [x29, #-8]
  4057dc:	ldr	x0, [x8, #24]
  4057e0:	ldur	x8, [x29, #-8]
  4057e4:	add	x8, x8, #0x2bc
  4057e8:	ldr	x8, [x8]
  4057ec:	lsr	x8, x8, #45
  4057f0:	and	x8, x8, #0x1
  4057f4:	adrp	x9, 40a000 <tigetstr@plt+0x8460>
  4057f8:	add	x9, x9, #0x284
  4057fc:	adrp	x10, 409000 <tigetstr@plt+0x7460>
  405800:	add	x10, x10, #0x55f
  405804:	cmp	w8, #0x0
  405808:	csel	x1, x10, x9, ne  // ne = any
  40580c:	bl	4018a0 <fopen@plt>
  405810:	stur	x0, [x29, #-32]
  405814:	ldur	x9, [x29, #-32]
  405818:	cbnz	x9, 405844 <tigetstr@plt+0x3ca4>
  40581c:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405820:	add	x0, x0, #0x23d
  405824:	bl	401b40 <gettext@plt>
  405828:	ldur	x8, [x29, #-8]
  40582c:	ldr	x2, [x8, #24]
  405830:	mov	w9, #0xffffffff            	// #-1
  405834:	str	x0, [sp, #56]
  405838:	mov	w0, w9
  40583c:	ldr	x1, [sp, #56]
  405840:	bl	401b60 <err@plt>
  405844:	ldur	w0, [x29, #-24]
  405848:	sub	x1, x29, #0xc
  40584c:	mov	x2, #0x4                   	// #4
  405850:	bl	401a70 <read@plt>
  405854:	cmp	x0, #0x4
  405858:	b.eq	405880 <tigetstr@plt+0x3ce0>  // b.none
  40585c:	ldr	x0, [sp, #64]
  405860:	bl	401b40 <gettext@plt>
  405864:	ldur	x8, [x29, #-8]
  405868:	ldr	x2, [x8, #32]
  40586c:	mov	w9, #0xffffffff            	// #-1
  405870:	str	x0, [sp, #48]
  405874:	mov	w0, w9
  405878:	ldr	x1, [sp, #48]
  40587c:	bl	401b60 <err@plt>
  405880:	ldurb	w8, [x29, #-12]
  405884:	stur	w8, [x29, #-16]
  405888:	ldurb	w8, [x29, #-11]
  40588c:	stur	w8, [x29, #-20]
  405890:	ldur	w8, [x29, #-16]
  405894:	ldur	w9, [x29, #-20]
  405898:	mul	w8, w8, w9
  40589c:	cbnz	w8, 4058c4 <tigetstr@plt+0x3d24>
  4058a0:	ldr	x0, [sp, #64]
  4058a4:	bl	401b40 <gettext@plt>
  4058a8:	ldur	x8, [x29, #-8]
  4058ac:	ldr	x2, [x8, #32]
  4058b0:	mov	w9, #0xffffffff            	// #-1
  4058b4:	str	x0, [sp, #40]
  4058b8:	mov	w0, w9
  4058bc:	ldr	x1, [sp, #40]
  4058c0:	bl	401b60 <err@plt>
  4058c4:	ldur	w8, [x29, #-16]
  4058c8:	ldur	w9, [x29, #-20]
  4058cc:	mul	w8, w8, w9
  4058d0:	mov	w9, #0x2                   	// #2
  4058d4:	mul	w8, w8, w9
  4058d8:	mov	w10, w8
  4058dc:	ubfx	x0, x10, #0, #32
  4058e0:	str	w9, [sp, #36]
  4058e4:	bl	405f04 <tigetstr@plt+0x4364>
  4058e8:	stur	x0, [x29, #-64]
  4058ec:	ldur	w8, [x29, #-16]
  4058f0:	ldur	w9, [x29, #-20]
  4058f4:	add	w9, w9, #0x1
  4058f8:	mul	w8, w8, w9
  4058fc:	mov	w10, w8
  405900:	ubfx	x0, x10, #0, #32
  405904:	bl	405f04 <tigetstr@plt+0x4364>
  405908:	stur	x0, [x29, #-72]
  40590c:	ldur	w0, [x29, #-24]
  405910:	ldur	x1, [x29, #-64]
  405914:	ldur	w8, [x29, #-16]
  405918:	ldur	w9, [x29, #-20]
  40591c:	mul	w8, w8, w9
  405920:	ldr	w9, [sp, #36]
  405924:	mul	w8, w8, w9
  405928:	mov	w10, w8
  40592c:	ubfx	x2, x10, #0, #32
  405930:	bl	401a70 <read@plt>
  405934:	stur	x0, [x29, #-56]
  405938:	ldur	x10, [x29, #-56]
  40593c:	cmp	x10, #0x0
  405940:	cset	w8, lt  // lt = tstop
  405944:	tbnz	w8, #0, 405970 <tigetstr@plt+0x3dd0>
  405948:	ldur	x8, [x29, #-56]
  40594c:	ldur	w9, [x29, #-16]
  405950:	ldur	w10, [x29, #-20]
  405954:	mul	w9, w9, w10
  405958:	mov	w10, #0x2                   	// #2
  40595c:	mul	w9, w9, w10
  405960:	mov	w11, w9
  405964:	ubfx	x11, x11, #0, #32
  405968:	cmp	x8, x11
  40596c:	b.eq	405994 <tigetstr@plt+0x3df4>  // b.none
  405970:	ldr	x0, [sp, #64]
  405974:	bl	401b40 <gettext@plt>
  405978:	ldur	x8, [x29, #-8]
  40597c:	ldr	x2, [x8, #32]
  405980:	mov	w9, #0xffffffff            	// #-1
  405984:	str	x0, [sp, #24]
  405988:	mov	w0, w9
  40598c:	ldr	x1, [sp, #24]
  405990:	bl	401b60 <err@plt>
  405994:	ldur	x8, [x29, #-64]
  405998:	str	x8, [sp, #80]
  40599c:	ldur	x8, [x29, #-72]
  4059a0:	str	x8, [sp, #72]
  4059a4:	stur	xzr, [x29, #-40]
  4059a8:	ldur	x8, [x29, #-40]
  4059ac:	ldur	w9, [x29, #-16]
  4059b0:	mov	w10, w9
  4059b4:	cmp	x8, x10
  4059b8:	b.cs	405a80 <tigetstr@plt+0x3ee0>  // b.hs, b.nlast
  4059bc:	stur	xzr, [x29, #-48]
  4059c0:	ldur	x8, [x29, #-48]
  4059c4:	ldur	w9, [x29, #-20]
  4059c8:	mov	w10, w9
  4059cc:	cmp	x8, x10
  4059d0:	b.cs	405a08 <tigetstr@plt+0x3e68>  // b.hs, b.nlast
  4059d4:	ldr	x8, [sp, #80]
  4059d8:	ldrb	w9, [x8]
  4059dc:	ldr	x8, [sp, #72]
  4059e0:	add	x10, x8, #0x1
  4059e4:	str	x10, [sp, #72]
  4059e8:	strb	w9, [x8]
  4059ec:	ldr	x8, [sp, #80]
  4059f0:	add	x8, x8, #0x2
  4059f4:	str	x8, [sp, #80]
  4059f8:	ldur	x8, [x29, #-48]
  4059fc:	add	x8, x8, #0x1
  405a00:	stur	x8, [x29, #-48]
  405a04:	b	4059c0 <tigetstr@plt+0x3e20>
  405a08:	ldur	x8, [x29, #-48]
  405a0c:	subs	x9, x8, #0x1
  405a10:	stur	x9, [x29, #-48]
  405a14:	cmp	x8, #0x0
  405a18:	cset	w10, ls  // ls = plast
  405a1c:	mov	w11, #0x0                   	// #0
  405a20:	str	w11, [sp, #20]
  405a24:	tbnz	w10, #0, 405a3c <tigetstr@plt+0x3e9c>
  405a28:	ldr	x8, [sp, #72]
  405a2c:	ldursb	w9, [x8, #-1]
  405a30:	cmp	w9, #0x20
  405a34:	cset	w9, eq  // eq = none
  405a38:	str	w9, [sp, #20]
  405a3c:	ldr	w8, [sp, #20]
  405a40:	tbnz	w8, #0, 405a48 <tigetstr@plt+0x3ea8>
  405a44:	b	405a5c <tigetstr@plt+0x3ebc>
  405a48:	ldr	x8, [sp, #72]
  405a4c:	mov	x9, #0xffffffffffffffff    	// #-1
  405a50:	add	x8, x8, x9
  405a54:	str	x8, [sp, #72]
  405a58:	b	405a08 <tigetstr@plt+0x3e68>
  405a5c:	ldr	x8, [sp, #72]
  405a60:	add	x9, x8, #0x1
  405a64:	str	x9, [sp, #72]
  405a68:	mov	w10, #0xa                   	// #10
  405a6c:	strb	w10, [x8]
  405a70:	ldur	x8, [x29, #-40]
  405a74:	add	x8, x8, #0x1
  405a78:	stur	x8, [x29, #-40]
  405a7c:	b	4059a8 <tigetstr@plt+0x3e08>
  405a80:	ldur	x0, [x29, #-72]
  405a84:	ldr	x8, [sp, #72]
  405a88:	ldur	x9, [x29, #-72]
  405a8c:	subs	x2, x8, x9
  405a90:	ldur	x3, [x29, #-32]
  405a94:	mov	x1, #0x1                   	// #1
  405a98:	bl	401a30 <fwrite@plt>
  405a9c:	ldur	w10, [x29, #-24]
  405aa0:	mov	w0, w10
  405aa4:	bl	401930 <close@plt>
  405aa8:	ldur	x8, [x29, #-64]
  405aac:	mov	x0, x8
  405ab0:	bl	4019d0 <free@plt>
  405ab4:	ldur	x0, [x29, #-72]
  405ab8:	bl	4019d0 <free@plt>
  405abc:	ldur	x8, [x29, #-8]
  405ac0:	ldr	x0, [x8, #32]
  405ac4:	bl	4019d0 <free@plt>
  405ac8:	ldur	x0, [x29, #-32]
  405acc:	bl	405f54 <tigetstr@plt+0x43b4>
  405ad0:	cbz	w0, 405af4 <tigetstr@plt+0x3f54>
  405ad4:	adrp	x0, 409000 <tigetstr@plt+0x7460>
  405ad8:	add	x0, x0, #0x3a6
  405adc:	bl	401b40 <gettext@plt>
  405ae0:	mov	w8, #0x1                   	// #1
  405ae4:	str	x0, [sp, #8]
  405ae8:	mov	w0, w8
  405aec:	ldr	x1, [sp, #8]
  405af0:	bl	401ac0 <errx@plt>
  405af4:	ldp	x29, x30, [sp, #160]
  405af8:	add	sp, sp, #0xb0
  405afc:	ret
  405b00:	sub	sp, sp, #0x90
  405b04:	stp	x29, x30, [sp, #128]
  405b08:	add	x29, sp, #0x80
  405b0c:	mov	w8, wzr
  405b10:	mov	w9, #0x3                   	// #3
  405b14:	mov	w10, #0x4                   	// #4
  405b18:	mov	w2, #0x800                 	// #2048
  405b1c:	mov	x11, #0x3c                  	// #60
  405b20:	mov	w12, #0xfffffff5            	// #-11
  405b24:	mov	w13, #0x1                   	// #1
  405b28:	mov	w14, #0x0                   	// #0
  405b2c:	mov	w15, #0x2                   	// #2
  405b30:	add	x16, sp, #0x34
  405b34:	stur	x0, [x29, #-8]
  405b38:	stur	x1, [x29, #-16]
  405b3c:	ldur	x17, [x29, #-16]
  405b40:	mov	w0, w8
  405b44:	mov	w1, w9
  405b48:	str	w2, [sp, #48]
  405b4c:	mov	x2, x17
  405b50:	str	w8, [sp, #44]
  405b54:	str	w10, [sp, #40]
  405b58:	str	x11, [sp, #32]
  405b5c:	str	w12, [sp, #28]
  405b60:	str	w13, [sp, #24]
  405b64:	str	w14, [sp, #20]
  405b68:	str	w15, [sp, #16]
  405b6c:	str	x16, [sp, #8]
  405b70:	bl	401a40 <fcntl@plt>
  405b74:	ldur	x1, [x29, #-8]
  405b78:	ldr	w8, [sp, #44]
  405b7c:	mov	w0, w8
  405b80:	bl	401860 <tcgetattr@plt>
  405b84:	ldr	w8, [sp, #44]
  405b88:	mov	w0, w8
  405b8c:	ldr	w1, [sp, #40]
  405b90:	ldr	w2, [sp, #48]
  405b94:	bl	401a40 <fcntl@plt>
  405b98:	ldur	x1, [x29, #-8]
  405b9c:	ldr	x11, [sp, #8]
  405ba0:	mov	x0, x11
  405ba4:	ldr	x2, [sp, #32]
  405ba8:	bl	401750 <memcpy@plt>
  405bac:	ldr	w8, [sp, #64]
  405bb0:	ldr	w9, [sp, #28]
  405bb4:	and	w8, w8, w9
  405bb8:	str	w8, [sp, #64]
  405bbc:	ldr	w8, [sp, #24]
  405bc0:	ldr	x11, [sp, #8]
  405bc4:	strb	w8, [x11, #23]
  405bc8:	ldr	w10, [sp, #20]
  405bcc:	strb	w10, [x11, #22]
  405bd0:	ldr	w0, [sp, #44]
  405bd4:	ldr	w1, [sp, #16]
  405bd8:	mov	x2, x11
  405bdc:	bl	401a80 <tcsetattr@plt>
  405be0:	ldp	x29, x30, [sp, #128]
  405be4:	add	sp, sp, #0x90
  405be8:	ret
  405bec:	sub	sp, sp, #0x30
  405bf0:	stp	x29, x30, [sp, #32]
  405bf4:	add	x29, sp, #0x20
  405bf8:	stur	w0, [x29, #-8]
  405bfc:	str	x1, [sp, #16]
  405c00:	str	x2, [sp, #8]
  405c04:	ldr	x8, [sp, #8]
  405c08:	cbz	x8, 405cb0 <tigetstr@plt+0x4110>
  405c0c:	bl	401b00 <__errno_location@plt>
  405c10:	str	wzr, [x0]
  405c14:	ldur	w0, [x29, #-8]
  405c18:	ldr	x1, [sp, #16]
  405c1c:	ldr	x2, [sp, #8]
  405c20:	bl	401950 <write@plt>
  405c24:	str	x0, [sp]
  405c28:	ldr	x8, [sp]
  405c2c:	cmp	x8, #0x0
  405c30:	cset	w9, le
  405c34:	tbnz	w9, #0, 405c64 <tigetstr@plt+0x40c4>
  405c38:	ldr	x8, [sp]
  405c3c:	ldr	x9, [sp, #8]
  405c40:	subs	x8, x9, x8
  405c44:	str	x8, [sp, #8]
  405c48:	ldr	x8, [sp, #8]
  405c4c:	cbz	x8, 405c60 <tigetstr@plt+0x40c0>
  405c50:	ldr	x8, [sp, #16]
  405c54:	ldr	x9, [sp]
  405c58:	add	x8, x8, x9
  405c5c:	str	x8, [sp, #16]
  405c60:	b	405c90 <tigetstr@plt+0x40f0>
  405c64:	bl	401b00 <__errno_location@plt>
  405c68:	ldr	w8, [x0]
  405c6c:	cmp	w8, #0x4
  405c70:	b.eq	405c90 <tigetstr@plt+0x40f0>  // b.none
  405c74:	bl	401b00 <__errno_location@plt>
  405c78:	ldr	w8, [x0]
  405c7c:	cmp	w8, #0xb
  405c80:	b.eq	405c90 <tigetstr@plt+0x40f0>  // b.none
  405c84:	mov	w8, #0xffffffff            	// #-1
  405c88:	stur	w8, [x29, #-4]
  405c8c:	b	405cb4 <tigetstr@plt+0x4114>
  405c90:	bl	401b00 <__errno_location@plt>
  405c94:	ldr	w8, [x0]
  405c98:	cmp	w8, #0xb
  405c9c:	b.ne	405cac <tigetstr@plt+0x410c>  // b.any
  405ca0:	mov	w0, #0xd090                	// #53392
  405ca4:	movk	w0, #0x3, lsl #16
  405ca8:	bl	405dec <tigetstr@plt+0x424c>
  405cac:	b	405c04 <tigetstr@plt+0x4064>
  405cb0:	stur	wzr, [x29, #-4]
  405cb4:	ldur	w0, [x29, #-4]
  405cb8:	ldp	x29, x30, [sp, #32]
  405cbc:	add	sp, sp, #0x30
  405cc0:	ret
  405cc4:	sub	sp, sp, #0x30
  405cc8:	stp	x29, x30, [sp, #32]
  405ccc:	add	x29, sp, #0x20
  405cd0:	mov	w8, wzr
  405cd4:	mov	w9, #0x4                   	// #4
  405cd8:	stur	x0, [x29, #-8]
  405cdc:	str	x1, [sp, #16]
  405ce0:	ldr	x10, [sp, #16]
  405ce4:	ldr	w2, [x10]
  405ce8:	mov	w0, w8
  405cec:	mov	w1, w9
  405cf0:	str	w8, [sp, #12]
  405cf4:	bl	401a40 <fcntl@plt>
  405cf8:	ldur	x2, [x29, #-8]
  405cfc:	ldr	w8, [sp, #12]
  405d00:	mov	w0, w8
  405d04:	mov	w1, w8
  405d08:	bl	401a80 <tcsetattr@plt>
  405d0c:	ldp	x29, x30, [sp, #32]
  405d10:	add	sp, sp, #0x30
  405d14:	ret
  405d18:	sub	sp, sp, #0xc0
  405d1c:	stp	x29, x30, [sp, #176]
  405d20:	add	x29, sp, #0xb0
  405d24:	add	x8, sp, #0x20
  405d28:	str	x8, [sp, #16]
  405d2c:	str	wzr, [sp, #24]
  405d30:	ldr	w8, [sp, #24]
  405d34:	mov	w9, w8
  405d38:	cmp	x9, #0x10
  405d3c:	b.cs	405d64 <tigetstr@plt+0x41c4>  // b.hs, b.nlast
  405d40:	ldr	x8, [sp, #16]
  405d44:	ldr	w9, [sp, #24]
  405d48:	mov	w10, w9
  405d4c:	mov	x11, xzr
  405d50:	str	x11, [x8, x10, lsl #3]
  405d54:	ldr	w8, [sp, #24]
  405d58:	add	w8, w8, #0x1
  405d5c:	str	w8, [sp, #24]
  405d60:	b	405d30 <tigetstr@plt+0x4190>
  405d64:	ldr	x8, [sp, #32]
  405d68:	orr	x8, x8, #0x1
  405d6c:	str	x8, [sp, #32]
  405d70:	mov	x8, #0xa                   	// #10
  405d74:	stur	x8, [x29, #-16]
  405d78:	stur	xzr, [x29, #-8]
  405d7c:	mov	w0, #0x1                   	// #1
  405d80:	add	x1, sp, #0x20
  405d84:	mov	x8, xzr
  405d88:	mov	x2, x8
  405d8c:	mov	x3, x8
  405d90:	sub	x4, x29, #0x10
  405d94:	bl	401aa0 <select@plt>
  405d98:	str	w0, [sp, #28]
  405d9c:	cmp	w0, #0x0
  405da0:	cset	w9, ge  // ge = tcont
  405da4:	tbnz	w9, #0, 405ddc <tigetstr@plt+0x423c>
  405da8:	bl	401b00 <__errno_location@plt>
  405dac:	ldr	w8, [x0]
  405db0:	cmp	w8, #0x4
  405db4:	b.ne	405dbc <tigetstr@plt+0x421c>  // b.any
  405db8:	b	405d7c <tigetstr@plt+0x41dc>
  405dbc:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405dc0:	add	x0, x0, #0x19d
  405dc4:	bl	401b40 <gettext@plt>
  405dc8:	mov	w8, #0x1                   	// #1
  405dcc:	str	x0, [sp, #8]
  405dd0:	mov	w0, w8
  405dd4:	ldr	x1, [sp, #8]
  405dd8:	bl	401b60 <err@plt>
  405ddc:	ldr	w0, [sp, #28]
  405de0:	ldp	x29, x30, [sp, #176]
  405de4:	add	sp, sp, #0xc0
  405de8:	ret
  405dec:	sub	sp, sp, #0x30
  405df0:	stp	x29, x30, [sp, #32]
  405df4:	add	x29, sp, #0x20
  405df8:	mov	x8, #0x4240                	// #16960
  405dfc:	movk	x8, #0xf, lsl #16
  405e00:	mov	x9, #0x3e8                 	// #1000
  405e04:	mov	x10, xzr
  405e08:	add	x11, sp, #0x8
  405e0c:	stur	w0, [x29, #-4]
  405e10:	ldur	w12, [x29, #-4]
  405e14:	mov	w13, w12
  405e18:	sdiv	x13, x13, x8
  405e1c:	str	x13, [sp, #8]
  405e20:	ldur	w12, [x29, #-4]
  405e24:	mov	w13, w12
  405e28:	sdiv	x14, x13, x8
  405e2c:	mul	x8, x14, x8
  405e30:	subs	x8, x13, x8
  405e34:	mul	x8, x8, x9
  405e38:	str	x8, [sp, #16]
  405e3c:	mov	x0, x11
  405e40:	mov	x1, x10
  405e44:	bl	4019e0 <nanosleep@plt>
  405e48:	ldp	x29, x30, [sp, #32]
  405e4c:	add	sp, sp, #0x30
  405e50:	ret
  405e54:	sub	sp, sp, #0x30
  405e58:	stp	x29, x30, [sp, #32]
  405e5c:	add	x29, sp, #0x20
  405e60:	stur	x0, [x29, #-8]
  405e64:	ldur	x8, [x29, #-8]
  405e68:	ldr	w9, [x8, #20]
  405e6c:	cbz	w9, 405e90 <tigetstr@plt+0x42f0>
  405e70:	ldur	x8, [x29, #-8]
  405e74:	add	x0, x8, #0x20
  405e78:	ldur	x8, [x29, #-8]
  405e7c:	ldr	w2, [x8, #20]
  405e80:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  405e84:	add	x1, x1, #0x270
  405e88:	bl	406014 <tigetstr@plt+0x4474>
  405e8c:	b	405ea4 <tigetstr@plt+0x4304>
  405e90:	ldur	x8, [x29, #-8]
  405e94:	add	x0, x8, #0x20
  405e98:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  405e9c:	add	x1, x1, #0x27c
  405ea0:	bl	406014 <tigetstr@plt+0x4474>
  405ea4:	ldur	x8, [x29, #-8]
  405ea8:	ldr	x0, [x8, #32]
  405eac:	mov	w9, wzr
  405eb0:	mov	w1, w9
  405eb4:	bl	4018c0 <open@plt>
  405eb8:	stur	w0, [x29, #-12]
  405ebc:	ldur	w9, [x29, #-12]
  405ec0:	cmp	w9, #0x0
  405ec4:	cset	w9, ge  // ge = tcont
  405ec8:	tbnz	w9, #0, 405ef4 <tigetstr@plt+0x4354>
  405ecc:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  405ed0:	add	x0, x0, #0x261
  405ed4:	bl	401b40 <gettext@plt>
  405ed8:	ldur	x8, [x29, #-8]
  405edc:	ldr	x2, [x8, #32]
  405ee0:	mov	w9, #0xffffffff            	// #-1
  405ee4:	str	x0, [sp, #8]
  405ee8:	mov	w0, w9
  405eec:	ldr	x1, [sp, #8]
  405ef0:	bl	401b60 <err@plt>
  405ef4:	ldur	w0, [x29, #-12]
  405ef8:	ldp	x29, x30, [sp, #32]
  405efc:	add	sp, sp, #0x30
  405f00:	ret
  405f04:	sub	sp, sp, #0x20
  405f08:	stp	x29, x30, [sp, #16]
  405f0c:	add	x29, sp, #0x10
  405f10:	str	x0, [sp, #8]
  405f14:	ldr	x0, [sp, #8]
  405f18:	bl	4018b0 <malloc@plt>
  405f1c:	str	x0, [sp]
  405f20:	ldr	x8, [sp]
  405f24:	cbnz	x8, 405f44 <tigetstr@plt+0x43a4>
  405f28:	ldr	x8, [sp, #8]
  405f2c:	cbz	x8, 405f44 <tigetstr@plt+0x43a4>
  405f30:	ldr	x2, [sp, #8]
  405f34:	mov	w0, #0x1                   	// #1
  405f38:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  405f3c:	add	x1, x1, #0x29d
  405f40:	bl	401b60 <err@plt>
  405f44:	ldr	x0, [sp]
  405f48:	ldp	x29, x30, [sp, #16]
  405f4c:	add	sp, sp, #0x20
  405f50:	ret
  405f54:	sub	sp, sp, #0x30
  405f58:	stp	x29, x30, [sp, #32]
  405f5c:	add	x29, sp, #0x20
  405f60:	str	x0, [sp, #16]
  405f64:	ldr	x0, [sp, #16]
  405f68:	bl	401830 <__fpending@plt>
  405f6c:	cmp	x0, #0x0
  405f70:	cset	w8, ne  // ne = any
  405f74:	and	w8, w8, #0x1
  405f78:	str	w8, [sp, #12]
  405f7c:	ldr	x0, [sp, #16]
  405f80:	bl	401b90 <ferror@plt>
  405f84:	cmp	w0, #0x0
  405f88:	cset	w8, ne  // ne = any
  405f8c:	and	w8, w8, #0x1
  405f90:	str	w8, [sp, #8]
  405f94:	ldr	x0, [sp, #16]
  405f98:	bl	401890 <fclose@plt>
  405f9c:	cmp	w0, #0x0
  405fa0:	cset	w8, ne  // ne = any
  405fa4:	and	w8, w8, #0x1
  405fa8:	str	w8, [sp, #4]
  405fac:	ldr	w8, [sp, #8]
  405fb0:	cbnz	w8, 405fd4 <tigetstr@plt+0x4434>
  405fb4:	ldr	w8, [sp, #4]
  405fb8:	cbz	w8, 406000 <tigetstr@plt+0x4460>
  405fbc:	ldr	w8, [sp, #12]
  405fc0:	cbnz	w8, 405fd4 <tigetstr@plt+0x4434>
  405fc4:	bl	401b00 <__errno_location@plt>
  405fc8:	ldr	w8, [x0]
  405fcc:	cmp	w8, #0x9
  405fd0:	b.eq	406000 <tigetstr@plt+0x4460>  // b.none
  405fd4:	ldr	w8, [sp, #4]
  405fd8:	cbnz	w8, 405ff4 <tigetstr@plt+0x4454>
  405fdc:	bl	401b00 <__errno_location@plt>
  405fe0:	ldr	w8, [x0]
  405fe4:	cmp	w8, #0x20
  405fe8:	b.eq	405ff4 <tigetstr@plt+0x4454>  // b.none
  405fec:	bl	401b00 <__errno_location@plt>
  405ff0:	str	wzr, [x0]
  405ff4:	mov	w8, #0xffffffff            	// #-1
  405ff8:	stur	w8, [x29, #-4]
  405ffc:	b	406004 <tigetstr@plt+0x4464>
  406000:	stur	wzr, [x29, #-4]
  406004:	ldur	w0, [x29, #-4]
  406008:	ldp	x29, x30, [sp, #32]
  40600c:	add	sp, sp, #0x30
  406010:	ret
  406014:	sub	sp, sp, #0x130
  406018:	stp	x29, x30, [sp, #272]
  40601c:	str	x28, [sp, #288]
  406020:	add	x29, sp, #0x110
  406024:	sub	x8, x29, #0x38
  406028:	str	q7, [sp, #112]
  40602c:	str	q6, [sp, #96]
  406030:	str	q5, [sp, #80]
  406034:	str	q4, [sp, #64]
  406038:	str	q3, [sp, #48]
  40603c:	str	q2, [sp, #32]
  406040:	str	q1, [sp, #16]
  406044:	str	q0, [sp]
  406048:	str	x7, [sp, #168]
  40604c:	str	x6, [sp, #160]
  406050:	str	x5, [sp, #152]
  406054:	str	x4, [sp, #144]
  406058:	str	x3, [sp, #136]
  40605c:	str	x2, [sp, #128]
  406060:	stur	x0, [x29, #-8]
  406064:	stur	x1, [x29, #-16]
  406068:	mov	w9, #0xffffff80            	// #-128
  40606c:	stur	w9, [x29, #-28]
  406070:	mov	w9, #0xffffffd0            	// #-48
  406074:	stur	w9, [x29, #-32]
  406078:	mov	x10, sp
  40607c:	add	x10, x10, #0x80
  406080:	stur	x10, [x29, #-40]
  406084:	add	x10, sp, #0x80
  406088:	add	x10, x10, #0x30
  40608c:	stur	x10, [x29, #-48]
  406090:	add	x10, x29, #0x20
  406094:	stur	x10, [x29, #-56]
  406098:	ldur	x0, [x29, #-8]
  40609c:	ldur	x1, [x29, #-16]
  4060a0:	ldr	q0, [x8]
  4060a4:	ldr	q1, [x8, #16]
  4060a8:	stur	q1, [x29, #-80]
  4060ac:	stur	q0, [x29, #-96]
  4060b0:	sub	x2, x29, #0x60
  4060b4:	bl	4019f0 <vasprintf@plt>
  4060b8:	stur	w0, [x29, #-20]
  4060bc:	ldur	w9, [x29, #-20]
  4060c0:	tbz	w9, #31, 4060d8 <tigetstr@plt+0x4538>
  4060c4:	b	4060c8 <tigetstr@plt+0x4528>
  4060c8:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  4060cc:	add	x1, x1, #0x286
  4060d0:	mov	w0, #0x1                   	// #1
  4060d4:	bl	401b60 <err@plt>
  4060d8:	ldur	w0, [x29, #-20]
  4060dc:	ldr	x28, [sp, #288]
  4060e0:	ldp	x29, x30, [sp, #272]
  4060e4:	add	sp, sp, #0x130
  4060e8:	ret
  4060ec:	sub	sp, sp, #0x10
  4060f0:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  4060f4:	add	x8, x8, #0x298
  4060f8:	str	w0, [sp, #12]
  4060fc:	ldr	w9, [sp, #12]
  406100:	str	w9, [x8]
  406104:	add	sp, sp, #0x10
  406108:	ret
  40610c:	sub	sp, sp, #0xd0
  406110:	stp	x29, x30, [sp, #192]
  406114:	add	x29, sp, #0xc0
  406118:	mov	w8, #0x400                 	// #1024
  40611c:	stur	x0, [x29, #-8]
  406120:	stur	x1, [x29, #-16]
  406124:	stur	x2, [x29, #-24]
  406128:	stur	xzr, [x29, #-56]
  40612c:	stur	w8, [x29, #-60]
  406130:	stur	wzr, [x29, #-64]
  406134:	stur	wzr, [x29, #-68]
  406138:	stur	wzr, [x29, #-72]
  40613c:	ldur	x9, [x29, #-16]
  406140:	str	xzr, [x9]
  406144:	ldur	x9, [x29, #-8]
  406148:	cbz	x9, 406158 <tigetstr@plt+0x45b8>
  40614c:	ldur	x8, [x29, #-8]
  406150:	ldrb	w9, [x8]
  406154:	cbnz	w9, 406164 <tigetstr@plt+0x45c4>
  406158:	mov	w8, #0xffffffea            	// #-22
  40615c:	stur	w8, [x29, #-64]
  406160:	b	40668c <tigetstr@plt+0x4aec>
  406164:	ldur	x8, [x29, #-8]
  406168:	stur	x8, [x29, #-32]
  40616c:	bl	4019b0 <__ctype_b_loc@plt>
  406170:	ldr	x8, [x0]
  406174:	ldur	x9, [x29, #-32]
  406178:	ldrb	w10, [x9]
  40617c:	ldrh	w10, [x8, w10, sxtw #1]
  406180:	and	w10, w10, #0x2000
  406184:	cbz	w10, 406198 <tigetstr@plt+0x45f8>
  406188:	ldur	x8, [x29, #-32]
  40618c:	add	x8, x8, #0x1
  406190:	stur	x8, [x29, #-32]
  406194:	b	40616c <tigetstr@plt+0x45cc>
  406198:	ldur	x8, [x29, #-32]
  40619c:	ldrsb	w9, [x8]
  4061a0:	cmp	w9, #0x2d
  4061a4:	b.ne	4061b4 <tigetstr@plt+0x4614>  // b.any
  4061a8:	mov	w8, #0xffffffea            	// #-22
  4061ac:	stur	w8, [x29, #-64]
  4061b0:	b	40668c <tigetstr@plt+0x4aec>
  4061b4:	bl	401b00 <__errno_location@plt>
  4061b8:	mov	w8, wzr
  4061bc:	str	wzr, [x0]
  4061c0:	sub	x1, x29, #0x28
  4061c4:	mov	x9, xzr
  4061c8:	stur	x9, [x29, #-40]
  4061cc:	ldur	x0, [x29, #-8]
  4061d0:	mov	w2, w8
  4061d4:	bl	401960 <strtoumax@plt>
  4061d8:	stur	x0, [x29, #-48]
  4061dc:	ldur	x9, [x29, #-40]
  4061e0:	ldur	x10, [x29, #-8]
  4061e4:	cmp	x9, x10
  4061e8:	b.eq	406210 <tigetstr@plt+0x4670>  // b.none
  4061ec:	bl	401b00 <__errno_location@plt>
  4061f0:	ldr	w8, [x0]
  4061f4:	cbz	w8, 406248 <tigetstr@plt+0x46a8>
  4061f8:	ldur	x8, [x29, #-48]
  4061fc:	mov	x9, #0xffffffffffffffff    	// #-1
  406200:	cmp	x8, x9
  406204:	b.eq	406210 <tigetstr@plt+0x4670>  // b.none
  406208:	ldur	x8, [x29, #-48]
  40620c:	cbnz	x8, 406248 <tigetstr@plt+0x46a8>
  406210:	bl	401b00 <__errno_location@plt>
  406214:	ldr	w8, [x0]
  406218:	cbz	w8, 406234 <tigetstr@plt+0x4694>
  40621c:	bl	401b00 <__errno_location@plt>
  406220:	ldr	w8, [x0]
  406224:	mov	w9, wzr
  406228:	subs	w8, w9, w8
  40622c:	str	w8, [sp, #28]
  406230:	b	40623c <tigetstr@plt+0x469c>
  406234:	mov	w8, #0xffffffea            	// #-22
  406238:	str	w8, [sp, #28]
  40623c:	ldr	w8, [sp, #28]
  406240:	stur	w8, [x29, #-64]
  406244:	b	40668c <tigetstr@plt+0x4aec>
  406248:	ldur	x8, [x29, #-40]
  40624c:	cbz	x8, 40625c <tigetstr@plt+0x46bc>
  406250:	ldur	x8, [x29, #-40]
  406254:	ldrb	w9, [x8]
  406258:	cbnz	w9, 406260 <tigetstr@plt+0x46c0>
  40625c:	b	406680 <tigetstr@plt+0x4ae0>
  406260:	ldur	x8, [x29, #-40]
  406264:	stur	x8, [x29, #-32]
  406268:	ldur	x8, [x29, #-32]
  40626c:	ldrsb	w9, [x8, #1]
  406270:	cmp	w9, #0x69
  406274:	b.ne	4062b0 <tigetstr@plt+0x4710>  // b.any
  406278:	ldur	x8, [x29, #-32]
  40627c:	ldrsb	w9, [x8, #2]
  406280:	cmp	w9, #0x42
  406284:	b.eq	406298 <tigetstr@plt+0x46f8>  // b.none
  406288:	ldur	x8, [x29, #-32]
  40628c:	ldrsb	w9, [x8, #2]
  406290:	cmp	w9, #0x62
  406294:	b.ne	4062b0 <tigetstr@plt+0x4710>  // b.any
  406298:	ldur	x8, [x29, #-32]
  40629c:	ldrb	w9, [x8, #3]
  4062a0:	cbnz	w9, 4062b0 <tigetstr@plt+0x4710>
  4062a4:	mov	w8, #0x400                 	// #1024
  4062a8:	stur	w8, [x29, #-60]
  4062ac:	b	4064c4 <tigetstr@plt+0x4924>
  4062b0:	ldur	x8, [x29, #-32]
  4062b4:	ldrsb	w9, [x8, #1]
  4062b8:	cmp	w9, #0x42
  4062bc:	b.eq	4062d0 <tigetstr@plt+0x4730>  // b.none
  4062c0:	ldur	x8, [x29, #-32]
  4062c4:	ldrsb	w9, [x8, #1]
  4062c8:	cmp	w9, #0x62
  4062cc:	b.ne	4062e8 <tigetstr@plt+0x4748>  // b.any
  4062d0:	ldur	x8, [x29, #-32]
  4062d4:	ldrb	w9, [x8, #2]
  4062d8:	cbnz	w9, 4062e8 <tigetstr@plt+0x4748>
  4062dc:	mov	w8, #0x3e8                 	// #1000
  4062e0:	stur	w8, [x29, #-60]
  4062e4:	b	4064c4 <tigetstr@plt+0x4924>
  4062e8:	ldur	x8, [x29, #-32]
  4062ec:	ldrb	w9, [x8, #1]
  4062f0:	cbz	w9, 4064c4 <tigetstr@plt+0x4924>
  4062f4:	bl	401850 <localeconv@plt>
  4062f8:	stur	x0, [x29, #-88]
  4062fc:	ldur	x8, [x29, #-88]
  406300:	cbz	x8, 406314 <tigetstr@plt+0x4774>
  406304:	ldur	x8, [x29, #-88]
  406308:	ldr	x8, [x8]
  40630c:	str	x8, [sp, #16]
  406310:	b	40631c <tigetstr@plt+0x477c>
  406314:	mov	x8, xzr
  406318:	str	x8, [sp, #16]
  40631c:	ldr	x8, [sp, #16]
  406320:	str	x8, [sp, #96]
  406324:	ldr	x8, [sp, #96]
  406328:	cbz	x8, 40633c <tigetstr@plt+0x479c>
  40632c:	ldr	x0, [sp, #96]
  406330:	bl	401780 <strlen@plt>
  406334:	str	x0, [sp, #8]
  406338:	b	406344 <tigetstr@plt+0x47a4>
  40633c:	mov	x8, xzr
  406340:	str	x8, [sp, #8]
  406344:	ldr	x8, [sp, #8]
  406348:	str	x8, [sp, #88]
  40634c:	ldur	x8, [x29, #-56]
  406350:	cbnz	x8, 4064b8 <tigetstr@plt+0x4918>
  406354:	ldur	x8, [x29, #-32]
  406358:	ldrsb	w9, [x8]
  40635c:	cbz	w9, 4064b8 <tigetstr@plt+0x4918>
  406360:	ldr	x8, [sp, #96]
  406364:	cbz	x8, 4064b8 <tigetstr@plt+0x4918>
  406368:	ldr	x0, [sp, #96]
  40636c:	ldur	x1, [x29, #-32]
  406370:	ldr	x2, [sp, #88]
  406374:	bl	4018d0 <strncmp@plt>
  406378:	cbnz	w0, 4064b8 <tigetstr@plt+0x4918>
  40637c:	ldur	x8, [x29, #-32]
  406380:	ldr	x9, [sp, #88]
  406384:	add	x8, x8, x9
  406388:	str	x8, [sp, #80]
  40638c:	ldr	x8, [sp, #80]
  406390:	stur	x8, [x29, #-32]
  406394:	ldur	x8, [x29, #-32]
  406398:	ldrsb	w9, [x8]
  40639c:	cmp	w9, #0x30
  4063a0:	b.ne	4063c0 <tigetstr@plt+0x4820>  // b.any
  4063a4:	ldur	w8, [x29, #-72]
  4063a8:	add	w8, w8, #0x1
  4063ac:	stur	w8, [x29, #-72]
  4063b0:	ldur	x8, [x29, #-32]
  4063b4:	add	x8, x8, #0x1
  4063b8:	stur	x8, [x29, #-32]
  4063bc:	b	406394 <tigetstr@plt+0x47f4>
  4063c0:	ldur	x8, [x29, #-32]
  4063c4:	str	x8, [sp, #80]
  4063c8:	bl	4019b0 <__ctype_b_loc@plt>
  4063cc:	ldr	x8, [x0]
  4063d0:	ldr	x9, [sp, #80]
  4063d4:	ldrsb	x9, [x9]
  4063d8:	ldrh	w10, [x8, x9, lsl #1]
  4063dc:	and	w10, w10, #0x800
  4063e0:	cbz	w10, 40647c <tigetstr@plt+0x48dc>
  4063e4:	bl	401b00 <__errno_location@plt>
  4063e8:	mov	w8, wzr
  4063ec:	str	wzr, [x0]
  4063f0:	sub	x1, x29, #0x28
  4063f4:	mov	x9, xzr
  4063f8:	stur	x9, [x29, #-40]
  4063fc:	ldr	x0, [sp, #80]
  406400:	mov	w2, w8
  406404:	bl	401960 <strtoumax@plt>
  406408:	stur	x0, [x29, #-56]
  40640c:	ldur	x9, [x29, #-40]
  406410:	ldr	x10, [sp, #80]
  406414:	cmp	x9, x10
  406418:	b.eq	406440 <tigetstr@plt+0x48a0>  // b.none
  40641c:	bl	401b00 <__errno_location@plt>
  406420:	ldr	w8, [x0]
  406424:	cbz	w8, 406478 <tigetstr@plt+0x48d8>
  406428:	ldur	x8, [x29, #-56]
  40642c:	mov	x9, #0xffffffffffffffff    	// #-1
  406430:	cmp	x8, x9
  406434:	b.eq	406440 <tigetstr@plt+0x48a0>  // b.none
  406438:	ldur	x8, [x29, #-56]
  40643c:	cbnz	x8, 406478 <tigetstr@plt+0x48d8>
  406440:	bl	401b00 <__errno_location@plt>
  406444:	ldr	w8, [x0]
  406448:	cbz	w8, 406464 <tigetstr@plt+0x48c4>
  40644c:	bl	401b00 <__errno_location@plt>
  406450:	ldr	w8, [x0]
  406454:	mov	w9, wzr
  406458:	subs	w8, w9, w8
  40645c:	str	w8, [sp, #4]
  406460:	b	40646c <tigetstr@plt+0x48cc>
  406464:	mov	w8, #0xffffffea            	// #-22
  406468:	str	w8, [sp, #4]
  40646c:	ldr	w8, [sp, #4]
  406470:	stur	w8, [x29, #-64]
  406474:	b	40668c <tigetstr@plt+0x4aec>
  406478:	b	406484 <tigetstr@plt+0x48e4>
  40647c:	ldur	x8, [x29, #-32]
  406480:	stur	x8, [x29, #-40]
  406484:	ldur	x8, [x29, #-56]
  406488:	cbz	x8, 4064ac <tigetstr@plt+0x490c>
  40648c:	ldur	x8, [x29, #-40]
  406490:	cbz	x8, 4064a0 <tigetstr@plt+0x4900>
  406494:	ldur	x8, [x29, #-40]
  406498:	ldrb	w9, [x8]
  40649c:	cbnz	w9, 4064ac <tigetstr@plt+0x490c>
  4064a0:	mov	w8, #0xffffffea            	// #-22
  4064a4:	stur	w8, [x29, #-64]
  4064a8:	b	40668c <tigetstr@plt+0x4aec>
  4064ac:	ldur	x8, [x29, #-40]
  4064b0:	stur	x8, [x29, #-32]
  4064b4:	b	406268 <tigetstr@plt+0x46c8>
  4064b8:	mov	w8, #0xffffffea            	// #-22
  4064bc:	stur	w8, [x29, #-64]
  4064c0:	b	40668c <tigetstr@plt+0x4aec>
  4064c4:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  4064c8:	add	x8, x8, #0x2a0
  4064cc:	ldr	x0, [x8]
  4064d0:	ldur	x8, [x29, #-32]
  4064d4:	ldrsb	w1, [x8]
  4064d8:	bl	401a20 <strchr@plt>
  4064dc:	stur	x0, [x29, #-80]
  4064e0:	ldur	x8, [x29, #-80]
  4064e4:	cbz	x8, 406508 <tigetstr@plt+0x4968>
  4064e8:	ldur	x8, [x29, #-80]
  4064ec:	adrp	x9, 41b000 <tigetstr@plt+0x19460>
  4064f0:	add	x9, x9, #0x2a0
  4064f4:	ldr	x9, [x9]
  4064f8:	subs	x8, x8, x9
  4064fc:	add	x8, x8, #0x1
  406500:	stur	w8, [x29, #-68]
  406504:	b	406558 <tigetstr@plt+0x49b8>
  406508:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  40650c:	add	x8, x8, #0x2a8
  406510:	ldr	x0, [x8]
  406514:	ldur	x8, [x29, #-32]
  406518:	ldrsb	w1, [x8]
  40651c:	bl	401a20 <strchr@plt>
  406520:	stur	x0, [x29, #-80]
  406524:	ldur	x8, [x29, #-80]
  406528:	cbz	x8, 40654c <tigetstr@plt+0x49ac>
  40652c:	ldur	x8, [x29, #-80]
  406530:	adrp	x9, 41b000 <tigetstr@plt+0x19460>
  406534:	add	x9, x9, #0x2a8
  406538:	ldr	x9, [x9]
  40653c:	subs	x8, x8, x9
  406540:	add	x8, x8, #0x1
  406544:	stur	w8, [x29, #-68]
  406548:	b	406558 <tigetstr@plt+0x49b8>
  40654c:	mov	w8, #0xffffffea            	// #-22
  406550:	stur	w8, [x29, #-64]
  406554:	b	40668c <tigetstr@plt+0x4aec>
  406558:	ldur	w1, [x29, #-60]
  40655c:	ldur	w2, [x29, #-68]
  406560:	sub	x0, x29, #0x30
  406564:	bl	4066c8 <tigetstr@plt+0x4b28>
  406568:	stur	w0, [x29, #-64]
  40656c:	ldur	x8, [x29, #-24]
  406570:	cbz	x8, 406580 <tigetstr@plt+0x49e0>
  406574:	ldur	w8, [x29, #-68]
  406578:	ldur	x9, [x29, #-24]
  40657c:	str	w8, [x9]
  406580:	ldur	x8, [x29, #-56]
  406584:	cbz	x8, 406680 <tigetstr@plt+0x4ae0>
  406588:	ldur	w8, [x29, #-68]
  40658c:	cbz	w8, 406680 <tigetstr@plt+0x4ae0>
  406590:	mov	x8, #0xa                   	// #10
  406594:	str	x8, [sp, #64]
  406598:	mov	x8, #0x1                   	// #1
  40659c:	str	x8, [sp, #56]
  4065a0:	add	x0, sp, #0x30
  4065a4:	str	x8, [sp, #48]
  4065a8:	ldur	w1, [x29, #-60]
  4065ac:	ldur	w2, [x29, #-68]
  4065b0:	bl	4066c8 <tigetstr@plt+0x4b28>
  4065b4:	ldr	x8, [sp, #64]
  4065b8:	ldur	x9, [x29, #-56]
  4065bc:	cmp	x8, x9
  4065c0:	b.cs	4065d8 <tigetstr@plt+0x4a38>  // b.hs, b.nlast
  4065c4:	ldr	x8, [sp, #64]
  4065c8:	mov	x9, #0xa                   	// #10
  4065cc:	mul	x8, x8, x9
  4065d0:	str	x8, [sp, #64]
  4065d4:	b	4065b4 <tigetstr@plt+0x4a14>
  4065d8:	str	wzr, [sp, #76]
  4065dc:	ldr	w8, [sp, #76]
  4065e0:	ldur	w9, [x29, #-72]
  4065e4:	cmp	w8, w9
  4065e8:	b.ge	40660c <tigetstr@plt+0x4a6c>  // b.tcont
  4065ec:	ldr	x8, [sp, #64]
  4065f0:	mov	x9, #0xa                   	// #10
  4065f4:	mul	x8, x8, x9
  4065f8:	str	x8, [sp, #64]
  4065fc:	ldr	w8, [sp, #76]
  406600:	add	w8, w8, #0x1
  406604:	str	w8, [sp, #76]
  406608:	b	4065dc <tigetstr@plt+0x4a3c>
  40660c:	ldur	x8, [x29, #-56]
  406610:	mov	x9, #0xa                   	// #10
  406614:	udiv	x10, x8, x9
  406618:	mul	x10, x10, x9
  40661c:	subs	x8, x8, x10
  406620:	str	w8, [sp, #44]
  406624:	ldr	x10, [sp, #64]
  406628:	ldr	x11, [sp, #56]
  40662c:	udiv	x10, x10, x11
  406630:	str	x10, [sp, #32]
  406634:	ldur	x10, [x29, #-56]
  406638:	udiv	x10, x10, x9
  40663c:	stur	x10, [x29, #-56]
  406640:	ldr	x10, [sp, #56]
  406644:	mul	x9, x10, x9
  406648:	str	x9, [sp, #56]
  40664c:	ldr	w8, [sp, #44]
  406650:	cbz	w8, 406678 <tigetstr@plt+0x4ad8>
  406654:	ldr	x8, [sp, #48]
  406658:	ldr	x9, [sp, #32]
  40665c:	ldr	w10, [sp, #44]
  406660:	mov	w11, w10
  406664:	udiv	x9, x9, x11
  406668:	udiv	x8, x8, x9
  40666c:	ldur	x9, [x29, #-48]
  406670:	add	x8, x9, x8
  406674:	stur	x8, [x29, #-48]
  406678:	ldur	x8, [x29, #-56]
  40667c:	cbnz	x8, 40660c <tigetstr@plt+0x4a6c>
  406680:	ldur	x8, [x29, #-48]
  406684:	ldur	x9, [x29, #-16]
  406688:	str	x8, [x9]
  40668c:	ldur	w8, [x29, #-64]
  406690:	cmp	w8, #0x0
  406694:	cset	w8, ge  // ge = tcont
  406698:	tbnz	w8, #0, 4066b8 <tigetstr@plt+0x4b18>
  40669c:	ldur	w8, [x29, #-64]
  4066a0:	mov	w9, wzr
  4066a4:	subs	w8, w9, w8
  4066a8:	str	w8, [sp]
  4066ac:	bl	401b00 <__errno_location@plt>
  4066b0:	ldr	w8, [sp]
  4066b4:	str	w8, [x0]
  4066b8:	ldur	w0, [x29, #-64]
  4066bc:	ldp	x29, x30, [sp, #192]
  4066c0:	add	sp, sp, #0xd0
  4066c4:	ret
  4066c8:	sub	sp, sp, #0x20
  4066cc:	str	x0, [sp, #16]
  4066d0:	str	w1, [sp, #12]
  4066d4:	str	w2, [sp, #8]
  4066d8:	ldr	w8, [sp, #8]
  4066dc:	subs	w9, w8, #0x1
  4066e0:	str	w9, [sp, #8]
  4066e4:	cbz	w8, 406728 <tigetstr@plt+0x4b88>
  4066e8:	ldrsw	x8, [sp, #12]
  4066ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4066f0:	udiv	x8, x9, x8
  4066f4:	ldr	x9, [sp, #16]
  4066f8:	ldr	x9, [x9]
  4066fc:	cmp	x8, x9
  406700:	b.cs	406710 <tigetstr@plt+0x4b70>  // b.hs, b.nlast
  406704:	mov	w8, #0xffffffde            	// #-34
  406708:	str	w8, [sp, #28]
  40670c:	b	40672c <tigetstr@plt+0x4b8c>
  406710:	ldrsw	x8, [sp, #12]
  406714:	ldr	x9, [sp, #16]
  406718:	ldr	x10, [x9]
  40671c:	mul	x8, x10, x8
  406720:	str	x8, [x9]
  406724:	b	4066d8 <tigetstr@plt+0x4b38>
  406728:	str	wzr, [sp, #28]
  40672c:	ldr	w0, [sp, #28]
  406730:	add	sp, sp, #0x20
  406734:	ret
  406738:	sub	sp, sp, #0x20
  40673c:	stp	x29, x30, [sp, #16]
  406740:	add	x29, sp, #0x10
  406744:	mov	x8, xzr
  406748:	str	x0, [sp, #8]
  40674c:	str	x1, [sp]
  406750:	ldr	x0, [sp, #8]
  406754:	ldr	x1, [sp]
  406758:	mov	x2, x8
  40675c:	bl	40610c <tigetstr@plt+0x456c>
  406760:	ldp	x29, x30, [sp, #16]
  406764:	add	sp, sp, #0x20
  406768:	ret
  40676c:	sub	sp, sp, #0x30
  406770:	stp	x29, x30, [sp, #32]
  406774:	add	x29, sp, #0x20
  406778:	stur	x0, [x29, #-8]
  40677c:	str	x1, [sp, #16]
  406780:	ldur	x8, [x29, #-8]
  406784:	str	x8, [sp, #8]
  406788:	ldr	x8, [sp, #8]
  40678c:	mov	w9, #0x0                   	// #0
  406790:	str	w9, [sp, #4]
  406794:	cbz	x8, 4067cc <tigetstr@plt+0x4c2c>
  406798:	ldr	x8, [sp, #8]
  40679c:	ldrsb	w9, [x8]
  4067a0:	mov	w10, #0x0                   	// #0
  4067a4:	str	w10, [sp, #4]
  4067a8:	cbz	w9, 4067cc <tigetstr@plt+0x4c2c>
  4067ac:	bl	4019b0 <__ctype_b_loc@plt>
  4067b0:	ldr	x8, [x0]
  4067b4:	ldr	x9, [sp, #8]
  4067b8:	ldrb	w10, [x9]
  4067bc:	ldrh	w10, [x8, w10, sxtw #1]
  4067c0:	tst	w10, #0x800
  4067c4:	cset	w10, ne  // ne = any
  4067c8:	str	w10, [sp, #4]
  4067cc:	ldr	w8, [sp, #4]
  4067d0:	tbnz	w8, #0, 4067d8 <tigetstr@plt+0x4c38>
  4067d4:	b	4067e8 <tigetstr@plt+0x4c48>
  4067d8:	ldr	x8, [sp, #8]
  4067dc:	add	x8, x8, #0x1
  4067e0:	str	x8, [sp, #8]
  4067e4:	b	406788 <tigetstr@plt+0x4be8>
  4067e8:	ldr	x8, [sp, #16]
  4067ec:	cbz	x8, 4067fc <tigetstr@plt+0x4c5c>
  4067f0:	ldr	x8, [sp, #8]
  4067f4:	ldr	x9, [sp, #16]
  4067f8:	str	x8, [x9]
  4067fc:	ldr	x8, [sp, #8]
  406800:	mov	w9, #0x0                   	// #0
  406804:	str	w9, [sp]
  406808:	cbz	x8, 40683c <tigetstr@plt+0x4c9c>
  40680c:	ldr	x8, [sp, #8]
  406810:	ldur	x9, [x29, #-8]
  406814:	mov	w10, #0x0                   	// #0
  406818:	cmp	x8, x9
  40681c:	str	w10, [sp]
  406820:	b.ls	40683c <tigetstr@plt+0x4c9c>  // b.plast
  406824:	ldr	x8, [sp, #8]
  406828:	ldrb	w9, [x8]
  40682c:	cmp	w9, #0x0
  406830:	cset	w9, ne  // ne = any
  406834:	eor	w9, w9, #0x1
  406838:	str	w9, [sp]
  40683c:	ldr	w8, [sp]
  406840:	and	w0, w8, #0x1
  406844:	ldp	x29, x30, [sp, #32]
  406848:	add	sp, sp, #0x30
  40684c:	ret
  406850:	sub	sp, sp, #0x30
  406854:	stp	x29, x30, [sp, #32]
  406858:	add	x29, sp, #0x20
  40685c:	stur	x0, [x29, #-8]
  406860:	str	x1, [sp, #16]
  406864:	ldur	x8, [x29, #-8]
  406868:	str	x8, [sp, #8]
  40686c:	ldr	x8, [sp, #8]
  406870:	mov	w9, #0x0                   	// #0
  406874:	str	w9, [sp, #4]
  406878:	cbz	x8, 4068b0 <tigetstr@plt+0x4d10>
  40687c:	ldr	x8, [sp, #8]
  406880:	ldrsb	w9, [x8]
  406884:	mov	w10, #0x0                   	// #0
  406888:	str	w10, [sp, #4]
  40688c:	cbz	w9, 4068b0 <tigetstr@plt+0x4d10>
  406890:	bl	4019b0 <__ctype_b_loc@plt>
  406894:	ldr	x8, [x0]
  406898:	ldr	x9, [sp, #8]
  40689c:	ldrb	w10, [x9]
  4068a0:	ldrh	w10, [x8, w10, sxtw #1]
  4068a4:	tst	w10, #0x1000
  4068a8:	cset	w10, ne  // ne = any
  4068ac:	str	w10, [sp, #4]
  4068b0:	ldr	w8, [sp, #4]
  4068b4:	tbnz	w8, #0, 4068bc <tigetstr@plt+0x4d1c>
  4068b8:	b	4068cc <tigetstr@plt+0x4d2c>
  4068bc:	ldr	x8, [sp, #8]
  4068c0:	add	x8, x8, #0x1
  4068c4:	str	x8, [sp, #8]
  4068c8:	b	40686c <tigetstr@plt+0x4ccc>
  4068cc:	ldr	x8, [sp, #16]
  4068d0:	cbz	x8, 4068e0 <tigetstr@plt+0x4d40>
  4068d4:	ldr	x8, [sp, #8]
  4068d8:	ldr	x9, [sp, #16]
  4068dc:	str	x8, [x9]
  4068e0:	ldr	x8, [sp, #8]
  4068e4:	mov	w9, #0x0                   	// #0
  4068e8:	str	w9, [sp]
  4068ec:	cbz	x8, 406920 <tigetstr@plt+0x4d80>
  4068f0:	ldr	x8, [sp, #8]
  4068f4:	ldur	x9, [x29, #-8]
  4068f8:	mov	w10, #0x0                   	// #0
  4068fc:	cmp	x8, x9
  406900:	str	w10, [sp]
  406904:	b.ls	406920 <tigetstr@plt+0x4d80>  // b.plast
  406908:	ldr	x8, [sp, #8]
  40690c:	ldrb	w9, [x8]
  406910:	cmp	w9, #0x0
  406914:	cset	w9, ne  // ne = any
  406918:	eor	w9, w9, #0x1
  40691c:	str	w9, [sp]
  406920:	ldr	w8, [sp]
  406924:	and	w0, w8, #0x1
  406928:	ldp	x29, x30, [sp, #32]
  40692c:	add	sp, sp, #0x30
  406930:	ret
  406934:	sub	sp, sp, #0x150
  406938:	stp	x29, x30, [sp, #304]
  40693c:	str	x28, [sp, #320]
  406940:	add	x29, sp, #0x130
  406944:	str	q7, [sp, #160]
  406948:	str	q6, [sp, #144]
  40694c:	str	q5, [sp, #128]
  406950:	str	q4, [sp, #112]
  406954:	str	q3, [sp, #96]
  406958:	str	q2, [sp, #80]
  40695c:	str	q1, [sp, #64]
  406960:	str	q0, [sp, #48]
  406964:	stur	x7, [x29, #-80]
  406968:	stur	x6, [x29, #-88]
  40696c:	stur	x5, [x29, #-96]
  406970:	stur	x4, [x29, #-104]
  406974:	stur	x3, [x29, #-112]
  406978:	stur	x2, [x29, #-120]
  40697c:	stur	x0, [x29, #-16]
  406980:	stur	x1, [x29, #-24]
  406984:	mov	w8, #0xffffff80            	// #-128
  406988:	stur	w8, [x29, #-44]
  40698c:	mov	w8, #0xffffffd0            	// #-48
  406990:	stur	w8, [x29, #-48]
  406994:	add	x9, sp, #0x30
  406998:	add	x9, x9, #0x80
  40699c:	stur	x9, [x29, #-56]
  4069a0:	sub	x9, x29, #0x78
  4069a4:	add	x9, x9, #0x30
  4069a8:	stur	x9, [x29, #-64]
  4069ac:	add	x9, x29, #0x20
  4069b0:	stur	x9, [x29, #-72]
  4069b4:	b	4069b8 <tigetstr@plt+0x4e18>
  4069b8:	sub	x8, x29, #0x48
  4069bc:	add	x8, x8, #0x18
  4069c0:	ldur	w9, [x29, #-48]
  4069c4:	mov	w10, w9
  4069c8:	str	x8, [sp, #40]
  4069cc:	str	w10, [sp, #36]
  4069d0:	tbz	w9, #31, 406a08 <tigetstr@plt+0x4e68>
  4069d4:	b	4069d8 <tigetstr@plt+0x4e38>
  4069d8:	ldr	w8, [sp, #36]
  4069dc:	add	w9, w8, #0x8
  4069e0:	ldr	x10, [sp, #40]
  4069e4:	str	w9, [x10]
  4069e8:	subs	w9, w9, #0x0
  4069ec:	b.gt	406a08 <tigetstr@plt+0x4e68>
  4069f0:	b	4069f4 <tigetstr@plt+0x4e54>
  4069f4:	ldur	x8, [x29, #-64]
  4069f8:	ldr	w9, [sp, #36]
  4069fc:	add	x8, x8, w9, sxtw
  406a00:	str	x8, [sp, #24]
  406a04:	b	406a1c <tigetstr@plt+0x4e7c>
  406a08:	ldur	x8, [x29, #-72]
  406a0c:	add	x9, x8, #0x8
  406a10:	stur	x9, [x29, #-72]
  406a14:	str	x8, [sp, #24]
  406a18:	b	406a1c <tigetstr@plt+0x4e7c>
  406a1c:	ldr	x8, [sp, #24]
  406a20:	ldr	x8, [x8]
  406a24:	stur	x8, [x29, #-32]
  406a28:	ldur	x8, [x29, #-32]
  406a2c:	cbnz	x8, 406a38 <tigetstr@plt+0x4e98>
  406a30:	b	406a34 <tigetstr@plt+0x4e94>
  406a34:	b	406b0c <tigetstr@plt+0x4f6c>
  406a38:	sub	x8, x29, #0x48
  406a3c:	add	x8, x8, #0x18
  406a40:	ldur	w9, [x29, #-48]
  406a44:	mov	w10, w9
  406a48:	str	x8, [sp, #16]
  406a4c:	str	w10, [sp, #12]
  406a50:	tbz	w9, #31, 406a88 <tigetstr@plt+0x4ee8>
  406a54:	b	406a58 <tigetstr@plt+0x4eb8>
  406a58:	ldr	w8, [sp, #12]
  406a5c:	add	w9, w8, #0x8
  406a60:	ldr	x10, [sp, #16]
  406a64:	str	w9, [x10]
  406a68:	subs	w9, w9, #0x0
  406a6c:	b.gt	406a88 <tigetstr@plt+0x4ee8>
  406a70:	b	406a74 <tigetstr@plt+0x4ed4>
  406a74:	ldur	x8, [x29, #-64]
  406a78:	ldr	w9, [sp, #12]
  406a7c:	add	x8, x8, w9, sxtw
  406a80:	str	x8, [sp]
  406a84:	b	406a9c <tigetstr@plt+0x4efc>
  406a88:	ldur	x8, [x29, #-72]
  406a8c:	add	x9, x8, #0x8
  406a90:	stur	x9, [x29, #-72]
  406a94:	str	x8, [sp]
  406a98:	b	406a9c <tigetstr@plt+0x4efc>
  406a9c:	ldr	x8, [sp]
  406aa0:	ldr	x8, [x8]
  406aa4:	stur	x8, [x29, #-40]
  406aa8:	ldur	x8, [x29, #-40]
  406aac:	cbnz	x8, 406ab8 <tigetstr@plt+0x4f18>
  406ab0:	b	406ab4 <tigetstr@plt+0x4f14>
  406ab4:	b	406b0c <tigetstr@plt+0x4f6c>
  406ab8:	ldur	x0, [x29, #-16]
  406abc:	ldur	x1, [x29, #-32]
  406ac0:	bl	401990 <strcmp@plt>
  406ac4:	cbnz	w0, 406ad8 <tigetstr@plt+0x4f38>
  406ac8:	b	406acc <tigetstr@plt+0x4f2c>
  406acc:	mov	w8, #0x1                   	// #1
  406ad0:	stur	w8, [x29, #-4]
  406ad4:	b	406b28 <tigetstr@plt+0x4f88>
  406ad8:	ldur	x0, [x29, #-16]
  406adc:	ldur	x1, [x29, #-40]
  406ae0:	bl	401990 <strcmp@plt>
  406ae4:	cbnz	w0, 406af8 <tigetstr@plt+0x4f58>
  406ae8:	b	406aec <tigetstr@plt+0x4f4c>
  406aec:	mov	w8, wzr
  406af0:	stur	w8, [x29, #-4]
  406af4:	b	406b28 <tigetstr@plt+0x4f88>
  406af8:	b	406afc <tigetstr@plt+0x4f5c>
  406afc:	b	406b00 <tigetstr@plt+0x4f60>
  406b00:	mov	w8, #0x1                   	// #1
  406b04:	cbnz	w8, 4069b8 <tigetstr@plt+0x4e18>
  406b08:	b	406b0c <tigetstr@plt+0x4f6c>
  406b0c:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  406b10:	ldr	w0, [x8, #664]
  406b14:	ldur	x2, [x29, #-24]
  406b18:	ldur	x3, [x29, #-16]
  406b1c:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  406b20:	add	x1, x1, #0x2c9
  406b24:	bl	401ac0 <errx@plt>
  406b28:	ldur	w0, [x29, #-4]
  406b2c:	ldr	x28, [sp, #320]
  406b30:	ldp	x29, x30, [sp, #304]
  406b34:	add	sp, sp, #0x150
  406b38:	ret
  406b3c:	sub	sp, sp, #0x20
  406b40:	str	x0, [sp, #16]
  406b44:	str	x1, [sp, #8]
  406b48:	str	w2, [sp, #4]
  406b4c:	ldr	x8, [sp, #8]
  406b50:	subs	x9, x8, #0x1
  406b54:	str	x9, [sp, #8]
  406b58:	mov	w10, #0x0                   	// #0
  406b5c:	str	w10, [sp]
  406b60:	cbz	x8, 406b78 <tigetstr@plt+0x4fd8>
  406b64:	ldr	x8, [sp, #16]
  406b68:	ldrsb	w9, [x8]
  406b6c:	cmp	w9, #0x0
  406b70:	cset	w9, ne  // ne = any
  406b74:	str	w9, [sp]
  406b78:	ldr	w8, [sp]
  406b7c:	tbnz	w8, #0, 406b84 <tigetstr@plt+0x4fe4>
  406b80:	b	406bbc <tigetstr@plt+0x501c>
  406b84:	ldr	x8, [sp, #16]
  406b88:	ldrsb	w9, [x8]
  406b8c:	ldr	w10, [sp, #4]
  406b90:	lsl	w10, w10, #24
  406b94:	asr	w10, w10, #24
  406b98:	cmp	w9, w10
  406b9c:	b.ne	406bac <tigetstr@plt+0x500c>  // b.any
  406ba0:	ldr	x8, [sp, #16]
  406ba4:	str	x8, [sp, #24]
  406ba8:	b	406bc4 <tigetstr@plt+0x5024>
  406bac:	ldr	x8, [sp, #16]
  406bb0:	add	x8, x8, #0x1
  406bb4:	str	x8, [sp, #16]
  406bb8:	b	406b4c <tigetstr@plt+0x4fac>
  406bbc:	mov	x8, xzr
  406bc0:	str	x8, [sp, #24]
  406bc4:	ldr	x0, [sp, #24]
  406bc8:	add	sp, sp, #0x20
  406bcc:	ret
  406bd0:	sub	sp, sp, #0x30
  406bd4:	stp	x29, x30, [sp, #32]
  406bd8:	add	x29, sp, #0x20
  406bdc:	mov	w8, #0xffff8000            	// #-32768
  406be0:	stur	x0, [x29, #-8]
  406be4:	str	x1, [sp, #16]
  406be8:	ldur	x0, [x29, #-8]
  406bec:	ldr	x1, [sp, #16]
  406bf0:	str	w8, [sp, #8]
  406bf4:	bl	406c5c <tigetstr@plt+0x50bc>
  406bf8:	str	w0, [sp, #12]
  406bfc:	ldr	w8, [sp, #12]
  406c00:	ldr	w9, [sp, #8]
  406c04:	cmp	w8, w9
  406c08:	b.lt	406c1c <tigetstr@plt+0x507c>  // b.tstop
  406c0c:	ldr	w8, [sp, #12]
  406c10:	mov	w9, #0x7fff                	// #32767
  406c14:	cmp	w8, w9
  406c18:	b.le	406c48 <tigetstr@plt+0x50a8>
  406c1c:	bl	401b00 <__errno_location@plt>
  406c20:	mov	w8, #0x22                  	// #34
  406c24:	str	w8, [x0]
  406c28:	adrp	x9, 41b000 <tigetstr@plt+0x19460>
  406c2c:	add	x9, x9, #0x298
  406c30:	ldr	w0, [x9]
  406c34:	ldr	x2, [sp, #16]
  406c38:	ldur	x3, [x29, #-8]
  406c3c:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  406c40:	add	x1, x1, #0x2c9
  406c44:	bl	401b60 <err@plt>
  406c48:	ldr	w8, [sp, #12]
  406c4c:	mov	w0, w8
  406c50:	ldp	x29, x30, [sp, #32]
  406c54:	add	sp, sp, #0x30
  406c58:	ret
  406c5c:	sub	sp, sp, #0x30
  406c60:	stp	x29, x30, [sp, #32]
  406c64:	add	x29, sp, #0x20
  406c68:	mov	x8, #0xffffffff80000000    	// #-2147483648
  406c6c:	stur	x0, [x29, #-8]
  406c70:	str	x1, [sp, #16]
  406c74:	ldur	x0, [x29, #-8]
  406c78:	ldr	x1, [sp, #16]
  406c7c:	str	x8, [sp]
  406c80:	bl	406dcc <tigetstr@plt+0x522c>
  406c84:	str	x0, [sp, #8]
  406c88:	ldr	x8, [sp, #8]
  406c8c:	ldr	x9, [sp]
  406c90:	cmp	x8, x9
  406c94:	b.lt	406ca8 <tigetstr@plt+0x5108>  // b.tstop
  406c98:	ldr	x8, [sp, #8]
  406c9c:	mov	x9, #0x7fffffff            	// #2147483647
  406ca0:	cmp	x8, x9
  406ca4:	b.le	406cd4 <tigetstr@plt+0x5134>
  406ca8:	bl	401b00 <__errno_location@plt>
  406cac:	mov	w8, #0x22                  	// #34
  406cb0:	str	w8, [x0]
  406cb4:	adrp	x9, 41b000 <tigetstr@plt+0x19460>
  406cb8:	add	x9, x9, #0x298
  406cbc:	ldr	w0, [x9]
  406cc0:	ldr	x2, [sp, #16]
  406cc4:	ldur	x3, [x29, #-8]
  406cc8:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  406ccc:	add	x1, x1, #0x2c9
  406cd0:	bl	401b60 <err@plt>
  406cd4:	ldr	x8, [sp, #8]
  406cd8:	mov	w0, w8
  406cdc:	ldp	x29, x30, [sp, #32]
  406ce0:	add	sp, sp, #0x30
  406ce4:	ret
  406ce8:	sub	sp, sp, #0x20
  406cec:	stp	x29, x30, [sp, #16]
  406cf0:	add	x29, sp, #0x10
  406cf4:	mov	w2, #0xa                   	// #10
  406cf8:	str	x0, [sp, #8]
  406cfc:	str	x1, [sp]
  406d00:	ldr	x0, [sp, #8]
  406d04:	ldr	x1, [sp]
  406d08:	bl	406d18 <tigetstr@plt+0x5178>
  406d0c:	ldp	x29, x30, [sp, #16]
  406d10:	add	sp, sp, #0x20
  406d14:	ret
  406d18:	sub	sp, sp, #0x30
  406d1c:	stp	x29, x30, [sp, #32]
  406d20:	add	x29, sp, #0x20
  406d24:	mov	w8, #0xffff                	// #65535
  406d28:	stur	x0, [x29, #-8]
  406d2c:	str	x1, [sp, #16]
  406d30:	str	w2, [sp, #12]
  406d34:	ldur	x0, [x29, #-8]
  406d38:	ldr	x1, [sp, #16]
  406d3c:	ldr	w2, [sp, #12]
  406d40:	str	w8, [sp, #4]
  406d44:	bl	406ee0 <tigetstr@plt+0x5340>
  406d48:	str	w0, [sp, #8]
  406d4c:	ldr	w8, [sp, #8]
  406d50:	ldr	w9, [sp, #4]
  406d54:	cmp	w8, w9
  406d58:	b.ls	406d88 <tigetstr@plt+0x51e8>  // b.plast
  406d5c:	bl	401b00 <__errno_location@plt>
  406d60:	mov	w8, #0x22                  	// #34
  406d64:	str	w8, [x0]
  406d68:	adrp	x9, 41b000 <tigetstr@plt+0x19460>
  406d6c:	add	x9, x9, #0x298
  406d70:	ldr	w0, [x9]
  406d74:	ldr	x2, [sp, #16]
  406d78:	ldur	x3, [x29, #-8]
  406d7c:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  406d80:	add	x1, x1, #0x2c9
  406d84:	bl	401b60 <err@plt>
  406d88:	ldr	w8, [sp, #8]
  406d8c:	mov	w0, w8
  406d90:	ldp	x29, x30, [sp, #32]
  406d94:	add	sp, sp, #0x30
  406d98:	ret
  406d9c:	sub	sp, sp, #0x20
  406da0:	stp	x29, x30, [sp, #16]
  406da4:	add	x29, sp, #0x10
  406da8:	mov	w2, #0x10                  	// #16
  406dac:	str	x0, [sp, #8]
  406db0:	str	x1, [sp]
  406db4:	ldr	x0, [sp, #8]
  406db8:	ldr	x1, [sp]
  406dbc:	bl	406d18 <tigetstr@plt+0x5178>
  406dc0:	ldp	x29, x30, [sp, #16]
  406dc4:	add	sp, sp, #0x20
  406dc8:	ret
  406dcc:	sub	sp, sp, #0x30
  406dd0:	stp	x29, x30, [sp, #32]
  406dd4:	add	x29, sp, #0x20
  406dd8:	mov	x8, xzr
  406ddc:	stur	x0, [x29, #-8]
  406de0:	str	x1, [sp, #16]
  406de4:	str	x8, [sp]
  406de8:	bl	401b00 <__errno_location@plt>
  406dec:	str	wzr, [x0]
  406df0:	ldur	x8, [x29, #-8]
  406df4:	cbz	x8, 406e04 <tigetstr@plt+0x5264>
  406df8:	ldur	x8, [x29, #-8]
  406dfc:	ldrsb	w9, [x8]
  406e00:	cbnz	w9, 406e08 <tigetstr@plt+0x5268>
  406e04:	b	406e60 <tigetstr@plt+0x52c0>
  406e08:	ldur	x0, [x29, #-8]
  406e0c:	mov	x1, sp
  406e10:	mov	w2, #0xa                   	// #10
  406e14:	bl	4017d0 <strtoimax@plt>
  406e18:	str	x0, [sp, #8]
  406e1c:	bl	401b00 <__errno_location@plt>
  406e20:	ldr	w8, [x0]
  406e24:	cbnz	w8, 406e4c <tigetstr@plt+0x52ac>
  406e28:	ldur	x8, [x29, #-8]
  406e2c:	ldr	x9, [sp]
  406e30:	cmp	x8, x9
  406e34:	b.eq	406e4c <tigetstr@plt+0x52ac>  // b.none
  406e38:	ldr	x8, [sp]
  406e3c:	cbz	x8, 406e50 <tigetstr@plt+0x52b0>
  406e40:	ldr	x8, [sp]
  406e44:	ldrsb	w9, [x8]
  406e48:	cbz	w9, 406e50 <tigetstr@plt+0x52b0>
  406e4c:	b	406e60 <tigetstr@plt+0x52c0>
  406e50:	ldr	x0, [sp, #8]
  406e54:	ldp	x29, x30, [sp, #32]
  406e58:	add	sp, sp, #0x30
  406e5c:	ret
  406e60:	bl	401b00 <__errno_location@plt>
  406e64:	ldr	w8, [x0]
  406e68:	cmp	w8, #0x22
  406e6c:	b.ne	406e90 <tigetstr@plt+0x52f0>  // b.any
  406e70:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  406e74:	add	x8, x8, #0x298
  406e78:	ldr	w0, [x8]
  406e7c:	ldr	x2, [sp, #16]
  406e80:	ldur	x3, [x29, #-8]
  406e84:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  406e88:	add	x1, x1, #0x2c9
  406e8c:	bl	401b60 <err@plt>
  406e90:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  406e94:	add	x8, x8, #0x298
  406e98:	ldr	w0, [x8]
  406e9c:	ldr	x2, [sp, #16]
  406ea0:	ldur	x3, [x29, #-8]
  406ea4:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  406ea8:	add	x1, x1, #0x2c9
  406eac:	bl	401ac0 <errx@plt>
  406eb0:	sub	sp, sp, #0x20
  406eb4:	stp	x29, x30, [sp, #16]
  406eb8:	add	x29, sp, #0x10
  406ebc:	mov	w2, #0xa                   	// #10
  406ec0:	str	x0, [sp, #8]
  406ec4:	str	x1, [sp]
  406ec8:	ldr	x0, [sp, #8]
  406ecc:	ldr	x1, [sp]
  406ed0:	bl	406ee0 <tigetstr@plt+0x5340>
  406ed4:	ldp	x29, x30, [sp, #16]
  406ed8:	add	sp, sp, #0x20
  406edc:	ret
  406ee0:	sub	sp, sp, #0x40
  406ee4:	stp	x29, x30, [sp, #48]
  406ee8:	add	x29, sp, #0x30
  406eec:	mov	x8, #0xffffffff            	// #4294967295
  406ef0:	stur	x0, [x29, #-8]
  406ef4:	stur	x1, [x29, #-16]
  406ef8:	stur	w2, [x29, #-20]
  406efc:	ldur	x0, [x29, #-8]
  406f00:	ldur	x1, [x29, #-16]
  406f04:	ldur	w2, [x29, #-20]
  406f08:	str	x8, [sp, #8]
  406f0c:	bl	406fc4 <tigetstr@plt+0x5424>
  406f10:	str	x0, [sp, #16]
  406f14:	ldr	x8, [sp, #16]
  406f18:	ldr	x9, [sp, #8]
  406f1c:	cmp	x8, x9
  406f20:	b.ls	406f50 <tigetstr@plt+0x53b0>  // b.plast
  406f24:	bl	401b00 <__errno_location@plt>
  406f28:	mov	w8, #0x22                  	// #34
  406f2c:	str	w8, [x0]
  406f30:	adrp	x9, 41b000 <tigetstr@plt+0x19460>
  406f34:	add	x9, x9, #0x298
  406f38:	ldr	w0, [x9]
  406f3c:	ldur	x2, [x29, #-16]
  406f40:	ldur	x3, [x29, #-8]
  406f44:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  406f48:	add	x1, x1, #0x2c9
  406f4c:	bl	401b60 <err@plt>
  406f50:	ldr	x8, [sp, #16]
  406f54:	mov	w0, w8
  406f58:	ldp	x29, x30, [sp, #48]
  406f5c:	add	sp, sp, #0x40
  406f60:	ret
  406f64:	sub	sp, sp, #0x20
  406f68:	stp	x29, x30, [sp, #16]
  406f6c:	add	x29, sp, #0x10
  406f70:	mov	w2, #0x10                  	// #16
  406f74:	str	x0, [sp, #8]
  406f78:	str	x1, [sp]
  406f7c:	ldr	x0, [sp, #8]
  406f80:	ldr	x1, [sp]
  406f84:	bl	406ee0 <tigetstr@plt+0x5340>
  406f88:	ldp	x29, x30, [sp, #16]
  406f8c:	add	sp, sp, #0x20
  406f90:	ret
  406f94:	sub	sp, sp, #0x20
  406f98:	stp	x29, x30, [sp, #16]
  406f9c:	add	x29, sp, #0x10
  406fa0:	mov	w2, #0xa                   	// #10
  406fa4:	str	x0, [sp, #8]
  406fa8:	str	x1, [sp]
  406fac:	ldr	x0, [sp, #8]
  406fb0:	ldr	x1, [sp]
  406fb4:	bl	406fc4 <tigetstr@plt+0x5424>
  406fb8:	ldp	x29, x30, [sp, #16]
  406fbc:	add	sp, sp, #0x20
  406fc0:	ret
  406fc4:	sub	sp, sp, #0x40
  406fc8:	stp	x29, x30, [sp, #48]
  406fcc:	add	x29, sp, #0x30
  406fd0:	mov	x8, xzr
  406fd4:	stur	x0, [x29, #-8]
  406fd8:	stur	x1, [x29, #-16]
  406fdc:	stur	w2, [x29, #-20]
  406fe0:	str	x8, [sp, #8]
  406fe4:	bl	401b00 <__errno_location@plt>
  406fe8:	str	wzr, [x0]
  406fec:	ldur	x8, [x29, #-8]
  406ff0:	cbz	x8, 407000 <tigetstr@plt+0x5460>
  406ff4:	ldur	x8, [x29, #-8]
  406ff8:	ldrsb	w9, [x8]
  406ffc:	cbnz	w9, 407004 <tigetstr@plt+0x5464>
  407000:	b	40705c <tigetstr@plt+0x54bc>
  407004:	ldur	x0, [x29, #-8]
  407008:	ldur	w2, [x29, #-20]
  40700c:	add	x1, sp, #0x8
  407010:	bl	401960 <strtoumax@plt>
  407014:	str	x0, [sp, #16]
  407018:	bl	401b00 <__errno_location@plt>
  40701c:	ldr	w8, [x0]
  407020:	cbnz	w8, 407048 <tigetstr@plt+0x54a8>
  407024:	ldur	x8, [x29, #-8]
  407028:	ldr	x9, [sp, #8]
  40702c:	cmp	x8, x9
  407030:	b.eq	407048 <tigetstr@plt+0x54a8>  // b.none
  407034:	ldr	x8, [sp, #8]
  407038:	cbz	x8, 40704c <tigetstr@plt+0x54ac>
  40703c:	ldr	x8, [sp, #8]
  407040:	ldrsb	w9, [x8]
  407044:	cbz	w9, 40704c <tigetstr@plt+0x54ac>
  407048:	b	40705c <tigetstr@plt+0x54bc>
  40704c:	ldr	x0, [sp, #16]
  407050:	ldp	x29, x30, [sp, #48]
  407054:	add	sp, sp, #0x40
  407058:	ret
  40705c:	bl	401b00 <__errno_location@plt>
  407060:	ldr	w8, [x0]
  407064:	cmp	w8, #0x22
  407068:	b.ne	40708c <tigetstr@plt+0x54ec>  // b.any
  40706c:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  407070:	add	x8, x8, #0x298
  407074:	ldr	w0, [x8]
  407078:	ldur	x2, [x29, #-16]
  40707c:	ldur	x3, [x29, #-8]
  407080:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  407084:	add	x1, x1, #0x2c9
  407088:	bl	401b60 <err@plt>
  40708c:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  407090:	add	x8, x8, #0x298
  407094:	ldr	w0, [x8]
  407098:	ldur	x2, [x29, #-16]
  40709c:	ldur	x3, [x29, #-8]
  4070a0:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  4070a4:	add	x1, x1, #0x2c9
  4070a8:	bl	401ac0 <errx@plt>
  4070ac:	sub	sp, sp, #0x20
  4070b0:	stp	x29, x30, [sp, #16]
  4070b4:	add	x29, sp, #0x10
  4070b8:	mov	w2, #0x10                  	// #16
  4070bc:	str	x0, [sp, #8]
  4070c0:	str	x1, [sp]
  4070c4:	ldr	x0, [sp, #8]
  4070c8:	ldr	x1, [sp]
  4070cc:	bl	406fc4 <tigetstr@plt+0x5424>
  4070d0:	ldp	x29, x30, [sp, #16]
  4070d4:	add	sp, sp, #0x20
  4070d8:	ret
  4070dc:	sub	sp, sp, #0x30
  4070e0:	stp	x29, x30, [sp, #32]
  4070e4:	add	x29, sp, #0x20
  4070e8:	mov	x8, xzr
  4070ec:	stur	x0, [x29, #-8]
  4070f0:	str	x1, [sp, #16]
  4070f4:	str	x8, [sp]
  4070f8:	bl	401b00 <__errno_location@plt>
  4070fc:	str	wzr, [x0]
  407100:	ldur	x8, [x29, #-8]
  407104:	cbz	x8, 407114 <tigetstr@plt+0x5574>
  407108:	ldur	x8, [x29, #-8]
  40710c:	ldrsb	w9, [x8]
  407110:	cbnz	w9, 407118 <tigetstr@plt+0x5578>
  407114:	b	40716c <tigetstr@plt+0x55cc>
  407118:	ldur	x0, [x29, #-8]
  40711c:	mov	x1, sp
  407120:	bl	4017e0 <strtod@plt>
  407124:	str	d0, [sp, #8]
  407128:	bl	401b00 <__errno_location@plt>
  40712c:	ldr	w8, [x0]
  407130:	cbnz	w8, 407158 <tigetstr@plt+0x55b8>
  407134:	ldur	x8, [x29, #-8]
  407138:	ldr	x9, [sp]
  40713c:	cmp	x8, x9
  407140:	b.eq	407158 <tigetstr@plt+0x55b8>  // b.none
  407144:	ldr	x8, [sp]
  407148:	cbz	x8, 40715c <tigetstr@plt+0x55bc>
  40714c:	ldr	x8, [sp]
  407150:	ldrsb	w9, [x8]
  407154:	cbz	w9, 40715c <tigetstr@plt+0x55bc>
  407158:	b	40716c <tigetstr@plt+0x55cc>
  40715c:	ldr	d0, [sp, #8]
  407160:	ldp	x29, x30, [sp, #32]
  407164:	add	sp, sp, #0x30
  407168:	ret
  40716c:	bl	401b00 <__errno_location@plt>
  407170:	ldr	w8, [x0]
  407174:	cmp	w8, #0x22
  407178:	b.ne	40719c <tigetstr@plt+0x55fc>  // b.any
  40717c:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  407180:	add	x8, x8, #0x298
  407184:	ldr	w0, [x8]
  407188:	ldr	x2, [sp, #16]
  40718c:	ldur	x3, [x29, #-8]
  407190:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  407194:	add	x1, x1, #0x2c9
  407198:	bl	401b60 <err@plt>
  40719c:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  4071a0:	add	x8, x8, #0x298
  4071a4:	ldr	w0, [x8]
  4071a8:	ldr	x2, [sp, #16]
  4071ac:	ldur	x3, [x29, #-8]
  4071b0:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  4071b4:	add	x1, x1, #0x2c9
  4071b8:	bl	401ac0 <errx@plt>
  4071bc:	sub	sp, sp, #0x30
  4071c0:	stp	x29, x30, [sp, #32]
  4071c4:	add	x29, sp, #0x20
  4071c8:	mov	x8, xzr
  4071cc:	stur	x0, [x29, #-8]
  4071d0:	str	x1, [sp, #16]
  4071d4:	str	x8, [sp]
  4071d8:	bl	401b00 <__errno_location@plt>
  4071dc:	str	wzr, [x0]
  4071e0:	ldur	x8, [x29, #-8]
  4071e4:	cbz	x8, 4071f4 <tigetstr@plt+0x5654>
  4071e8:	ldur	x8, [x29, #-8]
  4071ec:	ldrsb	w9, [x8]
  4071f0:	cbnz	w9, 4071f8 <tigetstr@plt+0x5658>
  4071f4:	b	407250 <tigetstr@plt+0x56b0>
  4071f8:	ldur	x0, [x29, #-8]
  4071fc:	mov	x1, sp
  407200:	mov	w2, #0xa                   	// #10
  407204:	bl	4019c0 <strtol@plt>
  407208:	str	x0, [sp, #8]
  40720c:	bl	401b00 <__errno_location@plt>
  407210:	ldr	w8, [x0]
  407214:	cbnz	w8, 40723c <tigetstr@plt+0x569c>
  407218:	ldur	x8, [x29, #-8]
  40721c:	ldr	x9, [sp]
  407220:	cmp	x8, x9
  407224:	b.eq	40723c <tigetstr@plt+0x569c>  // b.none
  407228:	ldr	x8, [sp]
  40722c:	cbz	x8, 407240 <tigetstr@plt+0x56a0>
  407230:	ldr	x8, [sp]
  407234:	ldrsb	w9, [x8]
  407238:	cbz	w9, 407240 <tigetstr@plt+0x56a0>
  40723c:	b	407250 <tigetstr@plt+0x56b0>
  407240:	ldr	x0, [sp, #8]
  407244:	ldp	x29, x30, [sp, #32]
  407248:	add	sp, sp, #0x30
  40724c:	ret
  407250:	bl	401b00 <__errno_location@plt>
  407254:	ldr	w8, [x0]
  407258:	cmp	w8, #0x22
  40725c:	b.ne	407280 <tigetstr@plt+0x56e0>  // b.any
  407260:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  407264:	add	x8, x8, #0x298
  407268:	ldr	w0, [x8]
  40726c:	ldr	x2, [sp, #16]
  407270:	ldur	x3, [x29, #-8]
  407274:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  407278:	add	x1, x1, #0x2c9
  40727c:	bl	401b60 <err@plt>
  407280:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  407284:	add	x8, x8, #0x298
  407288:	ldr	w0, [x8]
  40728c:	ldr	x2, [sp, #16]
  407290:	ldur	x3, [x29, #-8]
  407294:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  407298:	add	x1, x1, #0x2c9
  40729c:	bl	401ac0 <errx@plt>
  4072a0:	sub	sp, sp, #0x30
  4072a4:	stp	x29, x30, [sp, #32]
  4072a8:	add	x29, sp, #0x20
  4072ac:	mov	x8, xzr
  4072b0:	stur	x0, [x29, #-8]
  4072b4:	str	x1, [sp, #16]
  4072b8:	str	x8, [sp]
  4072bc:	bl	401b00 <__errno_location@plt>
  4072c0:	str	wzr, [x0]
  4072c4:	ldur	x8, [x29, #-8]
  4072c8:	cbz	x8, 4072d8 <tigetstr@plt+0x5738>
  4072cc:	ldur	x8, [x29, #-8]
  4072d0:	ldrsb	w9, [x8]
  4072d4:	cbnz	w9, 4072dc <tigetstr@plt+0x573c>
  4072d8:	b	407334 <tigetstr@plt+0x5794>
  4072dc:	ldur	x0, [x29, #-8]
  4072e0:	mov	x1, sp
  4072e4:	mov	w2, #0xa                   	// #10
  4072e8:	bl	401770 <strtoul@plt>
  4072ec:	str	x0, [sp, #8]
  4072f0:	bl	401b00 <__errno_location@plt>
  4072f4:	ldr	w8, [x0]
  4072f8:	cbnz	w8, 407320 <tigetstr@plt+0x5780>
  4072fc:	ldur	x8, [x29, #-8]
  407300:	ldr	x9, [sp]
  407304:	cmp	x8, x9
  407308:	b.eq	407320 <tigetstr@plt+0x5780>  // b.none
  40730c:	ldr	x8, [sp]
  407310:	cbz	x8, 407324 <tigetstr@plt+0x5784>
  407314:	ldr	x8, [sp]
  407318:	ldrsb	w9, [x8]
  40731c:	cbz	w9, 407324 <tigetstr@plt+0x5784>
  407320:	b	407334 <tigetstr@plt+0x5794>
  407324:	ldr	x0, [sp, #8]
  407328:	ldp	x29, x30, [sp, #32]
  40732c:	add	sp, sp, #0x30
  407330:	ret
  407334:	bl	401b00 <__errno_location@plt>
  407338:	ldr	w8, [x0]
  40733c:	cmp	w8, #0x22
  407340:	b.ne	407364 <tigetstr@plt+0x57c4>  // b.any
  407344:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  407348:	add	x8, x8, #0x298
  40734c:	ldr	w0, [x8]
  407350:	ldr	x2, [sp, #16]
  407354:	ldur	x3, [x29, #-8]
  407358:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  40735c:	add	x1, x1, #0x2c9
  407360:	bl	401b60 <err@plt>
  407364:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  407368:	add	x8, x8, #0x298
  40736c:	ldr	w0, [x8]
  407370:	ldr	x2, [sp, #16]
  407374:	ldur	x3, [x29, #-8]
  407378:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  40737c:	add	x1, x1, #0x2c9
  407380:	bl	401ac0 <errx@plt>
  407384:	sub	sp, sp, #0x30
  407388:	stp	x29, x30, [sp, #32]
  40738c:	add	x29, sp, #0x20
  407390:	add	x8, sp, #0x8
  407394:	stur	x0, [x29, #-8]
  407398:	str	x1, [sp, #16]
  40739c:	ldur	x0, [x29, #-8]
  4073a0:	mov	x1, x8
  4073a4:	bl	406738 <tigetstr@plt+0x4b98>
  4073a8:	cbnz	w0, 4073bc <tigetstr@plt+0x581c>
  4073ac:	ldr	x0, [sp, #8]
  4073b0:	ldp	x29, x30, [sp, #32]
  4073b4:	add	sp, sp, #0x30
  4073b8:	ret
  4073bc:	bl	401b00 <__errno_location@plt>
  4073c0:	ldr	w8, [x0]
  4073c4:	cbz	w8, 4073e8 <tigetstr@plt+0x5848>
  4073c8:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  4073cc:	add	x8, x8, #0x298
  4073d0:	ldr	w0, [x8]
  4073d4:	ldr	x2, [sp, #16]
  4073d8:	ldur	x3, [x29, #-8]
  4073dc:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  4073e0:	add	x1, x1, #0x2c9
  4073e4:	bl	401b60 <err@plt>
  4073e8:	adrp	x8, 41b000 <tigetstr@plt+0x19460>
  4073ec:	add	x8, x8, #0x298
  4073f0:	ldr	w0, [x8]
  4073f4:	ldr	x2, [sp, #16]
  4073f8:	ldur	x3, [x29, #-8]
  4073fc:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  407400:	add	x1, x1, #0x2c9
  407404:	bl	401ac0 <errx@plt>
  407408:	sub	sp, sp, #0x40
  40740c:	stp	x29, x30, [sp, #48]
  407410:	add	x29, sp, #0x30
  407414:	mov	x8, #0x848000000000        	// #145685290680320
  407418:	movk	x8, #0x412e, lsl #48
  40741c:	fmov	d0, x8
  407420:	stur	x0, [x29, #-8]
  407424:	stur	x1, [x29, #-16]
  407428:	str	x2, [sp, #24]
  40742c:	ldur	x0, [x29, #-8]
  407430:	ldr	x1, [sp, #24]
  407434:	str	d0, [sp, #8]
  407438:	bl	4070dc <tigetstr@plt+0x553c>
  40743c:	str	d0, [sp, #16]
  407440:	ldr	d0, [sp, #16]
  407444:	fcvtzs	x8, d0
  407448:	ldur	x9, [x29, #-16]
  40744c:	str	x8, [x9]
  407450:	ldr	d0, [sp, #16]
  407454:	ldur	x8, [x29, #-16]
  407458:	ldr	x8, [x8]
  40745c:	scvtf	d1, x8
  407460:	fsub	d0, d0, d1
  407464:	ldr	d1, [sp, #8]
  407468:	fmul	d0, d0, d1
  40746c:	fcvtzs	x8, d0
  407470:	ldur	x9, [x29, #-16]
  407474:	str	x8, [x9, #8]
  407478:	ldp	x29, x30, [sp, #48]
  40747c:	add	sp, sp, #0x40
  407480:	ret
  407484:	sub	sp, sp, #0x20
  407488:	mov	w8, #0x0                   	// #0
  40748c:	str	w0, [sp, #28]
  407490:	str	x1, [sp, #16]
  407494:	strh	w8, [sp, #14]
  407498:	ldr	w8, [sp, #28]
  40749c:	and	w8, w8, #0xf000
  4074a0:	cmp	w8, #0x4, lsl #12
  4074a4:	b.ne	4074d0 <tigetstr@plt+0x5930>  // b.any
  4074a8:	ldr	x8, [sp, #16]
  4074ac:	ldrh	w9, [sp, #14]
  4074b0:	mov	w10, w9
  4074b4:	mov	w9, w10
  4074b8:	add	w9, w9, #0x1
  4074bc:	strh	w9, [sp, #14]
  4074c0:	add	x8, x8, x10
  4074c4:	mov	w9, #0x64                  	// #100
  4074c8:	strb	w9, [x8]
  4074cc:	b	40761c <tigetstr@plt+0x5a7c>
  4074d0:	ldr	w8, [sp, #28]
  4074d4:	and	w8, w8, #0xf000
  4074d8:	cmp	w8, #0xa, lsl #12
  4074dc:	b.ne	407508 <tigetstr@plt+0x5968>  // b.any
  4074e0:	ldr	x8, [sp, #16]
  4074e4:	ldrh	w9, [sp, #14]
  4074e8:	mov	w10, w9
  4074ec:	mov	w9, w10
  4074f0:	add	w9, w9, #0x1
  4074f4:	strh	w9, [sp, #14]
  4074f8:	add	x8, x8, x10
  4074fc:	mov	w9, #0x6c                  	// #108
  407500:	strb	w9, [x8]
  407504:	b	40761c <tigetstr@plt+0x5a7c>
  407508:	ldr	w8, [sp, #28]
  40750c:	and	w8, w8, #0xf000
  407510:	cmp	w8, #0x2, lsl #12
  407514:	b.ne	407540 <tigetstr@plt+0x59a0>  // b.any
  407518:	ldr	x8, [sp, #16]
  40751c:	ldrh	w9, [sp, #14]
  407520:	mov	w10, w9
  407524:	mov	w9, w10
  407528:	add	w9, w9, #0x1
  40752c:	strh	w9, [sp, #14]
  407530:	add	x8, x8, x10
  407534:	mov	w9, #0x63                  	// #99
  407538:	strb	w9, [x8]
  40753c:	b	40761c <tigetstr@plt+0x5a7c>
  407540:	ldr	w8, [sp, #28]
  407544:	and	w8, w8, #0xf000
  407548:	cmp	w8, #0x6, lsl #12
  40754c:	b.ne	407578 <tigetstr@plt+0x59d8>  // b.any
  407550:	ldr	x8, [sp, #16]
  407554:	ldrh	w9, [sp, #14]
  407558:	mov	w10, w9
  40755c:	mov	w9, w10
  407560:	add	w9, w9, #0x1
  407564:	strh	w9, [sp, #14]
  407568:	add	x8, x8, x10
  40756c:	mov	w9, #0x62                  	// #98
  407570:	strb	w9, [x8]
  407574:	b	40761c <tigetstr@plt+0x5a7c>
  407578:	ldr	w8, [sp, #28]
  40757c:	and	w8, w8, #0xf000
  407580:	cmp	w8, #0xc, lsl #12
  407584:	b.ne	4075b0 <tigetstr@plt+0x5a10>  // b.any
  407588:	ldr	x8, [sp, #16]
  40758c:	ldrh	w9, [sp, #14]
  407590:	mov	w10, w9
  407594:	mov	w9, w10
  407598:	add	w9, w9, #0x1
  40759c:	strh	w9, [sp, #14]
  4075a0:	add	x8, x8, x10
  4075a4:	mov	w9, #0x73                  	// #115
  4075a8:	strb	w9, [x8]
  4075ac:	b	40761c <tigetstr@plt+0x5a7c>
  4075b0:	ldr	w8, [sp, #28]
  4075b4:	and	w8, w8, #0xf000
  4075b8:	cmp	w8, #0x1, lsl #12
  4075bc:	b.ne	4075e8 <tigetstr@plt+0x5a48>  // b.any
  4075c0:	ldr	x8, [sp, #16]
  4075c4:	ldrh	w9, [sp, #14]
  4075c8:	mov	w10, w9
  4075cc:	mov	w9, w10
  4075d0:	add	w9, w9, #0x1
  4075d4:	strh	w9, [sp, #14]
  4075d8:	add	x8, x8, x10
  4075dc:	mov	w9, #0x70                  	// #112
  4075e0:	strb	w9, [x8]
  4075e4:	b	40761c <tigetstr@plt+0x5a7c>
  4075e8:	ldr	w8, [sp, #28]
  4075ec:	and	w8, w8, #0xf000
  4075f0:	cmp	w8, #0x8, lsl #12
  4075f4:	b.ne	40761c <tigetstr@plt+0x5a7c>  // b.any
  4075f8:	ldr	x8, [sp, #16]
  4075fc:	ldrh	w9, [sp, #14]
  407600:	mov	w10, w9
  407604:	mov	w9, w10
  407608:	add	w9, w9, #0x1
  40760c:	strh	w9, [sp, #14]
  407610:	add	x8, x8, x10
  407614:	mov	w9, #0x2d                  	// #45
  407618:	strb	w9, [x8]
  40761c:	ldr	w8, [sp, #28]
  407620:	mov	w9, #0x2d                  	// #45
  407624:	mov	w10, #0x72                  	// #114
  407628:	tst	w8, #0x100
  40762c:	csel	w8, w10, w9, ne  // ne = any
  407630:	ldr	x11, [sp, #16]
  407634:	ldrh	w10, [sp, #14]
  407638:	mov	w12, w10
  40763c:	mov	w10, w12
  407640:	add	w10, w10, #0x1
  407644:	strh	w10, [sp, #14]
  407648:	add	x11, x11, x12
  40764c:	strb	w8, [x11]
  407650:	ldr	w8, [sp, #28]
  407654:	mov	w10, #0x77                  	// #119
  407658:	tst	w8, #0x80
  40765c:	csel	w8, w10, w9, ne  // ne = any
  407660:	ldr	x11, [sp, #16]
  407664:	ldrh	w9, [sp, #14]
  407668:	mov	w12, w9
  40766c:	mov	w9, w12
  407670:	add	w9, w9, #0x1
  407674:	strh	w9, [sp, #14]
  407678:	add	x11, x11, x12
  40767c:	strb	w8, [x11]
  407680:	ldr	w8, [sp, #28]
  407684:	and	w8, w8, #0x800
  407688:	cbz	w8, 4076a8 <tigetstr@plt+0x5b08>
  40768c:	ldr	w8, [sp, #28]
  407690:	mov	w9, #0x53                  	// #83
  407694:	mov	w10, #0x73                  	// #115
  407698:	tst	w8, #0x40
  40769c:	csel	w8, w10, w9, ne  // ne = any
  4076a0:	str	w8, [sp, #8]
  4076a4:	b	4076c0 <tigetstr@plt+0x5b20>
  4076a8:	ldr	w8, [sp, #28]
  4076ac:	mov	w9, #0x78                  	// #120
  4076b0:	mov	w10, #0x2d                  	// #45
  4076b4:	tst	w8, #0x40
  4076b8:	csel	w8, w9, w10, ne  // ne = any
  4076bc:	str	w8, [sp, #8]
  4076c0:	ldr	w8, [sp, #8]
  4076c4:	ldr	x9, [sp, #16]
  4076c8:	ldrh	w10, [sp, #14]
  4076cc:	mov	w11, w10
  4076d0:	mov	w10, w11
  4076d4:	add	w10, w10, #0x1
  4076d8:	strh	w10, [sp, #14]
  4076dc:	add	x9, x9, x11
  4076e0:	strb	w8, [x9]
  4076e4:	ldr	w8, [sp, #28]
  4076e8:	mov	w10, #0x2d                  	// #45
  4076ec:	mov	w12, #0x72                  	// #114
  4076f0:	tst	w8, #0x20
  4076f4:	csel	w8, w12, w10, ne  // ne = any
  4076f8:	ldr	x9, [sp, #16]
  4076fc:	ldrh	w12, [sp, #14]
  407700:	mov	w11, w12
  407704:	mov	w12, w11
  407708:	add	w12, w12, #0x1
  40770c:	strh	w12, [sp, #14]
  407710:	add	x9, x9, x11
  407714:	strb	w8, [x9]
  407718:	ldr	w8, [sp, #28]
  40771c:	mov	w12, #0x77                  	// #119
  407720:	tst	w8, #0x10
  407724:	csel	w8, w12, w10, ne  // ne = any
  407728:	ldr	x9, [sp, #16]
  40772c:	ldrh	w10, [sp, #14]
  407730:	mov	w11, w10
  407734:	mov	w10, w11
  407738:	add	w10, w10, #0x1
  40773c:	strh	w10, [sp, #14]
  407740:	add	x9, x9, x11
  407744:	strb	w8, [x9]
  407748:	ldr	w8, [sp, #28]
  40774c:	and	w8, w8, #0x400
  407750:	cbz	w8, 407770 <tigetstr@plt+0x5bd0>
  407754:	ldr	w8, [sp, #28]
  407758:	mov	w9, #0x53                  	// #83
  40775c:	mov	w10, #0x73                  	// #115
  407760:	tst	w8, #0x8
  407764:	csel	w8, w10, w9, ne  // ne = any
  407768:	str	w8, [sp, #4]
  40776c:	b	407788 <tigetstr@plt+0x5be8>
  407770:	ldr	w8, [sp, #28]
  407774:	mov	w9, #0x78                  	// #120
  407778:	mov	w10, #0x2d                  	// #45
  40777c:	tst	w8, #0x8
  407780:	csel	w8, w9, w10, ne  // ne = any
  407784:	str	w8, [sp, #4]
  407788:	ldr	w8, [sp, #4]
  40778c:	ldr	x9, [sp, #16]
  407790:	ldrh	w10, [sp, #14]
  407794:	mov	w11, w10
  407798:	mov	w10, w11
  40779c:	add	w10, w10, #0x1
  4077a0:	strh	w10, [sp, #14]
  4077a4:	add	x9, x9, x11
  4077a8:	strb	w8, [x9]
  4077ac:	ldr	w8, [sp, #28]
  4077b0:	mov	w10, #0x2d                  	// #45
  4077b4:	mov	w12, #0x72                  	// #114
  4077b8:	tst	w8, #0x4
  4077bc:	csel	w8, w12, w10, ne  // ne = any
  4077c0:	ldr	x9, [sp, #16]
  4077c4:	ldrh	w12, [sp, #14]
  4077c8:	mov	w11, w12
  4077cc:	mov	w12, w11
  4077d0:	add	w12, w12, #0x1
  4077d4:	strh	w12, [sp, #14]
  4077d8:	add	x9, x9, x11
  4077dc:	strb	w8, [x9]
  4077e0:	ldr	w8, [sp, #28]
  4077e4:	mov	w12, #0x77                  	// #119
  4077e8:	tst	w8, #0x2
  4077ec:	csel	w8, w12, w10, ne  // ne = any
  4077f0:	ldr	x9, [sp, #16]
  4077f4:	ldrh	w10, [sp, #14]
  4077f8:	mov	w11, w10
  4077fc:	mov	w10, w11
  407800:	add	w10, w10, #0x1
  407804:	strh	w10, [sp, #14]
  407808:	add	x9, x9, x11
  40780c:	strb	w8, [x9]
  407810:	ldr	w8, [sp, #28]
  407814:	and	w8, w8, #0x200
  407818:	cbz	w8, 407838 <tigetstr@plt+0x5c98>
  40781c:	ldr	w8, [sp, #28]
  407820:	mov	w9, #0x54                  	// #84
  407824:	mov	w10, #0x74                  	// #116
  407828:	tst	w8, #0x1
  40782c:	csel	w8, w10, w9, ne  // ne = any
  407830:	str	w8, [sp]
  407834:	b	407850 <tigetstr@plt+0x5cb0>
  407838:	ldr	w8, [sp, #28]
  40783c:	mov	w9, #0x78                  	// #120
  407840:	mov	w10, #0x2d                  	// #45
  407844:	tst	w8, #0x1
  407848:	csel	w8, w9, w10, ne  // ne = any
  40784c:	str	w8, [sp]
  407850:	ldr	w8, [sp]
  407854:	ldr	x9, [sp, #16]
  407858:	ldrh	w10, [sp, #14]
  40785c:	mov	w11, w10
  407860:	mov	w10, w11
  407864:	add	w10, w10, #0x1
  407868:	strh	w10, [sp, #14]
  40786c:	add	x9, x9, x11
  407870:	strb	w8, [x9]
  407874:	ldr	x9, [sp, #16]
  407878:	ldrh	w8, [sp, #14]
  40787c:	mov	w11, w8
  407880:	add	x9, x9, x11
  407884:	mov	w8, #0x0                   	// #0
  407888:	strb	w8, [x9]
  40788c:	ldr	x0, [sp, #16]
  407890:	add	sp, sp, #0x20
  407894:	ret
  407898:	sub	sp, sp, #0xb0
  40789c:	stp	x29, x30, [sp, #160]
  4078a0:	add	x29, sp, #0xa0
  4078a4:	adrp	x8, 40a000 <tigetstr@plt+0x8460>
  4078a8:	add	x8, x8, #0x2d2
  4078ac:	sub	x9, x29, #0x4d
  4078b0:	stur	w0, [x29, #-4]
  4078b4:	stur	x1, [x29, #-16]
  4078b8:	stur	x8, [x29, #-72]
  4078bc:	str	x9, [sp, #72]
  4078c0:	ldur	w10, [x29, #-4]
  4078c4:	and	w10, w10, #0x2
  4078c8:	cbz	w10, 4078e0 <tigetstr@plt+0x5d40>
  4078cc:	ldr	x8, [sp, #72]
  4078d0:	add	x9, x8, #0x1
  4078d4:	str	x9, [sp, #72]
  4078d8:	mov	w10, #0x20                  	// #32
  4078dc:	strb	w10, [x8]
  4078e0:	ldur	x0, [x29, #-16]
  4078e4:	bl	407b6c <tigetstr@plt+0x5fcc>
  4078e8:	stur	w0, [x29, #-56]
  4078ec:	ldur	x8, [x29, #-72]
  4078f0:	ldur	w9, [x29, #-56]
  4078f4:	str	x8, [sp, #40]
  4078f8:	cbz	w9, 407910 <tigetstr@plt+0x5d70>
  4078fc:	ldur	w8, [x29, #-56]
  407900:	mov	w9, #0xa                   	// #10
  407904:	sdiv	w8, w8, w9
  407908:	str	w8, [sp, #36]
  40790c:	b	407918 <tigetstr@plt+0x5d78>
  407910:	mov	w8, wzr
  407914:	str	w8, [sp, #36]
  407918:	ldr	w8, [sp, #36]
  40791c:	mov	w0, w8
  407920:	sxtw	x9, w0
  407924:	ldr	x10, [sp, #40]
  407928:	add	x9, x10, x9
  40792c:	ldrb	w8, [x9]
  407930:	strb	w8, [sp, #71]
  407934:	ldur	w8, [x29, #-56]
  407938:	cbz	w8, 40795c <tigetstr@plt+0x5dbc>
  40793c:	ldur	x8, [x29, #-16]
  407940:	ldur	w9, [x29, #-56]
  407944:	mov	w10, w9
  407948:	mov	x11, #0x1                   	// #1
  40794c:	lsl	x10, x11, x10
  407950:	udiv	x8, x8, x10
  407954:	str	x8, [sp, #24]
  407958:	b	407964 <tigetstr@plt+0x5dc4>
  40795c:	ldur	x8, [x29, #-16]
  407960:	str	x8, [sp, #24]
  407964:	ldr	x8, [sp, #24]
  407968:	stur	w8, [x29, #-52]
  40796c:	ldur	w8, [x29, #-56]
  407970:	cbz	w8, 40799c <tigetstr@plt+0x5dfc>
  407974:	ldur	x8, [x29, #-16]
  407978:	ldur	w9, [x29, #-56]
  40797c:	mov	w10, w9
  407980:	mov	x11, #0x1                   	// #1
  407984:	lsl	x10, x11, x10
  407988:	udiv	x11, x8, x10
  40798c:	mul	x10, x11, x10
  407990:	subs	x8, x8, x10
  407994:	str	x8, [sp, #16]
  407998:	b	4079a4 <tigetstr@plt+0x5e04>
  40799c:	mov	x8, xzr
  4079a0:	str	x8, [sp, #16]
  4079a4:	ldr	x8, [sp, #16]
  4079a8:	stur	x8, [x29, #-64]
  4079ac:	ldrb	w9, [sp, #71]
  4079b0:	ldr	x8, [sp, #72]
  4079b4:	add	x10, x8, #0x1
  4079b8:	str	x10, [sp, #72]
  4079bc:	strb	w9, [x8]
  4079c0:	ldur	w9, [x29, #-4]
  4079c4:	and	w9, w9, #0x1
  4079c8:	cbz	w9, 407a00 <tigetstr@plt+0x5e60>
  4079cc:	ldrsb	w8, [sp, #71]
  4079d0:	cmp	w8, #0x42
  4079d4:	b.eq	407a00 <tigetstr@plt+0x5e60>  // b.none
  4079d8:	ldr	x8, [sp, #72]
  4079dc:	add	x9, x8, #0x1
  4079e0:	str	x9, [sp, #72]
  4079e4:	mov	w10, #0x69                  	// #105
  4079e8:	strb	w10, [x8]
  4079ec:	ldr	x8, [sp, #72]
  4079f0:	add	x9, x8, #0x1
  4079f4:	str	x9, [sp, #72]
  4079f8:	mov	w10, #0x42                  	// #66
  4079fc:	strb	w10, [x8]
  407a00:	ldr	x8, [sp, #72]
  407a04:	mov	w9, #0x0                   	// #0
  407a08:	strb	w9, [x8]
  407a0c:	ldur	x8, [x29, #-64]
  407a10:	cbz	x8, 407abc <tigetstr@plt+0x5f1c>
  407a14:	ldur	w8, [x29, #-4]
  407a18:	and	w8, w8, #0x4
  407a1c:	cbz	w8, 407a74 <tigetstr@plt+0x5ed4>
  407a20:	ldur	x8, [x29, #-64]
  407a24:	ldur	w9, [x29, #-56]
  407a28:	subs	w9, w9, #0xa
  407a2c:	mov	x10, #0x1                   	// #1
  407a30:	mov	w11, w9
  407a34:	lsl	x10, x10, x11
  407a38:	udiv	x8, x8, x10
  407a3c:	add	x8, x8, #0x5
  407a40:	mov	x10, #0xa                   	// #10
  407a44:	udiv	x8, x8, x10
  407a48:	stur	x8, [x29, #-64]
  407a4c:	ldur	x8, [x29, #-64]
  407a50:	udiv	x11, x8, x10
  407a54:	mul	x10, x11, x10
  407a58:	subs	x8, x8, x10
  407a5c:	cbnz	x8, 407a70 <tigetstr@plt+0x5ed0>
  407a60:	ldur	x8, [x29, #-64]
  407a64:	mov	x9, #0xa                   	// #10
  407a68:	udiv	x8, x8, x9
  407a6c:	stur	x8, [x29, #-64]
  407a70:	b	407abc <tigetstr@plt+0x5f1c>
  407a74:	ldur	x8, [x29, #-64]
  407a78:	ldur	w9, [x29, #-56]
  407a7c:	subs	w9, w9, #0xa
  407a80:	mov	x10, #0x1                   	// #1
  407a84:	mov	w11, w9
  407a88:	lsl	x10, x10, x11
  407a8c:	udiv	x8, x8, x10
  407a90:	add	x8, x8, #0x32
  407a94:	mov	x10, #0x64                  	// #100
  407a98:	udiv	x8, x8, x10
  407a9c:	stur	x8, [x29, #-64]
  407aa0:	ldur	x8, [x29, #-64]
  407aa4:	cmp	x8, #0xa
  407aa8:	b.ne	407abc <tigetstr@plt+0x5f1c>  // b.any
  407aac:	ldur	w8, [x29, #-52]
  407ab0:	add	w8, w8, #0x1
  407ab4:	stur	w8, [x29, #-52]
  407ab8:	stur	xzr, [x29, #-64]
  407abc:	ldur	x8, [x29, #-64]
  407ac0:	cbz	x8, 407b3c <tigetstr@plt+0x5f9c>
  407ac4:	bl	401850 <localeconv@plt>
  407ac8:	str	x0, [sp, #56]
  407acc:	ldr	x8, [sp, #56]
  407ad0:	cbz	x8, 407ae4 <tigetstr@plt+0x5f44>
  407ad4:	ldr	x8, [sp, #56]
  407ad8:	ldr	x8, [x8]
  407adc:	str	x8, [sp, #8]
  407ae0:	b	407aec <tigetstr@plt+0x5f4c>
  407ae4:	mov	x8, xzr
  407ae8:	str	x8, [sp, #8]
  407aec:	ldr	x8, [sp, #8]
  407af0:	str	x8, [sp, #48]
  407af4:	ldr	x8, [sp, #48]
  407af8:	cbz	x8, 407b08 <tigetstr@plt+0x5f68>
  407afc:	ldr	x8, [sp, #48]
  407b00:	ldrb	w9, [x8]
  407b04:	cbnz	w9, 407b14 <tigetstr@plt+0x5f74>
  407b08:	adrp	x8, 409000 <tigetstr@plt+0x7460>
  407b0c:	add	x8, x8, #0xf50
  407b10:	str	x8, [sp, #48]
  407b14:	ldur	w3, [x29, #-52]
  407b18:	ldr	x4, [sp, #48]
  407b1c:	ldur	x5, [x29, #-64]
  407b20:	sub	x0, x29, #0x30
  407b24:	mov	x1, #0x20                  	// #32
  407b28:	adrp	x2, 40a000 <tigetstr@plt+0x8460>
  407b2c:	add	x2, x2, #0x2da
  407b30:	sub	x6, x29, #0x4d
  407b34:	bl	401840 <snprintf@plt>
  407b38:	b	407b58 <tigetstr@plt+0x5fb8>
  407b3c:	ldur	w3, [x29, #-52]
  407b40:	sub	x0, x29, #0x30
  407b44:	mov	x1, #0x20                  	// #32
  407b48:	adrp	x2, 40a000 <tigetstr@plt+0x8460>
  407b4c:	add	x2, x2, #0x2e4
  407b50:	sub	x4, x29, #0x4d
  407b54:	bl	401840 <snprintf@plt>
  407b58:	sub	x0, x29, #0x30
  407b5c:	bl	401920 <strdup@plt>
  407b60:	ldp	x29, x30, [sp, #160]
  407b64:	add	sp, sp, #0xb0
  407b68:	ret
  407b6c:	sub	sp, sp, #0x10
  407b70:	mov	w8, #0xa                   	// #10
  407b74:	str	x0, [sp, #8]
  407b78:	str	w8, [sp, #4]
  407b7c:	ldr	w8, [sp, #4]
  407b80:	cmp	w8, #0x3c
  407b84:	b.gt	407bb8 <tigetstr@plt+0x6018>
  407b88:	ldr	x8, [sp, #8]
  407b8c:	ldr	w9, [sp, #4]
  407b90:	mov	w10, w9
  407b94:	mov	x11, #0x1                   	// #1
  407b98:	lsl	x10, x11, x10
  407b9c:	cmp	x8, x10
  407ba0:	b.cs	407ba8 <tigetstr@plt+0x6008>  // b.hs, b.nlast
  407ba4:	b	407bb8 <tigetstr@plt+0x6018>
  407ba8:	ldr	w8, [sp, #4]
  407bac:	add	w8, w8, #0xa
  407bb0:	str	w8, [sp, #4]
  407bb4:	b	407b7c <tigetstr@plt+0x5fdc>
  407bb8:	ldr	w8, [sp, #4]
  407bbc:	subs	w0, w8, #0xa
  407bc0:	add	sp, sp, #0x10
  407bc4:	ret
  407bc8:	sub	sp, sp, #0x60
  407bcc:	stp	x29, x30, [sp, #80]
  407bd0:	add	x29, sp, #0x50
  407bd4:	mov	x8, xzr
  407bd8:	stur	x0, [x29, #-16]
  407bdc:	stur	x1, [x29, #-24]
  407be0:	stur	x2, [x29, #-32]
  407be4:	str	x3, [sp, #40]
  407be8:	str	x8, [sp, #32]
  407bec:	str	xzr, [sp, #16]
  407bf0:	ldur	x8, [x29, #-16]
  407bf4:	cbz	x8, 407c1c <tigetstr@plt+0x607c>
  407bf8:	ldur	x8, [x29, #-16]
  407bfc:	ldrb	w9, [x8]
  407c00:	cbz	w9, 407c1c <tigetstr@plt+0x607c>
  407c04:	ldur	x8, [x29, #-24]
  407c08:	cbz	x8, 407c1c <tigetstr@plt+0x607c>
  407c0c:	ldur	x8, [x29, #-32]
  407c10:	cbz	x8, 407c1c <tigetstr@plt+0x607c>
  407c14:	ldr	x8, [sp, #40]
  407c18:	cbnz	x8, 407c28 <tigetstr@plt+0x6088>
  407c1c:	mov	w8, #0xffffffff            	// #-1
  407c20:	stur	w8, [x29, #-4]
  407c24:	b	407d7c <tigetstr@plt+0x61dc>
  407c28:	ldur	x8, [x29, #-16]
  407c2c:	str	x8, [sp, #24]
  407c30:	ldr	x8, [sp, #24]
  407c34:	mov	w9, #0x0                   	// #0
  407c38:	str	w9, [sp]
  407c3c:	cbz	x8, 407c54 <tigetstr@plt+0x60b4>
  407c40:	ldr	x8, [sp, #24]
  407c44:	ldrsb	w9, [x8]
  407c48:	cmp	w9, #0x0
  407c4c:	cset	w9, ne  // ne = any
  407c50:	str	w9, [sp]
  407c54:	ldr	w8, [sp]
  407c58:	tbnz	w8, #0, 407c60 <tigetstr@plt+0x60c0>
  407c5c:	b	407d74 <tigetstr@plt+0x61d4>
  407c60:	mov	x8, xzr
  407c64:	str	x8, [sp, #8]
  407c68:	ldr	x8, [sp, #16]
  407c6c:	ldur	x9, [x29, #-32]
  407c70:	cmp	x8, x9
  407c74:	b.cc	407c84 <tigetstr@plt+0x60e4>  // b.lo, b.ul, b.last
  407c78:	mov	w8, #0xfffffffe            	// #-2
  407c7c:	stur	w8, [x29, #-4]
  407c80:	b	407d7c <tigetstr@plt+0x61dc>
  407c84:	ldr	x8, [sp, #32]
  407c88:	cbnz	x8, 407c94 <tigetstr@plt+0x60f4>
  407c8c:	ldr	x8, [sp, #24]
  407c90:	str	x8, [sp, #32]
  407c94:	ldr	x8, [sp, #24]
  407c98:	ldrsb	w9, [x8]
  407c9c:	cmp	w9, #0x2c
  407ca0:	b.ne	407cac <tigetstr@plt+0x610c>  // b.any
  407ca4:	ldr	x8, [sp, #24]
  407ca8:	str	x8, [sp, #8]
  407cac:	ldr	x8, [sp, #24]
  407cb0:	ldrsb	w9, [x8, #1]
  407cb4:	cbnz	w9, 407cc4 <tigetstr@plt+0x6124>
  407cb8:	ldr	x8, [sp, #24]
  407cbc:	add	x8, x8, #0x1
  407cc0:	str	x8, [sp, #8]
  407cc4:	ldr	x8, [sp, #32]
  407cc8:	cbz	x8, 407cd4 <tigetstr@plt+0x6134>
  407ccc:	ldr	x8, [sp, #8]
  407cd0:	cbnz	x8, 407cd8 <tigetstr@plt+0x6138>
  407cd4:	b	407d64 <tigetstr@plt+0x61c4>
  407cd8:	ldr	x8, [sp, #8]
  407cdc:	ldr	x9, [sp, #32]
  407ce0:	cmp	x8, x9
  407ce4:	b.hi	407cf4 <tigetstr@plt+0x6154>  // b.pmore
  407ce8:	mov	w8, #0xffffffff            	// #-1
  407cec:	stur	w8, [x29, #-4]
  407cf0:	b	407d7c <tigetstr@plt+0x61dc>
  407cf4:	ldr	x8, [sp, #40]
  407cf8:	ldr	x0, [sp, #32]
  407cfc:	ldr	x9, [sp, #8]
  407d00:	ldr	x10, [sp, #32]
  407d04:	subs	x1, x9, x10
  407d08:	blr	x8
  407d0c:	str	w0, [sp, #4]
  407d10:	ldr	w11, [sp, #4]
  407d14:	mov	w12, #0xffffffff            	// #-1
  407d18:	cmp	w11, w12
  407d1c:	b.ne	407d2c <tigetstr@plt+0x618c>  // b.any
  407d20:	mov	w8, #0xffffffff            	// #-1
  407d24:	stur	w8, [x29, #-4]
  407d28:	b	407d7c <tigetstr@plt+0x61dc>
  407d2c:	ldr	w8, [sp, #4]
  407d30:	ldur	x9, [x29, #-24]
  407d34:	ldr	x10, [sp, #16]
  407d38:	add	x11, x10, #0x1
  407d3c:	str	x11, [sp, #16]
  407d40:	str	w8, [x9, x10, lsl #2]
  407d44:	mov	x9, xzr
  407d48:	str	x9, [sp, #32]
  407d4c:	ldr	x9, [sp, #8]
  407d50:	cbz	x9, 407d64 <tigetstr@plt+0x61c4>
  407d54:	ldr	x8, [sp, #8]
  407d58:	ldrb	w9, [x8]
  407d5c:	cbnz	w9, 407d64 <tigetstr@plt+0x61c4>
  407d60:	b	407d74 <tigetstr@plt+0x61d4>
  407d64:	ldr	x8, [sp, #24]
  407d68:	add	x8, x8, #0x1
  407d6c:	str	x8, [sp, #24]
  407d70:	b	407c30 <tigetstr@plt+0x6090>
  407d74:	ldr	x8, [sp, #16]
  407d78:	stur	w8, [x29, #-4]
  407d7c:	ldur	w0, [x29, #-4]
  407d80:	ldp	x29, x30, [sp, #80]
  407d84:	add	sp, sp, #0x60
  407d88:	ret
  407d8c:	sub	sp, sp, #0x50
  407d90:	stp	x29, x30, [sp, #64]
  407d94:	add	x29, sp, #0x40
  407d98:	stur	x0, [x29, #-16]
  407d9c:	stur	x1, [x29, #-24]
  407da0:	str	x2, [sp, #32]
  407da4:	str	x3, [sp, #24]
  407da8:	str	x4, [sp, #16]
  407dac:	ldur	x8, [x29, #-16]
  407db0:	cbz	x8, 407ddc <tigetstr@plt+0x623c>
  407db4:	ldur	x8, [x29, #-16]
  407db8:	ldrb	w9, [x8]
  407dbc:	cbz	w9, 407ddc <tigetstr@plt+0x623c>
  407dc0:	ldr	x8, [sp, #24]
  407dc4:	cbz	x8, 407ddc <tigetstr@plt+0x623c>
  407dc8:	ldr	x8, [sp, #24]
  407dcc:	ldr	x8, [x8]
  407dd0:	ldr	x9, [sp, #32]
  407dd4:	cmp	x8, x9
  407dd8:	b.ls	407de8 <tigetstr@plt+0x6248>  // b.plast
  407ddc:	mov	w8, #0xffffffff            	// #-1
  407de0:	stur	w8, [x29, #-4]
  407de4:	b	407e7c <tigetstr@plt+0x62dc>
  407de8:	ldur	x8, [x29, #-16]
  407dec:	ldrsb	w9, [x8]
  407df0:	cmp	w9, #0x2b
  407df4:	b.ne	407e08 <tigetstr@plt+0x6268>  // b.any
  407df8:	ldur	x8, [x29, #-16]
  407dfc:	add	x8, x8, #0x1
  407e00:	str	x8, [sp, #8]
  407e04:	b	407e18 <tigetstr@plt+0x6278>
  407e08:	ldur	x8, [x29, #-16]
  407e0c:	str	x8, [sp, #8]
  407e10:	ldr	x8, [sp, #24]
  407e14:	str	xzr, [x8]
  407e18:	ldr	x0, [sp, #8]
  407e1c:	ldur	x8, [x29, #-24]
  407e20:	ldr	x9, [sp, #24]
  407e24:	ldr	x9, [x9]
  407e28:	mov	x10, #0x4                   	// #4
  407e2c:	mul	x9, x10, x9
  407e30:	add	x1, x8, x9
  407e34:	ldr	x8, [sp, #32]
  407e38:	ldr	x9, [sp, #24]
  407e3c:	ldr	x9, [x9]
  407e40:	subs	x2, x8, x9
  407e44:	ldr	x3, [sp, #16]
  407e48:	bl	407bc8 <tigetstr@plt+0x6028>
  407e4c:	str	w0, [sp, #4]
  407e50:	ldr	w11, [sp, #4]
  407e54:	cmp	w11, #0x0
  407e58:	cset	w11, le
  407e5c:	tbnz	w11, #0, 407e74 <tigetstr@plt+0x62d4>
  407e60:	ldrsw	x8, [sp, #4]
  407e64:	ldr	x9, [sp, #24]
  407e68:	ldr	x10, [x9]
  407e6c:	add	x8, x10, x8
  407e70:	str	x8, [x9]
  407e74:	ldr	w8, [sp, #4]
  407e78:	stur	w8, [x29, #-4]
  407e7c:	ldur	w0, [x29, #-4]
  407e80:	ldp	x29, x30, [sp, #64]
  407e84:	add	sp, sp, #0x50
  407e88:	ret
  407e8c:	sub	sp, sp, #0x50
  407e90:	stp	x29, x30, [sp, #64]
  407e94:	add	x29, sp, #0x40
  407e98:	mov	x8, xzr
  407e9c:	stur	x0, [x29, #-16]
  407ea0:	stur	x1, [x29, #-24]
  407ea4:	str	x2, [sp, #32]
  407ea8:	str	x8, [sp, #24]
  407eac:	ldur	x8, [x29, #-16]
  407eb0:	cbz	x8, 407ec4 <tigetstr@plt+0x6324>
  407eb4:	ldr	x8, [sp, #32]
  407eb8:	cbz	x8, 407ec4 <tigetstr@plt+0x6324>
  407ebc:	ldur	x8, [x29, #-24]
  407ec0:	cbnz	x8, 407ed0 <tigetstr@plt+0x6330>
  407ec4:	mov	w8, #0xffffffea            	// #-22
  407ec8:	stur	w8, [x29, #-4]
  407ecc:	b	40802c <tigetstr@plt+0x648c>
  407ed0:	ldur	x8, [x29, #-16]
  407ed4:	str	x8, [sp, #16]
  407ed8:	ldr	x8, [sp, #16]
  407edc:	mov	w9, #0x0                   	// #0
  407ee0:	str	w9, [sp]
  407ee4:	cbz	x8, 407efc <tigetstr@plt+0x635c>
  407ee8:	ldr	x8, [sp, #16]
  407eec:	ldrsb	w9, [x8]
  407ef0:	cmp	w9, #0x0
  407ef4:	cset	w9, ne  // ne = any
  407ef8:	str	w9, [sp]
  407efc:	ldr	w8, [sp]
  407f00:	tbnz	w8, #0, 407f08 <tigetstr@plt+0x6368>
  407f04:	b	408028 <tigetstr@plt+0x6488>
  407f08:	mov	x8, xzr
  407f0c:	str	x8, [sp, #8]
  407f10:	ldr	x8, [sp, #24]
  407f14:	cbnz	x8, 407f20 <tigetstr@plt+0x6380>
  407f18:	ldr	x8, [sp, #16]
  407f1c:	str	x8, [sp, #24]
  407f20:	ldr	x8, [sp, #16]
  407f24:	ldrsb	w9, [x8]
  407f28:	cmp	w9, #0x2c
  407f2c:	b.ne	407f38 <tigetstr@plt+0x6398>  // b.any
  407f30:	ldr	x8, [sp, #16]
  407f34:	str	x8, [sp, #8]
  407f38:	ldr	x8, [sp, #16]
  407f3c:	ldrsb	w9, [x8, #1]
  407f40:	cbnz	w9, 407f50 <tigetstr@plt+0x63b0>
  407f44:	ldr	x8, [sp, #16]
  407f48:	add	x8, x8, #0x1
  407f4c:	str	x8, [sp, #8]
  407f50:	ldr	x8, [sp, #24]
  407f54:	cbz	x8, 407f60 <tigetstr@plt+0x63c0>
  407f58:	ldr	x8, [sp, #8]
  407f5c:	cbnz	x8, 407f64 <tigetstr@plt+0x63c4>
  407f60:	b	408018 <tigetstr@plt+0x6478>
  407f64:	ldr	x8, [sp, #8]
  407f68:	ldr	x9, [sp, #24]
  407f6c:	cmp	x8, x9
  407f70:	b.hi	407f80 <tigetstr@plt+0x63e0>  // b.pmore
  407f74:	mov	w8, #0xffffffff            	// #-1
  407f78:	stur	w8, [x29, #-4]
  407f7c:	b	40802c <tigetstr@plt+0x648c>
  407f80:	ldr	x8, [sp, #32]
  407f84:	ldr	x0, [sp, #24]
  407f88:	ldr	x9, [sp, #8]
  407f8c:	ldr	x10, [sp, #24]
  407f90:	subs	x1, x9, x10
  407f94:	blr	x8
  407f98:	str	w0, [sp, #4]
  407f9c:	ldr	w11, [sp, #4]
  407fa0:	cmp	w11, #0x0
  407fa4:	cset	w11, ge  // ge = tcont
  407fa8:	tbnz	w11, #0, 407fb8 <tigetstr@plt+0x6418>
  407fac:	ldr	w8, [sp, #4]
  407fb0:	stur	w8, [x29, #-4]
  407fb4:	b	40802c <tigetstr@plt+0x648c>
  407fb8:	ldr	w8, [sp, #4]
  407fbc:	mov	w9, #0x8                   	// #8
  407fc0:	sdiv	w10, w8, w9
  407fc4:	mul	w10, w10, w9
  407fc8:	subs	w8, w8, w10
  407fcc:	mov	w10, #0x1                   	// #1
  407fd0:	lsl	w8, w10, w8
  407fd4:	ldur	x11, [x29, #-24]
  407fd8:	ldr	w10, [sp, #4]
  407fdc:	sdiv	w9, w10, w9
  407fe0:	mov	w0, w9
  407fe4:	sxtw	x12, w0
  407fe8:	add	x11, x11, x12
  407fec:	ldrsb	w9, [x11]
  407ff0:	orr	w8, w9, w8
  407ff4:	strb	w8, [x11]
  407ff8:	mov	x11, xzr
  407ffc:	str	x11, [sp, #24]
  408000:	ldr	x11, [sp, #8]
  408004:	cbz	x11, 408018 <tigetstr@plt+0x6478>
  408008:	ldr	x8, [sp, #8]
  40800c:	ldrb	w9, [x8]
  408010:	cbnz	w9, 408018 <tigetstr@plt+0x6478>
  408014:	b	408028 <tigetstr@plt+0x6488>
  408018:	ldr	x8, [sp, #16]
  40801c:	add	x8, x8, #0x1
  408020:	str	x8, [sp, #16]
  408024:	b	407ed8 <tigetstr@plt+0x6338>
  408028:	stur	wzr, [x29, #-4]
  40802c:	ldur	w0, [x29, #-4]
  408030:	ldp	x29, x30, [sp, #64]
  408034:	add	sp, sp, #0x50
  408038:	ret
  40803c:	sub	sp, sp, #0x60
  408040:	stp	x29, x30, [sp, #80]
  408044:	add	x29, sp, #0x50
  408048:	mov	x8, xzr
  40804c:	stur	x0, [x29, #-16]
  408050:	stur	x1, [x29, #-24]
  408054:	stur	x2, [x29, #-32]
  408058:	str	x8, [sp, #40]
  40805c:	ldur	x8, [x29, #-16]
  408060:	cbz	x8, 408074 <tigetstr@plt+0x64d4>
  408064:	ldur	x8, [x29, #-32]
  408068:	cbz	x8, 408074 <tigetstr@plt+0x64d4>
  40806c:	ldur	x8, [x29, #-24]
  408070:	cbnz	x8, 408080 <tigetstr@plt+0x64e0>
  408074:	mov	w8, #0xffffffea            	// #-22
  408078:	stur	w8, [x29, #-4]
  40807c:	b	4081b0 <tigetstr@plt+0x6610>
  408080:	ldur	x8, [x29, #-16]
  408084:	str	x8, [sp, #32]
  408088:	ldr	x8, [sp, #32]
  40808c:	mov	w9, #0x0                   	// #0
  408090:	str	w9, [sp, #12]
  408094:	cbz	x8, 4080ac <tigetstr@plt+0x650c>
  408098:	ldr	x8, [sp, #32]
  40809c:	ldrsb	w9, [x8]
  4080a0:	cmp	w9, #0x0
  4080a4:	cset	w9, ne  // ne = any
  4080a8:	str	w9, [sp, #12]
  4080ac:	ldr	w8, [sp, #12]
  4080b0:	tbnz	w8, #0, 4080b8 <tigetstr@plt+0x6518>
  4080b4:	b	4081ac <tigetstr@plt+0x660c>
  4080b8:	mov	x8, xzr
  4080bc:	str	x8, [sp, #24]
  4080c0:	ldr	x8, [sp, #40]
  4080c4:	cbnz	x8, 4080d0 <tigetstr@plt+0x6530>
  4080c8:	ldr	x8, [sp, #32]
  4080cc:	str	x8, [sp, #40]
  4080d0:	ldr	x8, [sp, #32]
  4080d4:	ldrsb	w9, [x8]
  4080d8:	cmp	w9, #0x2c
  4080dc:	b.ne	4080e8 <tigetstr@plt+0x6548>  // b.any
  4080e0:	ldr	x8, [sp, #32]
  4080e4:	str	x8, [sp, #24]
  4080e8:	ldr	x8, [sp, #32]
  4080ec:	ldrsb	w9, [x8, #1]
  4080f0:	cbnz	w9, 408100 <tigetstr@plt+0x6560>
  4080f4:	ldr	x8, [sp, #32]
  4080f8:	add	x8, x8, #0x1
  4080fc:	str	x8, [sp, #24]
  408100:	ldr	x8, [sp, #40]
  408104:	cbz	x8, 408110 <tigetstr@plt+0x6570>
  408108:	ldr	x8, [sp, #24]
  40810c:	cbnz	x8, 408114 <tigetstr@plt+0x6574>
  408110:	b	40819c <tigetstr@plt+0x65fc>
  408114:	ldr	x8, [sp, #24]
  408118:	ldr	x9, [sp, #40]
  40811c:	cmp	x8, x9
  408120:	b.hi	408130 <tigetstr@plt+0x6590>  // b.pmore
  408124:	mov	w8, #0xffffffff            	// #-1
  408128:	stur	w8, [x29, #-4]
  40812c:	b	4081b0 <tigetstr@plt+0x6610>
  408130:	ldur	x8, [x29, #-32]
  408134:	ldr	x0, [sp, #40]
  408138:	ldr	x9, [sp, #24]
  40813c:	ldr	x10, [sp, #40]
  408140:	subs	x1, x9, x10
  408144:	blr	x8
  408148:	str	x0, [sp, #16]
  40814c:	ldr	x8, [sp, #16]
  408150:	cmp	x8, #0x0
  408154:	cset	w11, ge  // ge = tcont
  408158:	tbnz	w11, #0, 408168 <tigetstr@plt+0x65c8>
  40815c:	ldr	x8, [sp, #16]
  408160:	stur	w8, [x29, #-4]
  408164:	b	4081b0 <tigetstr@plt+0x6610>
  408168:	ldr	x8, [sp, #16]
  40816c:	ldur	x9, [x29, #-24]
  408170:	ldr	x10, [x9]
  408174:	orr	x8, x10, x8
  408178:	str	x8, [x9]
  40817c:	mov	x8, xzr
  408180:	str	x8, [sp, #40]
  408184:	ldr	x8, [sp, #24]
  408188:	cbz	x8, 40819c <tigetstr@plt+0x65fc>
  40818c:	ldr	x8, [sp, #24]
  408190:	ldrb	w9, [x8]
  408194:	cbnz	w9, 40819c <tigetstr@plt+0x65fc>
  408198:	b	4081ac <tigetstr@plt+0x660c>
  40819c:	ldr	x8, [sp, #32]
  4081a0:	add	x8, x8, #0x1
  4081a4:	str	x8, [sp, #32]
  4081a8:	b	408088 <tigetstr@plt+0x64e8>
  4081ac:	stur	wzr, [x29, #-4]
  4081b0:	ldur	w0, [x29, #-4]
  4081b4:	ldp	x29, x30, [sp, #80]
  4081b8:	add	sp, sp, #0x60
  4081bc:	ret
  4081c0:	sub	sp, sp, #0x50
  4081c4:	stp	x29, x30, [sp, #64]
  4081c8:	add	x29, sp, #0x40
  4081cc:	mov	x8, xzr
  4081d0:	stur	x0, [x29, #-16]
  4081d4:	stur	x1, [x29, #-24]
  4081d8:	str	x2, [sp, #32]
  4081dc:	str	w3, [sp, #28]
  4081e0:	str	x8, [sp, #16]
  4081e4:	ldur	x8, [x29, #-16]
  4081e8:	cbnz	x8, 4081f4 <tigetstr@plt+0x6654>
  4081ec:	stur	wzr, [x29, #-4]
  4081f0:	b	40839c <tigetstr@plt+0x67fc>
  4081f4:	ldr	w8, [sp, #28]
  4081f8:	ldur	x9, [x29, #-24]
  4081fc:	str	w8, [x9]
  408200:	ldr	x9, [sp, #32]
  408204:	str	w8, [x9]
  408208:	bl	401b00 <__errno_location@plt>
  40820c:	str	wzr, [x0]
  408210:	ldur	x9, [x29, #-16]
  408214:	ldrsb	w8, [x9]
  408218:	cmp	w8, #0x3a
  40821c:	b.ne	408284 <tigetstr@plt+0x66e4>  // b.any
  408220:	ldur	x8, [x29, #-16]
  408224:	add	x8, x8, #0x1
  408228:	stur	x8, [x29, #-16]
  40822c:	ldur	x0, [x29, #-16]
  408230:	add	x1, sp, #0x10
  408234:	mov	w2, #0xa                   	// #10
  408238:	bl	4019c0 <strtol@plt>
  40823c:	ldr	x8, [sp, #32]
  408240:	str	w0, [x8]
  408244:	bl	401b00 <__errno_location@plt>
  408248:	ldr	w9, [x0]
  40824c:	cbnz	w9, 408274 <tigetstr@plt+0x66d4>
  408250:	ldr	x8, [sp, #16]
  408254:	cbz	x8, 408274 <tigetstr@plt+0x66d4>
  408258:	ldr	x8, [sp, #16]
  40825c:	ldrsb	w9, [x8]
  408260:	cbnz	w9, 408274 <tigetstr@plt+0x66d4>
  408264:	ldr	x8, [sp, #16]
  408268:	ldur	x9, [x29, #-16]
  40826c:	cmp	x8, x9
  408270:	b.ne	408280 <tigetstr@plt+0x66e0>  // b.any
  408274:	mov	w8, #0xffffffff            	// #-1
  408278:	stur	w8, [x29, #-4]
  40827c:	b	40839c <tigetstr@plt+0x67fc>
  408280:	b	408398 <tigetstr@plt+0x67f8>
  408284:	ldur	x0, [x29, #-16]
  408288:	add	x1, sp, #0x10
  40828c:	mov	w2, #0xa                   	// #10
  408290:	bl	4019c0 <strtol@plt>
  408294:	ldur	x8, [x29, #-24]
  408298:	str	w0, [x8]
  40829c:	ldr	x8, [sp, #32]
  4082a0:	str	w0, [x8]
  4082a4:	bl	401b00 <__errno_location@plt>
  4082a8:	ldr	w9, [x0]
  4082ac:	cbnz	w9, 4082c8 <tigetstr@plt+0x6728>
  4082b0:	ldr	x8, [sp, #16]
  4082b4:	cbz	x8, 4082c8 <tigetstr@plt+0x6728>
  4082b8:	ldr	x8, [sp, #16]
  4082bc:	ldur	x9, [x29, #-16]
  4082c0:	cmp	x8, x9
  4082c4:	b.ne	4082d4 <tigetstr@plt+0x6734>  // b.any
  4082c8:	mov	w8, #0xffffffff            	// #-1
  4082cc:	stur	w8, [x29, #-4]
  4082d0:	b	40839c <tigetstr@plt+0x67fc>
  4082d4:	ldr	x8, [sp, #16]
  4082d8:	ldrsb	w9, [x8]
  4082dc:	cmp	w9, #0x3a
  4082e0:	b.ne	408300 <tigetstr@plt+0x6760>  // b.any
  4082e4:	ldr	x8, [sp, #16]
  4082e8:	ldrb	w9, [x8, #1]
  4082ec:	cbnz	w9, 408300 <tigetstr@plt+0x6760>
  4082f0:	ldr	w8, [sp, #28]
  4082f4:	ldr	x9, [sp, #32]
  4082f8:	str	w8, [x9]
  4082fc:	b	408398 <tigetstr@plt+0x67f8>
  408300:	ldr	x8, [sp, #16]
  408304:	ldrsb	w9, [x8]
  408308:	cmp	w9, #0x2d
  40830c:	b.eq	408320 <tigetstr@plt+0x6780>  // b.none
  408310:	ldr	x8, [sp, #16]
  408314:	ldrsb	w9, [x8]
  408318:	cmp	w9, #0x3a
  40831c:	b.ne	408398 <tigetstr@plt+0x67f8>  // b.any
  408320:	add	x1, sp, #0x10
  408324:	ldr	x8, [sp, #16]
  408328:	add	x8, x8, #0x1
  40832c:	stur	x8, [x29, #-16]
  408330:	mov	x8, xzr
  408334:	str	x8, [sp, #16]
  408338:	str	x1, [sp, #8]
  40833c:	bl	401b00 <__errno_location@plt>
  408340:	str	wzr, [x0]
  408344:	ldur	x0, [x29, #-16]
  408348:	ldr	x1, [sp, #8]
  40834c:	mov	w2, #0xa                   	// #10
  408350:	bl	4019c0 <strtol@plt>
  408354:	ldr	x8, [sp, #32]
  408358:	str	w0, [x8]
  40835c:	bl	401b00 <__errno_location@plt>
  408360:	ldr	w9, [x0]
  408364:	cbnz	w9, 40838c <tigetstr@plt+0x67ec>
  408368:	ldr	x8, [sp, #16]
  40836c:	cbz	x8, 40838c <tigetstr@plt+0x67ec>
  408370:	ldr	x8, [sp, #16]
  408374:	ldrsb	w9, [x8]
  408378:	cbnz	w9, 40838c <tigetstr@plt+0x67ec>
  40837c:	ldr	x8, [sp, #16]
  408380:	ldur	x9, [x29, #-16]
  408384:	cmp	x8, x9
  408388:	b.ne	408398 <tigetstr@plt+0x67f8>  // b.any
  40838c:	mov	w8, #0xffffffff            	// #-1
  408390:	stur	w8, [x29, #-4]
  408394:	b	40839c <tigetstr@plt+0x67fc>
  408398:	stur	wzr, [x29, #-4]
  40839c:	ldur	w0, [x29, #-4]
  4083a0:	ldp	x29, x30, [sp, #64]
  4083a4:	add	sp, sp, #0x50
  4083a8:	ret
  4083ac:	sub	sp, sp, #0x50
  4083b0:	stp	x29, x30, [sp, #64]
  4083b4:	add	x29, sp, #0x40
  4083b8:	stur	x0, [x29, #-16]
  4083bc:	stur	x1, [x29, #-24]
  4083c0:	ldur	x8, [x29, #-16]
  4083c4:	mov	w9, #0x0                   	// #0
  4083c8:	str	w9, [sp, #4]
  4083cc:	cbz	x8, 4083e0 <tigetstr@plt+0x6840>
  4083d0:	ldur	x8, [x29, #-24]
  4083d4:	cmp	x8, #0x0
  4083d8:	cset	w9, ne  // ne = any
  4083dc:	str	w9, [sp, #4]
  4083e0:	ldr	w8, [sp, #4]
  4083e4:	tbnz	w8, #0, 4083ec <tigetstr@plt+0x684c>
  4083e8:	b	4084d8 <tigetstr@plt+0x6938>
  4083ec:	ldur	x0, [x29, #-16]
  4083f0:	add	x1, sp, #0x20
  4083f4:	bl	4084ec <tigetstr@plt+0x694c>
  4083f8:	str	x0, [sp, #16]
  4083fc:	ldur	x0, [x29, #-24]
  408400:	add	x1, sp, #0x18
  408404:	bl	4084ec <tigetstr@plt+0x694c>
  408408:	str	x0, [sp, #8]
  40840c:	ldr	x8, [sp, #32]
  408410:	ldr	x9, [sp, #24]
  408414:	add	x8, x8, x9
  408418:	cbnz	x8, 408428 <tigetstr@plt+0x6888>
  40841c:	mov	w8, #0x1                   	// #1
  408420:	stur	w8, [x29, #-4]
  408424:	b	4084dc <tigetstr@plt+0x693c>
  408428:	ldr	x8, [sp, #32]
  40842c:	ldr	x9, [sp, #24]
  408430:	add	x8, x8, x9
  408434:	cmp	x8, #0x1
  408438:	b.ne	408478 <tigetstr@plt+0x68d8>  // b.any
  40843c:	ldr	x8, [sp, #16]
  408440:	cbz	x8, 408454 <tigetstr@plt+0x68b4>
  408444:	ldr	x8, [sp, #16]
  408448:	ldrsb	w9, [x8]
  40844c:	cmp	w9, #0x2f
  408450:	b.eq	40846c <tigetstr@plt+0x68cc>  // b.none
  408454:	ldr	x8, [sp, #8]
  408458:	cbz	x8, 408478 <tigetstr@plt+0x68d8>
  40845c:	ldr	x8, [sp, #8]
  408460:	ldrsb	w9, [x8]
  408464:	cmp	w9, #0x2f
  408468:	b.ne	408478 <tigetstr@plt+0x68d8>  // b.any
  40846c:	mov	w8, #0x1                   	// #1
  408470:	stur	w8, [x29, #-4]
  408474:	b	4084dc <tigetstr@plt+0x693c>
  408478:	ldr	x8, [sp, #16]
  40847c:	cbz	x8, 408488 <tigetstr@plt+0x68e8>
  408480:	ldr	x8, [sp, #8]
  408484:	cbnz	x8, 40848c <tigetstr@plt+0x68ec>
  408488:	b	4084d8 <tigetstr@plt+0x6938>
  40848c:	ldr	x8, [sp, #32]
  408490:	ldr	x9, [sp, #24]
  408494:	cmp	x8, x9
  408498:	b.ne	4084b0 <tigetstr@plt+0x6910>  // b.any
  40849c:	ldr	x0, [sp, #16]
  4084a0:	ldr	x1, [sp, #8]
  4084a4:	ldr	x2, [sp, #32]
  4084a8:	bl	4018d0 <strncmp@plt>
  4084ac:	cbz	w0, 4084b4 <tigetstr@plt+0x6914>
  4084b0:	b	4084d8 <tigetstr@plt+0x6938>
  4084b4:	ldr	x8, [sp, #16]
  4084b8:	ldr	x9, [sp, #32]
  4084bc:	add	x8, x8, x9
  4084c0:	stur	x8, [x29, #-16]
  4084c4:	ldr	x8, [sp, #8]
  4084c8:	ldr	x9, [sp, #24]
  4084cc:	add	x8, x8, x9
  4084d0:	stur	x8, [x29, #-24]
  4084d4:	b	4083c0 <tigetstr@plt+0x6820>
  4084d8:	stur	wzr, [x29, #-4]
  4084dc:	ldur	w0, [x29, #-4]
  4084e0:	ldp	x29, x30, [sp, #64]
  4084e4:	add	sp, sp, #0x50
  4084e8:	ret
  4084ec:	sub	sp, sp, #0x30
  4084f0:	str	x0, [sp, #32]
  4084f4:	str	x1, [sp, #24]
  4084f8:	ldr	x8, [sp, #32]
  4084fc:	str	x8, [sp, #16]
  408500:	ldr	x8, [sp, #24]
  408504:	str	xzr, [x8]
  408508:	ldr	x8, [sp, #16]
  40850c:	mov	w9, #0x0                   	// #0
  408510:	str	w9, [sp, #4]
  408514:	cbz	x8, 408544 <tigetstr@plt+0x69a4>
  408518:	ldr	x8, [sp, #16]
  40851c:	ldrsb	w9, [x8]
  408520:	mov	w10, #0x0                   	// #0
  408524:	cmp	w9, #0x2f
  408528:	str	w10, [sp, #4]
  40852c:	b.ne	408544 <tigetstr@plt+0x69a4>  // b.any
  408530:	ldr	x8, [sp, #16]
  408534:	ldrsb	w9, [x8, #1]
  408538:	cmp	w9, #0x2f
  40853c:	cset	w9, eq  // eq = none
  408540:	str	w9, [sp, #4]
  408544:	ldr	w8, [sp, #4]
  408548:	tbnz	w8, #0, 408550 <tigetstr@plt+0x69b0>
  40854c:	b	408560 <tigetstr@plt+0x69c0>
  408550:	ldr	x8, [sp, #16]
  408554:	add	x8, x8, #0x1
  408558:	str	x8, [sp, #16]
  40855c:	b	408508 <tigetstr@plt+0x6968>
  408560:	ldr	x8, [sp, #16]
  408564:	cbz	x8, 408574 <tigetstr@plt+0x69d4>
  408568:	ldr	x8, [sp, #16]
  40856c:	ldrb	w9, [x8]
  408570:	cbnz	w9, 408580 <tigetstr@plt+0x69e0>
  408574:	mov	x8, xzr
  408578:	str	x8, [sp, #40]
  40857c:	b	4085f4 <tigetstr@plt+0x6a54>
  408580:	ldr	x8, [sp, #24]
  408584:	mov	x9, #0x1                   	// #1
  408588:	str	x9, [x8]
  40858c:	ldr	x8, [sp, #16]
  408590:	add	x8, x8, #0x1
  408594:	str	x8, [sp, #8]
  408598:	ldr	x8, [sp, #8]
  40859c:	ldrsb	w9, [x8]
  4085a0:	mov	w10, #0x0                   	// #0
  4085a4:	str	w10, [sp]
  4085a8:	cbz	w9, 4085c0 <tigetstr@plt+0x6a20>
  4085ac:	ldr	x8, [sp, #8]
  4085b0:	ldrsb	w9, [x8]
  4085b4:	cmp	w9, #0x2f
  4085b8:	cset	w9, ne  // ne = any
  4085bc:	str	w9, [sp]
  4085c0:	ldr	w8, [sp]
  4085c4:	tbnz	w8, #0, 4085cc <tigetstr@plt+0x6a2c>
  4085c8:	b	4085ec <tigetstr@plt+0x6a4c>
  4085cc:	ldr	x8, [sp, #24]
  4085d0:	ldr	x9, [x8]
  4085d4:	add	x9, x9, #0x1
  4085d8:	str	x9, [x8]
  4085dc:	ldr	x8, [sp, #8]
  4085e0:	add	x8, x8, #0x1
  4085e4:	str	x8, [sp, #8]
  4085e8:	b	408598 <tigetstr@plt+0x69f8>
  4085ec:	ldr	x8, [sp, #16]
  4085f0:	str	x8, [sp, #40]
  4085f4:	ldr	x0, [sp, #40]
  4085f8:	add	sp, sp, #0x30
  4085fc:	ret
  408600:	sub	sp, sp, #0x40
  408604:	stp	x29, x30, [sp, #48]
  408608:	add	x29, sp, #0x30
  40860c:	stur	x0, [x29, #-16]
  408610:	str	x1, [sp, #24]
  408614:	str	x2, [sp, #16]
  408618:	ldur	x8, [x29, #-16]
  40861c:	cbnz	x8, 40863c <tigetstr@plt+0x6a9c>
  408620:	ldr	x8, [sp, #24]
  408624:	cbnz	x8, 40863c <tigetstr@plt+0x6a9c>
  408628:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  40862c:	add	x0, x0, #0x1e4
  408630:	bl	401920 <strdup@plt>
  408634:	stur	x0, [x29, #-8]
  408638:	b	408770 <tigetstr@plt+0x6bd0>
  40863c:	ldur	x8, [x29, #-16]
  408640:	cbnz	x8, 408658 <tigetstr@plt+0x6ab8>
  408644:	ldr	x0, [sp, #24]
  408648:	ldr	x1, [sp, #16]
  40864c:	bl	401a00 <strndup@plt>
  408650:	stur	x0, [x29, #-8]
  408654:	b	408770 <tigetstr@plt+0x6bd0>
  408658:	ldr	x8, [sp, #24]
  40865c:	cbnz	x8, 408670 <tigetstr@plt+0x6ad0>
  408660:	ldur	x0, [x29, #-16]
  408664:	bl	401920 <strdup@plt>
  408668:	stur	x0, [x29, #-8]
  40866c:	b	408770 <tigetstr@plt+0x6bd0>
  408670:	ldur	x8, [x29, #-16]
  408674:	cbz	x8, 40867c <tigetstr@plt+0x6adc>
  408678:	b	40869c <tigetstr@plt+0x6afc>
  40867c:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  408680:	add	x0, x0, #0x19b
  408684:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  408688:	add	x1, x1, #0x2e9
  40868c:	mov	w2, #0x383                 	// #899
  408690:	adrp	x3, 40a000 <tigetstr@plt+0x8460>
  408694:	add	x3, x3, #0x2f8
  408698:	bl	401af0 <__assert_fail@plt>
  40869c:	ldr	x8, [sp, #24]
  4086a0:	cbz	x8, 4086a8 <tigetstr@plt+0x6b08>
  4086a4:	b	4086c8 <tigetstr@plt+0x6b28>
  4086a8:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4086ac:	add	x0, x0, #0x32d
  4086b0:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  4086b4:	add	x1, x1, #0x2e9
  4086b8:	mov	w2, #0x384                 	// #900
  4086bc:	adrp	x3, 40a000 <tigetstr@plt+0x8460>
  4086c0:	add	x3, x3, #0x2f8
  4086c4:	bl	401af0 <__assert_fail@plt>
  4086c8:	ldur	x0, [x29, #-16]
  4086cc:	bl	401780 <strlen@plt>
  4086d0:	str	x0, [sp, #8]
  4086d4:	ldr	x8, [sp, #16]
  4086d8:	ldr	x9, [sp, #8]
  4086dc:	mov	x10, #0xffffffffffffffff    	// #-1
  4086e0:	subs	x9, x10, x9
  4086e4:	cmp	x8, x9
  4086e8:	b.ls	4086f8 <tigetstr@plt+0x6b58>  // b.plast
  4086ec:	mov	x8, xzr
  4086f0:	stur	x8, [x29, #-8]
  4086f4:	b	408770 <tigetstr@plt+0x6bd0>
  4086f8:	ldr	x8, [sp, #8]
  4086fc:	ldr	x9, [sp, #16]
  408700:	add	x8, x8, x9
  408704:	add	x0, x8, #0x1
  408708:	bl	4018b0 <malloc@plt>
  40870c:	str	x0, [sp]
  408710:	ldr	x8, [sp]
  408714:	cbnz	x8, 408724 <tigetstr@plt+0x6b84>
  408718:	mov	x8, xzr
  40871c:	stur	x8, [x29, #-8]
  408720:	b	408770 <tigetstr@plt+0x6bd0>
  408724:	ldr	x0, [sp]
  408728:	ldur	x1, [x29, #-16]
  40872c:	ldr	x2, [sp, #8]
  408730:	bl	401750 <memcpy@plt>
  408734:	ldr	x8, [sp]
  408738:	ldr	x9, [sp, #8]
  40873c:	add	x0, x8, x9
  408740:	ldr	x1, [sp, #24]
  408744:	ldr	x2, [sp, #16]
  408748:	bl	401750 <memcpy@plt>
  40874c:	ldr	x8, [sp]
  408750:	ldr	x9, [sp, #8]
  408754:	ldr	x10, [sp, #16]
  408758:	add	x9, x9, x10
  40875c:	add	x8, x8, x9
  408760:	mov	w11, #0x0                   	// #0
  408764:	strb	w11, [x8]
  408768:	ldr	x8, [sp]
  40876c:	stur	x8, [x29, #-8]
  408770:	ldur	x0, [x29, #-8]
  408774:	ldp	x29, x30, [sp, #48]
  408778:	add	sp, sp, #0x40
  40877c:	ret
  408780:	sub	sp, sp, #0x40
  408784:	stp	x29, x30, [sp, #48]
  408788:	add	x29, sp, #0x30
  40878c:	stur	x0, [x29, #-8]
  408790:	stur	x1, [x29, #-16]
  408794:	ldur	x0, [x29, #-8]
  408798:	ldur	x1, [x29, #-16]
  40879c:	ldur	x8, [x29, #-16]
  4087a0:	str	x0, [sp, #24]
  4087a4:	str	x1, [sp, #16]
  4087a8:	cbz	x8, 4087bc <tigetstr@plt+0x6c1c>
  4087ac:	ldur	x0, [x29, #-16]
  4087b0:	bl	401780 <strlen@plt>
  4087b4:	str	x0, [sp, #8]
  4087b8:	b	4087c4 <tigetstr@plt+0x6c24>
  4087bc:	mov	x8, xzr
  4087c0:	str	x8, [sp, #8]
  4087c4:	ldr	x8, [sp, #8]
  4087c8:	ldr	x0, [sp, #24]
  4087cc:	ldr	x1, [sp, #16]
  4087d0:	mov	x2, x8
  4087d4:	bl	408600 <tigetstr@plt+0x6a60>
  4087d8:	ldp	x29, x30, [sp, #48]
  4087dc:	add	sp, sp, #0x40
  4087e0:	ret
  4087e4:	sub	sp, sp, #0x140
  4087e8:	stp	x29, x30, [sp, #288]
  4087ec:	str	x28, [sp, #304]
  4087f0:	add	x29, sp, #0x120
  4087f4:	sub	x8, x29, #0x38
  4087f8:	str	q7, [sp, #112]
  4087fc:	str	q6, [sp, #96]
  408800:	str	q5, [sp, #80]
  408804:	str	q4, [sp, #64]
  408808:	str	q3, [sp, #48]
  40880c:	str	q2, [sp, #32]
  408810:	str	q1, [sp, #16]
  408814:	str	q0, [sp]
  408818:	str	x7, [sp, #168]
  40881c:	str	x6, [sp, #160]
  408820:	str	x5, [sp, #152]
  408824:	str	x4, [sp, #144]
  408828:	str	x3, [sp, #136]
  40882c:	str	x2, [sp, #128]
  408830:	stur	x0, [x29, #-16]
  408834:	stur	x1, [x29, #-24]
  408838:	mov	w9, #0xffffff80            	// #-128
  40883c:	stur	w9, [x29, #-28]
  408840:	mov	w9, #0xffffffd0            	// #-48
  408844:	stur	w9, [x29, #-32]
  408848:	mov	x10, sp
  40884c:	add	x10, x10, #0x80
  408850:	stur	x10, [x29, #-40]
  408854:	add	x10, sp, #0x80
  408858:	add	x10, x10, #0x30
  40885c:	stur	x10, [x29, #-48]
  408860:	add	x10, x29, #0x20
  408864:	stur	x10, [x29, #-56]
  408868:	ldur	x1, [x29, #-24]
  40886c:	ldr	q0, [x8]
  408870:	ldr	q1, [x8, #16]
  408874:	stur	q1, [x29, #-96]
  408878:	stur	q0, [x29, #-112]
  40887c:	sub	x0, x29, #0x40
  408880:	sub	x2, x29, #0x70
  408884:	bl	4019f0 <vasprintf@plt>
  408888:	stur	w0, [x29, #-76]
  40888c:	ldur	w9, [x29, #-76]
  408890:	tbz	w9, #31, 4088a4 <tigetstr@plt+0x6d04>
  408894:	b	408898 <tigetstr@plt+0x6cf8>
  408898:	mov	x8, xzr
  40889c:	stur	x8, [x29, #-8]
  4088a0:	b	4088cc <tigetstr@plt+0x6d2c>
  4088a4:	ldur	x0, [x29, #-16]
  4088a8:	ldur	x1, [x29, #-64]
  4088ac:	ldursw	x2, [x29, #-76]
  4088b0:	bl	408600 <tigetstr@plt+0x6a60>
  4088b4:	stur	x0, [x29, #-72]
  4088b8:	ldur	x0, [x29, #-64]
  4088bc:	bl	4019d0 <free@plt>
  4088c0:	ldur	x8, [x29, #-72]
  4088c4:	stur	x8, [x29, #-8]
  4088c8:	b	4088cc <tigetstr@plt+0x6d2c>
  4088cc:	ldur	x0, [x29, #-8]
  4088d0:	ldr	x28, [sp, #304]
  4088d4:	ldp	x29, x30, [sp, #288]
  4088d8:	add	sp, sp, #0x140
  4088dc:	ret
  4088e0:	sub	sp, sp, #0x50
  4088e4:	stp	x29, x30, [sp, #64]
  4088e8:	add	x29, sp, #0x40
  4088ec:	stur	x0, [x29, #-16]
  4088f0:	stur	x1, [x29, #-24]
  4088f4:	str	x2, [sp, #32]
  4088f8:	str	w3, [sp, #28]
  4088fc:	ldur	x8, [x29, #-16]
  408900:	ldr	x8, [x8]
  408904:	str	x8, [sp, #16]
  408908:	ldr	x8, [sp, #16]
  40890c:	ldrb	w9, [x8]
  408910:	cbnz	w9, 408954 <tigetstr@plt+0x6db4>
  408914:	ldur	x8, [x29, #-16]
  408918:	ldr	x8, [x8]
  40891c:	ldrsb	w9, [x8]
  408920:	cbnz	w9, 408928 <tigetstr@plt+0x6d88>
  408924:	b	408948 <tigetstr@plt+0x6da8>
  408928:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  40892c:	add	x0, x0, #0x334
  408930:	adrp	x1, 40a000 <tigetstr@plt+0x8460>
  408934:	add	x1, x1, #0x2e9
  408938:	mov	w2, #0x3c6                 	// #966
  40893c:	adrp	x3, 40a000 <tigetstr@plt+0x8460>
  408940:	add	x3, x3, #0x344
  408944:	bl	401af0 <__assert_fail@plt>
  408948:	mov	x8, xzr
  40894c:	stur	x8, [x29, #-8]
  408950:	b	408b44 <tigetstr@plt+0x6fa4>
  408954:	ldr	x0, [sp, #16]
  408958:	ldr	x1, [sp, #32]
  40895c:	bl	401a10 <strspn@plt>
  408960:	ldr	x8, [sp, #16]
  408964:	add	x8, x8, x0
  408968:	str	x8, [sp, #16]
  40896c:	ldr	x8, [sp, #16]
  408970:	ldrb	w9, [x8]
  408974:	cbnz	w9, 408990 <tigetstr@plt+0x6df0>
  408978:	ldr	x8, [sp, #16]
  40897c:	ldur	x9, [x29, #-16]
  408980:	str	x8, [x9]
  408984:	mov	x8, xzr
  408988:	stur	x8, [x29, #-8]
  40898c:	b	408b44 <tigetstr@plt+0x6fa4>
  408990:	ldr	w8, [sp, #28]
  408994:	cbz	w8, 408a90 <tigetstr@plt+0x6ef0>
  408998:	ldr	x8, [sp, #16]
  40899c:	ldrsb	w1, [x8]
  4089a0:	adrp	x0, 40a000 <tigetstr@plt+0x8460>
  4089a4:	add	x0, x0, #0x382
  4089a8:	bl	401a20 <strchr@plt>
  4089ac:	cbz	x0, 408a90 <tigetstr@plt+0x6ef0>
  4089b0:	ldr	x8, [sp, #16]
  4089b4:	ldrb	w9, [x8]
  4089b8:	add	x8, sp, #0xe
  4089bc:	strb	w9, [sp, #14]
  4089c0:	mov	w9, #0x0                   	// #0
  4089c4:	strb	w9, [x8, #1]
  4089c8:	ldr	x10, [sp, #16]
  4089cc:	add	x0, x10, #0x1
  4089d0:	mov	x1, x8
  4089d4:	bl	408b54 <tigetstr@plt+0x6fb4>
  4089d8:	ldur	x8, [x29, #-24]
  4089dc:	str	x0, [x8]
  4089e0:	ldr	x8, [sp, #16]
  4089e4:	ldur	x10, [x29, #-24]
  4089e8:	ldr	x10, [x10]
  4089ec:	add	x10, x10, #0x1
  4089f0:	ldrsb	w9, [x8, x10]
  4089f4:	cbz	w9, 408a50 <tigetstr@plt+0x6eb0>
  4089f8:	ldr	x8, [sp, #16]
  4089fc:	ldur	x9, [x29, #-24]
  408a00:	ldr	x9, [x9]
  408a04:	add	x9, x9, #0x1
  408a08:	ldrsb	w10, [x8, x9]
  408a0c:	ldrsb	w11, [sp, #14]
  408a10:	cmp	w10, w11
  408a14:	b.ne	408a50 <tigetstr@plt+0x6eb0>  // b.any
  408a18:	ldr	x8, [sp, #16]
  408a1c:	ldur	x9, [x29, #-24]
  408a20:	ldr	x9, [x9]
  408a24:	add	x9, x9, #0x2
  408a28:	ldrsb	w10, [x8, x9]
  408a2c:	cbz	w10, 408a68 <tigetstr@plt+0x6ec8>
  408a30:	ldr	x0, [sp, #32]
  408a34:	ldr	x8, [sp, #16]
  408a38:	ldur	x9, [x29, #-24]
  408a3c:	ldr	x9, [x9]
  408a40:	add	x9, x9, #0x2
  408a44:	ldrsb	w1, [x8, x9]
  408a48:	bl	401a20 <strchr@plt>
  408a4c:	cbnz	x0, 408a68 <tigetstr@plt+0x6ec8>
  408a50:	ldr	x8, [sp, #16]
  408a54:	ldur	x9, [x29, #-16]
  408a58:	str	x8, [x9]
  408a5c:	mov	x8, xzr
  408a60:	stur	x8, [x29, #-8]
  408a64:	b	408b44 <tigetstr@plt+0x6fa4>
  408a68:	ldr	x8, [sp, #16]
  408a6c:	add	x9, x8, #0x1
  408a70:	str	x9, [sp, #16]
  408a74:	ldur	x9, [x29, #-24]
  408a78:	ldr	x9, [x9]
  408a7c:	add	x8, x8, x9
  408a80:	add	x8, x8, #0x2
  408a84:	ldur	x9, [x29, #-16]
  408a88:	str	x8, [x9]
  408a8c:	b	408b3c <tigetstr@plt+0x6f9c>
  408a90:	ldr	w8, [sp, #28]
  408a94:	cbz	w8, 408b10 <tigetstr@plt+0x6f70>
  408a98:	ldr	x0, [sp, #16]
  408a9c:	ldr	x1, [sp, #32]
  408aa0:	bl	408b54 <tigetstr@plt+0x6fb4>
  408aa4:	ldur	x8, [x29, #-24]
  408aa8:	str	x0, [x8]
  408aac:	ldr	x8, [sp, #16]
  408ab0:	ldur	x9, [x29, #-24]
  408ab4:	ldr	x9, [x9]
  408ab8:	ldrsb	w10, [x8, x9]
  408abc:	cbz	w10, 408af4 <tigetstr@plt+0x6f54>
  408ac0:	ldr	x0, [sp, #32]
  408ac4:	ldr	x8, [sp, #16]
  408ac8:	ldur	x9, [x29, #-24]
  408acc:	ldr	x9, [x9]
  408ad0:	ldrsb	w1, [x8, x9]
  408ad4:	bl	401a20 <strchr@plt>
  408ad8:	cbnz	x0, 408af4 <tigetstr@plt+0x6f54>
  408adc:	ldr	x8, [sp, #16]
  408ae0:	ldur	x9, [x29, #-16]
  408ae4:	str	x8, [x9]
  408ae8:	mov	x8, xzr
  408aec:	stur	x8, [x29, #-8]
  408af0:	b	408b44 <tigetstr@plt+0x6fa4>
  408af4:	ldr	x8, [sp, #16]
  408af8:	ldur	x9, [x29, #-24]
  408afc:	ldr	x9, [x9]
  408b00:	add	x8, x8, x9
  408b04:	ldur	x9, [x29, #-16]
  408b08:	str	x8, [x9]
  408b0c:	b	408b3c <tigetstr@plt+0x6f9c>
  408b10:	ldr	x0, [sp, #16]
  408b14:	ldr	x1, [sp, #32]
  408b18:	bl	401ad0 <strcspn@plt>
  408b1c:	ldur	x8, [x29, #-24]
  408b20:	str	x0, [x8]
  408b24:	ldr	x8, [sp, #16]
  408b28:	ldur	x9, [x29, #-24]
  408b2c:	ldr	x9, [x9]
  408b30:	add	x8, x8, x9
  408b34:	ldur	x9, [x29, #-16]
  408b38:	str	x8, [x9]
  408b3c:	ldr	x8, [sp, #16]
  408b40:	stur	x8, [x29, #-8]
  408b44:	ldur	x0, [x29, #-8]
  408b48:	ldp	x29, x30, [sp, #64]
  408b4c:	add	sp, sp, #0x50
  408b50:	ret
  408b54:	sub	sp, sp, #0x30
  408b58:	stp	x29, x30, [sp, #32]
  408b5c:	add	x29, sp, #0x20
  408b60:	stur	x0, [x29, #-8]
  408b64:	str	x1, [sp, #16]
  408b68:	str	wzr, [sp, #12]
  408b6c:	str	wzr, [sp, #8]
  408b70:	ldur	x8, [x29, #-8]
  408b74:	ldrsw	x9, [sp, #8]
  408b78:	add	x8, x8, x9
  408b7c:	ldrb	w10, [x8]
  408b80:	cbz	w10, 408be0 <tigetstr@plt+0x7040>
  408b84:	ldr	w8, [sp, #12]
  408b88:	cbz	w8, 408b94 <tigetstr@plt+0x6ff4>
  408b8c:	str	wzr, [sp, #12]
  408b90:	b	408bd0 <tigetstr@plt+0x7030>
  408b94:	ldur	x8, [x29, #-8]
  408b98:	ldrsw	x9, [sp, #8]
  408b9c:	ldrsb	w10, [x8, x9]
  408ba0:	cmp	w10, #0x5c
  408ba4:	b.ne	408bb4 <tigetstr@plt+0x7014>  // b.any
  408ba8:	mov	w8, #0x1                   	// #1
  408bac:	str	w8, [sp, #12]
  408bb0:	b	408bd0 <tigetstr@plt+0x7030>
  408bb4:	ldr	x0, [sp, #16]
  408bb8:	ldur	x8, [x29, #-8]
  408bbc:	ldrsw	x9, [sp, #8]
  408bc0:	ldrsb	w1, [x8, x9]
  408bc4:	bl	401a20 <strchr@plt>
  408bc8:	cbz	x0, 408bd0 <tigetstr@plt+0x7030>
  408bcc:	b	408be0 <tigetstr@plt+0x7040>
  408bd0:	ldr	w8, [sp, #8]
  408bd4:	add	w8, w8, #0x1
  408bd8:	str	w8, [sp, #8]
  408bdc:	b	408b70 <tigetstr@plt+0x6fd0>
  408be0:	ldr	w8, [sp, #8]
  408be4:	ldr	w9, [sp, #12]
  408be8:	subs	w8, w8, w9
  408bec:	mov	w0, w8
  408bf0:	sxtw	x0, w0
  408bf4:	ldp	x29, x30, [sp, #32]
  408bf8:	add	sp, sp, #0x30
  408bfc:	ret
  408c00:	sub	sp, sp, #0x30
  408c04:	stp	x29, x30, [sp, #32]
  408c08:	add	x29, sp, #0x20
  408c0c:	mov	w8, #0x1                   	// #1
  408c10:	str	x0, [sp, #16]
  408c14:	str	w8, [sp, #8]
  408c18:	ldr	x0, [sp, #16]
  408c1c:	bl	401900 <fgetc@plt>
  408c20:	str	w0, [sp, #12]
  408c24:	mov	w8, #0xffffffff            	// #-1
  408c28:	cmp	w0, w8
  408c2c:	b.ne	408c3c <tigetstr@plt+0x709c>  // b.any
  408c30:	mov	w8, #0x1                   	// #1
  408c34:	stur	w8, [x29, #-4]
  408c38:	b	408c58 <tigetstr@plt+0x70b8>
  408c3c:	ldr	w8, [sp, #12]
  408c40:	cmp	w8, #0xa
  408c44:	b.ne	408c50 <tigetstr@plt+0x70b0>  // b.any
  408c48:	stur	wzr, [x29, #-4]
  408c4c:	b	408c58 <tigetstr@plt+0x70b8>
  408c50:	ldr	w8, [sp, #8]
  408c54:	tbnz	w8, #0, 408c18 <tigetstr@plt+0x7078>
  408c58:	ldur	w0, [x29, #-4]
  408c5c:	ldp	x29, x30, [sp, #32]
  408c60:	add	sp, sp, #0x30
  408c64:	ret
  408c68:	stp	x29, x30, [sp, #-64]!
  408c6c:	mov	x29, sp
  408c70:	stp	x19, x20, [sp, #16]
  408c74:	adrp	x20, 41a000 <tigetstr@plt+0x18460>
  408c78:	add	x20, x20, #0xde0
  408c7c:	stp	x21, x22, [sp, #32]
  408c80:	adrp	x21, 41a000 <tigetstr@plt+0x18460>
  408c84:	add	x21, x21, #0xdd8
  408c88:	sub	x20, x20, x21
  408c8c:	mov	w22, w0
  408c90:	stp	x23, x24, [sp, #48]
  408c94:	mov	x23, x1
  408c98:	mov	x24, x2
  408c9c:	bl	401710 <memcpy@plt-0x40>
  408ca0:	cmp	xzr, x20, asr #3
  408ca4:	b.eq	408cd0 <tigetstr@plt+0x7130>  // b.none
  408ca8:	asr	x20, x20, #3
  408cac:	mov	x19, #0x0                   	// #0
  408cb0:	ldr	x3, [x21, x19, lsl #3]
  408cb4:	mov	x2, x24
  408cb8:	add	x19, x19, #0x1
  408cbc:	mov	x1, x23
  408cc0:	mov	w0, w22
  408cc4:	blr	x3
  408cc8:	cmp	x20, x19
  408ccc:	b.ne	408cb0 <tigetstr@plt+0x7110>  // b.any
  408cd0:	ldp	x19, x20, [sp, #16]
  408cd4:	ldp	x21, x22, [sp, #32]
  408cd8:	ldp	x23, x24, [sp, #48]
  408cdc:	ldp	x29, x30, [sp], #64
  408ce0:	ret
  408ce4:	nop
  408ce8:	ret
  408cec:	nop
  408cf0:	adrp	x2, 41b000 <tigetstr@plt+0x19460>
  408cf4:	mov	x1, #0x0                   	// #0
  408cf8:	ldr	x2, [x2, #568]
  408cfc:	b	401800 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408d00 <.fini>:
  408d00:	stp	x29, x30, [sp, #-16]!
  408d04:	mov	x29, sp
  408d08:	ldp	x29, x30, [sp], #16
  408d0c:	ret
