/*
 * support fot the imx6 based aristainetos board
 *
 * Copyright (C) 2014 Heiko Schocher <hs@denx.de>
 *
 * Copyright 2015 Freescale Semiconductor, Inc. All Rights Reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	chosen {
		stdout-path = &uart1;
	};

	
	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		power {
			label = "Power Button";
			gpios = <&gpio3 29 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_POWER>;
		};

		volume-up {
			label = "Volume Up";
			gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_VOLUMEUP>;
		};

	/*	volume-down {
			label = "Volume Down";
			gpios = <&gpio6 4 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_VOLUMEDOWN>;
		};*/
	};

	sound-wm8960 {
		compatible ="fsl,imx6q-sabresd-wm8960", 
					"fsl,imx-audio-wm8960";
		model = "wm8960-audio";
		cpu-dai = <&ssi2>;
		audio-codec = <&codec>;
		codec-master;
		asrc-controller = <&asrc>;
		/*ssi-controller = <&ssi2>;*/
		gpr = <&gpr 4 0x100000 0x100000>;
		audio-routing =
			"Headset Jack", "HP_L",
            "Headset Jack", "HP_R",
			"Ext Spk", "SPK_LP",
			"Ext Spk", "SPK_LN",
			"Ext Spk", "SPK_RP",
			"Ext Spk", "SPK_RN",
			"LINPUT1", "Main MIC",
			"LINPUT2", "Main MIC"/*,
			"Main MIC", "MICB"*/;
		mux-int-port = <2>;
		mux-ext-port = <3>;
	/*	hp-det-gpios = <&gpio1 4 1>; */
		status = "okay";
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
		/*status = "okay";*/
	};
	
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};
	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";		
	};
	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <1>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1>;
		status = "okay";
	};

	backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm1 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		status = "okay";
		enable-gpios = <&gpio6 16 1>;
	};

	backlight1 {
		compatible = "pwm-backlight1";
		pwms = <&pwm4 0 5000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <7>;
		status = "okay";
		enable-gpios = <&gpio6 15 1>;
	};
	
	ir-receiver {
		compatible = "gpio-ir-receiver";
		gpios = <&gpio1 8 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ir1>;
		};
/*
	sound-spdif {
		compatible = "fsl,imx-audio-spdif",
			   "fsl,imx-sabreauto-spdif";
		model = "imx-spdif";
		spdif-controller = <&spdif>;
		spdif-in;
	};
*/		
	mx6dsysd_gpio {
					toot-gpio-out = <&gpio5 18 0
					     			 &gpio5 19 0 
									&gpio5 21 0 
									 &gpio6 2 0 
									 &gpio6 3 0
									 &gpio6 4 0>;
									
					toot-gpio-in = <&gpio4 6 1
									&gpio4 7 1
									&gpio4 8 1
									&gpio4 20 1
									&gpio2 25 1
									&gpio2 23 1
									&gpio2 24 1
									&gpio5 2 1>;
					};		
/*					
	leds {
    compatible = "gpio-leds";

    debug-led {
            label = "Heartbeat";
            gpios = <&gpio1 2 0>;
            linux,default-trigger = "heartbeat";
			    };
		};
*/
	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};

};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&clks {
/*	assigned-clocks = <&clks IMX6QDL_PLL4_BYPASS_SRC>,
			  <&clks IMX6QDL_PLL4_BYPASS>,
			  <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
			  <&clks IMX6QDL_CLK_LDB_DI1_SEL>,
			  <&clks IMX6QDL_CLK_PLL4_POST_DIV>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_LVDS2_IN>,
				 <&clks IMX6QDL_PLL4_BYPASS_SRC>,
				 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>,
				 <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	assigned-clock-rates = <0>, <0>, <0>, <0>, <24576000>;*/
};

&ecspi1 {
	fsl,spi-num-chipselects = <1>;/*only one SPI devices*/
	cs-gpios = <&gpio3 19 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
	status = "okay";

	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "winbond,w25q32";
		spi-max-frequency = <20000000>;
		reg = <0>;   
	};
	/*
	spidev: spidev@1 {  
        spi-max-frequency = <24000000>;    
        reg = <1>;    
        compatible = "rohm,dh2228fv";         
    };  
	*/
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	stop-mode = <&gpr 0x34 0x1b>;
	fsl,wakeup_irq = <0x0>;
	phy-mode = "rmii";
	phy-handle = <&ethphy>;
	phy-reset-gpios = <&gpio4 14 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <0x64>;
	status = "okay";
	
	mdio {
 		#address-cells = <1>;
		#size-cells = <0>;

		ethphy: ethernet-phy@1 {
			interrupt-parent = <&gpio1>;
			interrupts = <30 IRQ_TYPE_LEVEL_LOW>;
			reg = <1>;
			fixed-link {
					speed = <100>;
					full-duplex;
				};
		};
/*		ethphy: ethernet-phy@2 {
			interrupt-parent = <&gpio1>;
			interrupts = <30 IRQ_TYPE_LEVEL_LOW>;
			reg = <2>;
			fixed-link {
					speed = <100>;
					full-duplex;
				};
		};*/
	};


/*	fixed-link {
					speed = <100>;
					full-duplex;
				};*/
};

&gpc {
	fsl,ldo-bypass = <0>;
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&hdmi_audio {
	status = "disabled";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <1>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	
	status = "okay";
};



&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	    codec: wm8960@1a {
		compatible = "wlf,wm8960";
	/*	pinctrl-0 = <&pinctrl_wm8960>;*/
		reg = <0x1a>;
		clocks = <&clks IMX6QDL_CLK_CKO>;
		clock-names = "mclk";
	/*	amic-mono;*/
		wlf,shared-lrclk;
	};
	
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	pinctrl-1 = <&pinctrl_i2c2_gpio>;
	scl-gpios = <&gpio4 12 GPIO_ACTIVE_HIGH>;
	sda-gpios = <&gpio4 13 GPIO_ACTIVE_HIGH>;
	status = "okay";

	rtc@51 {
		compatible = "nxp,pcf8563";
		reg = <0x51>;
		work-mode = <1>;/*DCM mode*/
	};
		
	hdmi_edid: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};

};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";

};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-sabresd {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00 0x80000000
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x80000000
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x130b0
			/*	MX6QDL_PAD_GPIO_4__GPIO1_IO04              0x8000000*/
				MX6QDL_PAD_EIM_OE__GPIO2_IO25              0x8000000
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23              0x8000000
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24              0x8000000
				MX6QDL_PAD_KEY_COL0__GPIO4_IO06              0x8000000
				MX6QDL_PAD_KEY_ROW0__GPIO4_IO07              0x8000000
				MX6QDL_PAD_KEY_COL1__GPIO4_IO08              0x8000000
				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09              0x8000000
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10              0x8000000
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20              0x8000000
				MX6QDL_PAD_EIM_A25__GPIO5_IO02              0x8000000
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18              0x8000000
				MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19              0x8000000
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21              0x8000000
				MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02              0x8000000
				MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03              0x8000000
				MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04              0x8000000
				MX6QDL_PAD_NANDF_CS0__GPIO6_IO11              0x8000000
				MX6QDL_PAD_NANDF_CS1__GPIO6_IO14              0x8000000				
					>;
				    };

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
				>;
					};
/*
		pinctrl_wm8960:wm8960grp {
				fsl,pins = <
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x1b0b0
				>;
					};
*/
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK            0x000100B1
                MX6QDL_PAD_EIM_D17__ECSPI1_MISO            0x000100B1
                MX6QDL_PAD_EIM_D18__ECSPI1_MOSI            0x000100B1
               	>;
					};
					
		pinctrl_ecspi1_cs: ecspi1cs {
			fsl,pins = <
				MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x80000000
			>;
					};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN         0x0001B0B0
                		MX6QDL_PAD_ENET_MDC__ENET_MDC              0x0001B0B0
                		MX6QDL_PAD_ENET_MDIO__ENET_MDIO            0x0001B0B0
                		MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK       0x0001B0B0
                		MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0        0x0001B0B0
                		MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1        0x0001B0B0
                		MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0        0x0001B0B0
                		MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1        0x0001B0B0
                		MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN          0x000130B0
                		MX6QDL_PAD_GPIO_16__ENET_REF_CLK           0x4001b0a8
                		MX6QDL_PAD_KEY_COL4__GPIO4_IO14			   0x80000000
                		MX6QDL_PAD_GPIO_5__GPIO1_IO05	 	 	   0x80000000
				>;
				};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D29__GPIO3_IO29 0x1b0b0
				MX6QDL_PAD_GPIO_4__GPIO1_IO04  0x1b0b0
				>;
						};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE 0x108b0
			>;
						};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA 0x4001b8b1
				>;
						};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
			MX6QDL_PAD_CSI0_DAT8__I2C1_SDA             0x4001b8b1
            		MX6QDL_PAD_CSI0_DAT9__I2C1_SCL             0x4001b8b1
			>;
					};

		pinctrl_i2c2: i2c2grp {
		fsl,pins = <
			MX6QDL_PAD_KEY_COL3__I2C2_SCL              0x4001b8b9
			MX6QDL_PAD_KEY_ROW3__I2C2_SDA              0x4001b8b9
			>;
	   				 };

		pinctrl_i2c2_gpio: i2c2_gpio_grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12		0x1b0b0
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13		0x1b0b0
			>;
		};


		pinctrl_i2c3: i2c3grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_3__I2C3_SCL                0x4001b8b1
			MX6QDL_PAD_GPIO_6__I2C3_SDA                0x4001b8b1
			>;
	    			};

		pinctrl_ipu1: ipu1grp {
			fsl,pins = <
				MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
				MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15       0x10
				MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02        0x10
				MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03        0x10
				MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00   0x10
				MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01   0x10
				MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02   0x10
				MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03   0x10
				MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04   0x10
				MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05   0x10
				MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06   0x10
				MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07   0x10
				MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08   0x10
				MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09   0x10
				MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10  0x10
				MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11  0x10
				MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12  0x10
				MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13  0x10
				MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14  0x10
				MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15  0x10
				MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16  0x10
				MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17  0x10
				MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18  0x10
				MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19  0x10
				MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20  0x10
				MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21  0x10
				MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22  0x10
				MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23  0x10
			>;
				};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT3__PWM1_OUT		0x1b0b1
				>;
				};
		
		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX6QDL_PAD_SD1_CMD__PWM4_OUT		0x1b0b1
				>;
				};
		
		

		pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA       0x0001B0B1
            		MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA       0x0001B0B1
            		>;
	  			 };
	   
	   	pinctrl_uart2: uart2grp {
		fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA          0x0001B0B1
            	MX6QDL_PAD_EIM_D27__UART2_RX_DATA          0x0001B0B1
                MX6QDL_PAD_EIM_D28__UART2_CTS_B            0x0001B0B1
			>;
				};
	
		pinctrl_uart3: uart3grp {
		fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA          0x0001B0B1
            	MX6QDL_PAD_EIM_D25__UART3_RX_DATA          0x0001B0B1
			>;
				};
	
	
		pinctrl_uart4: uart4grp {
		fsl,pins = <
				MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA       0x0001B0B1
            	MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA       0x0001B0B1
			>;
				};
		
		pinctrl_uart5: uart5grp {
		fsl,pins = <
				MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA       0x0001B0B1
            	MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA       0x0001B0B1
			>;
				};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
			MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x17059
			>;
		};
		
		pinctrl_usdhc2: usdhc2grp {
		fsl,pins = <
					MX6QDL_PAD_SD2_CLK__SD2_CLK                0x00010059
                	MX6QDL_PAD_SD2_CMD__SD2_CMD                0x00017059
                	MX6QDL_PAD_SD2_DAT0__SD2_DATA0             0x00017059
                	MX6QDL_PAD_SD2_DAT1__SD2_DATA1             0x00017059
                	MX6QDL_PAD_SD2_DAT2__SD2_DATA2             0x00017059
                	MX6QDL_PAD_SD2_DAT3__SD2_DATA3             0x00017059
			MX6QDL_PAD_NANDF_D4__SD2_DATA4		0x17059
			MX6QDL_PAD_NANDF_D5__SD2_DATA5		0x17059
			MX6QDL_PAD_NANDF_D6__SD2_DATA6		0x17059
			MX6QDL_PAD_NANDF_D7__SD2_DATA7		0x17059
                               
			>;
					};
	
		pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
					MX6QDL_PAD_SD3_CLK__SD3_CLK                0x00010059
                	MX6QDL_PAD_SD3_CMD__SD3_CMD                0x00017059
                	MX6QDL_PAD_SD3_DAT0__SD3_DATA0             0x00017059
                	MX6QDL_PAD_SD3_DAT1__SD3_DATA1             0x00017059
                	MX6QDL_PAD_SD3_DAT2__SD3_DATA2             0x00017059
                	MX6QDL_PAD_SD3_DAT3__SD3_DATA3             0x00017059
                               
			>;
					};
	
		pinctrl_usdhc4: usdhc4grp {
		fsl,pins = <
					MX6QDL_PAD_SD4_CLK__SD4_CLK                0x00010059
                	MX6QDL_PAD_SD4_CMD__SD4_CMD                0x00017059
                	MX6QDL_PAD_SD4_DAT0__SD4_DATA0             0x00017059
                	MX6QDL_PAD_SD4_DAT1__SD4_DATA1             0x00017059
                	MX6QDL_PAD_SD4_DAT2__SD4_DATA2             0x00017059
                	MX6QDL_PAD_SD4_DAT3__SD4_DATA3             0x00017059
                	MX6QDL_PAD_SD4_DAT4__SD4_DATA4             0x00017059
                	MX6QDL_PAD_SD4_DAT5__SD4_DATA5             0x00017059
                	MX6QDL_PAD_SD4_DAT6__SD4_DATA6             0x00017059
                	MX6QDL_PAD_SD4_DAT7__SD4_DATA7             0x00017059
			>;
					};
		
		pinctrl_wdog: wdoggrp {
			fsl,pins = <
			MX6QDL_PAD_GPIO_1__WDOG2_B 0x80000000
			>;
				};
		
		pinctrl_ir1: irgrp {
			fsl,pins= <
 			MX6QDL_PAD_GPIO_8__GPIO1_IO08  0x80000000
			>;
				};
				
		pinctrl_epdc_0: epdcgrp-0 {
                        fsl,pins = <
                                MX6QDL_PAD_EIM_A16__EPDC_DATA00    0x80000000
                                MX6QDL_PAD_EIM_DA10__EPDC_DATA01   0x80000000
                                MX6QDL_PAD_EIM_DA12__EPDC_DATA02   0x80000000
                                MX6QDL_PAD_EIM_DA11__EPDC_DATA03   0x80000000
                                MX6QDL_PAD_EIM_LBA__EPDC_DATA04    0x80000000
                                MX6QDL_PAD_EIM_EB2__EPDC_DATA05    0x80000000
                                MX6QDL_PAD_EIM_CS0__EPDC_DATA06    0x80000000
                                MX6QDL_PAD_EIM_RW__EPDC_DATA07     0x80000000
                                MX6QDL_PAD_EIM_A21__EPDC_GDCLK     0x80000000
                                MX6QDL_PAD_EIM_A22__EPDC_GDSP      0x80000000
                                MX6QDL_PAD_EIM_A23__EPDC_GDOE      0x80000000
                                MX6QDL_PAD_EIM_A24__EPDC_GDRL      0x80000000
                                MX6QDL_PAD_EIM_D31__EPDC_SDCLK_P   0x80000000
                                MX6QDL_PAD_EIM_D27__EPDC_SDOE      0x80000000
                                MX6QDL_PAD_EIM_DA1__EPDC_SDLE      0x80000000
                                MX6QDL_PAD_EIM_EB1__EPDC_SDSHR     0x80000000
                                MX6QDL_PAD_EIM_DA2__EPDC_BDR0      0x80000000
                                MX6QDL_PAD_EIM_DA4__EPDC_SDCE0     0x80000000
                                MX6QDL_PAD_EIM_DA5__EPDC_SDCE1     0x80000000
                                MX6QDL_PAD_EIM_DA6__EPDC_SDCE2     0x80000000
                        >;
                };
        
	};

};

&ldb {
	status = "okay";
	split-mode;
//	dual-mode;

	lvds-channel@0 {
		reg = <0>;
		fsl,data-mapping = "spwg"; /*"spwg" "jeida"*/
		fsl,data-width = <24>;
		primary;
		status = "okay";
/* "native-mode" seems not to work, it chooses always the first entry
			native-mode = <&timing_xga>; */
		display-timings {
			native-mode = <&timing_fullhd>;
#if 0
			timing_vga: 640x480 {
         	       clock-frequency = <25175000>;
 	               hactive = <640>;
 	               vactive = <480>;
   	             hback-porch = <220>;
  	              hfront-porch = <40>;
  	              vback-porch = <21>;
  	              vfront-porch = <7>;
  	              hsync-len = <60>;
  	             vsync-len = <10>;

  	              de-active = <1>;
  	              hsync-active = <0>;
  	              vsync-active = <0>;
  	              pixelclk-active = <0>;
			};

			/* Standard XGA timing */
			timing_xga: 1024x768 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
				pixelclk-active = <0>;
			};
			timing_wxga: 1200x800 {
				clock-frequency = <68930000>;
				hactive = <1280>;
				vactive = <800>;
				hback-porch = <64>;
				hfront-porch = <64>;
				vback-porch = <5>;
				vfront-porch = <5>;
				hsync-len = <40>;
				vsync-len = <6>;
				hsync-active = <0>;
				vsync-active = <0>;
				pixelclk-active = <0>;
			};

			timing_hd: 1680x1050 {
				clock-frequency = <147140000>;
				hactive = <1680>;
				vactive = <1050>;
				hback-porch = <288>;
				hfront-porch = <104>;
				vback-porch = <33>;
				vfront-porch = <1>;
				hsync-len = <184>;
				vsync-len = <3>;
				hsync-active = <0>;
				vsync-active = <0>;
				pixelclk-active = <0>;
			};
#endif
			timing_fullhd: 1920x1080 {
				clock-frequency = <148500000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
				hsync-active = <0>;
				vsync-active = <0>;
				pixelclk-active = <0>;
			};
			
		};
	};

	lvds-channel@1 {
		reg = <1>;
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		status = "okay";
//		primary;
		display-timings {
			native-mode = <&timing_1>;

			timing_1: hsd100pxn1 {
				clock-frequency = <148500000>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};

			
		};
	};
};
/*
&hdmi {
		reg = <0x00120000 0x9000>;
                interrupts = <0 115 0x04>;
                gpr = <&gpr>;
                clocks = <&clks 123>, <&clks 124>;
                clock-names = "iahb", "isfr";
                ddc-i2c-bus = <&i2c2>;

                port@0 {
                        reg = <0>;

                        hdmi_mux_0: endpoint {
                        			remote-endpoint = <&ipu1_di0_hdmi>;
                        };
                };

                port@1 {
                        reg = <1>;

                        hdmi_mux_1: endpoint {
                                		remote-endpoint = <&ipu1_di1_hdmi>;
                        };
                };
};
*/
&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};
/*
&spdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_spdif>;
	assigned-clocks = <&clks IMX6QDL_CLK_SPDIF_SEL>,
			  <&clks IMX6QDL_CLK_SPDIF_PODF>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_PFD3_454M>;
	assigned-clock-rates = <0>, <227368421>;
	status = "okay";
};
*/

&snvs_rtc {
	status = "okay";
	   };


&snvs_poweroff {
	status = "okay";
};

&ssi2 {
	fsl,mode = "i2s-slave";
/*	assigned-clocks = <&clks IMX6QDL_CLK_PLL4>,
			  <&clks IMX6QDL_PLL4_BYPASS>,
			  <&clks IMX6QDL_CLK_SSI2_SEL>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_OSC>,
				 <&clks IMX6QDL_CLK_PLL4>,
				 <&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <1179648000>, <0>, <0>;*/
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
	fsl,uart-has-rtscts;
/*	cts-gpios = <&gpio3 28 GPIO_ACTIVE_LOW>;*/
	linux,rs485-enabled-at-boot-time; 
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};


&usbh1 {
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <8>;
	cd-gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio2 1 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	bus-width = <8>;
	cd-gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&usdhc4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc4>;
	bus-width = <8>;
	non-removable;
	no-1-8-v;
	keep-power-in-suspend;
	status = "okay";
};

&wdog1 {
	status = "disabled";
};

&wdog2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	fsl,ext-reset-output;
	status = "okay";
};

&epdc {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_epdc_0>;
       /* V3P3-supply = <&V3P3_reg>;
        VCOM-supply = <&VCOM_reg>;
        DISPLAY-supply = <&DISPLAY_reg>;*/
        status = "disabled";
};

