# Pin configuration for Lattice ICE40HX8K-B-EVN board

# Trace signals
set_io traceDin[0]	C16	# J2 pin 37
set_io traceDin[1]	D16	# J2 pin 35
set_io traceDin[2]	E16	# J2 pin 33
set_io traceDin[3]	F16	# J2 pin 29
set_io traceClk		H16	# J2 pin 25

# UART connection to PC
set_io uartrx		B10	# RX pin of FT2232H
set_io uarttx		B12	# TX pin of FT2232H
set_io cts		A15	# CTSn pin of FT2232H

# SPI connection to PC
set_io spitx            P12     # SPI MISO
set_io spirx            P11     # SPI MOSI
set_io spiclk           R11     # SPI CLK
set_io rstIn		R12	# SPI CS pin of FT2232H

# Oscillator clock for FPGA PLL
set_io clkIn		J3	# connected to 12MHz xtal

# LEDs
set_io sync_led		B5	# LED0 (D9, red)
set_io txOvf_led	B4	# LED1 (D8, red)
set_io txInd_led	A2	# LED2 (D7, red)
set_io heartbeat_led	A1	# LED3 (D6, red)

# scope channels (non-standard)
set_io yellow		P15	# J2 pin 6
set_io green		P16	# J2 pin 5
set_io blue		R15	# J2 pin 4

# other indicators (currently for SUMP2)
set_io D5		C5	# LED4 (D5, red)
set_io D4		C4	# LED5 (D4, red)
set_io D3		B3	# LED6 (D3, red)
set_io D2 		C3	# LED7 (D2, red)

# Input bits for SUMP2
set_io events_din[0]    B1 
set_io events_din[1]    B2
set_io events_din[2]    C1
set_io events_din[3]    C2
set_io events_din[4]    E2
set_io events_din[5]    F1
set_io events_din[6]    F2
set_io events_din[7]    G1
set_io events_din[8]    G2
set_io events_din[9]    H1
set_io events_din[10]   J2
set_io events_din[11]   J1
set_io events_din[12]   K3
set_io events_din[13]   K1
set_io events_din[14]   L3
set_io events_din[15]   L1
