// Seed: 4240890611
module module_0;
  reg id_1 = 1;
  assign module_1.type_4 = 0;
  always @(id_1) begin : LABEL_0
    id_1 <= 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7
    , id_11,
    input tri id_8,
    input supply0 id_9
);
  assign id_11 = id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    input uwire id_1,
    output wand id_2,
    output tri0 id_3,
    inout supply1 id_4
);
  supply1 id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_4 = 1'b0;
  assign id_6 = 1'b0;
endmodule
