C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\designer\impl2\top.pdb
Mon Aug 22 15:35:50 2011
EXPORT ACTEL_SLOG_UROW[128] = 767c08a0d94bf48d3b7ec9fd68803881

C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\designer\impl2\top.pdb
Tue Aug 23 11:10:08 2011
EXPORT ACTEL_SLOG_UROW[128] = 49e708c1020408102045fd8768803881

C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\designer\impl2\top.pdb
Tue Aug 23 12:41:31 2011
EXPORT ACTEL_SLOG_UROW[128] = 13b70901020408102045fd8768803881

C:\opt\GRLIB\grlib-ft-fpga-1.0.21-b4003\designs\TEST-LEON-M7-LPP\designer\impl2\top.pdb
Tue Aug 23 13:25:01 2011
EXPORT ACTEL_SLOG_UROW[128] = d5e70941020408102045fd8768803881

