
---------- Begin Simulation Statistics ----------
final_tick                                15064781000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146265                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797812                       # Number of bytes of host memory used
host_op_rate                                   231634                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    41.05                       # Real time elapsed on the host
host_tick_rate                              366968443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6004451                       # Number of instructions simulated
sim_ops                                       9509018                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015065                       # Number of seconds simulated
sim_ticks                                 15064781000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               502252                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               483                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            502025                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             500290                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          502252                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1962                       # Number of indirect misses.
system.cpu.branchPred.lookups                  502682                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     228                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          422                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5006443                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9004111                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               490                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     500950                       # Number of branches committed
system.cpu.commit.bw_lim_events               1003799                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10751                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              6004451                       # Number of instructions committed
system.cpu.commit.committedOps                9509018                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     15050973                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.631788                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.017504                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13131276     87.25%     87.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       458691      3.05%     90.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       421544      2.80%     93.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          952      0.01%     93.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          365      0.00%     93.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        33617      0.22%     93.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          657      0.00%     93.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           72      0.00%     93.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1003799      6.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     15050973                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        314                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   88                       # Number of function calls committed.
system.cpu.commit.int_insts                   9508863                       # Number of committed integer instructions.
system.cpu.commit.loads                        500769                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           45      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          9007035     94.72%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              34      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             48      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     94.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          500741      5.27%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            865      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           28      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9509018                       # Class of committed instruction
system.cpu.commit.refs                         501786                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     6004451                       # Number of Instructions Simulated
system.cpu.committedOps                       9509018                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.508936                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.508936                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              13545260                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9524080                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   314071                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    436555                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    497                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                756355                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      501467                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        438710                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1566                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             8                       # TLB misses on write requests
system.cpu.fetch.Branches                      502682                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1001872                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      14040760                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   292                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        6012926                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            53                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                     994                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.033368                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1011404                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             500518                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.399138                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           15052738                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.632850                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.857564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 13185724     87.60%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   161049      1.07%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   148445      0.99%     89.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   144169      0.96%     90.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   160829      1.07%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   527978      3.51%     95.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   215462      1.43%     96.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    12948      0.09%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   496134      3.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             15052738                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       550                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      192                       # number of floating regfile writes
system.cpu.idleCycles                           12044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  627                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   501370                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.838171                       # Inst execution rate
system.cpu.iew.exec_refs                      3614643                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1565                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1458                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                502042                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 36                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2038                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9519766                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3613078                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               867                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12626865                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   800                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    497                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   808                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        491874                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               47                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1273                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1021                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          611                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             16                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12882306                       # num instructions consuming a value
system.cpu.iew.wb_count                       9514850                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.612842                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7894822                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.631596                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9515023                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20242968                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9011672                       # number of integer regfile writes
system.cpu.ipc                               0.398575                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.398575                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               268      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9012350     71.37%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    22      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   73      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   55      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  66      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3613153     28.61%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1507      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              74      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            157      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12627732                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     448                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 888                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          399                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                744                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      483681                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038303                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3886      0.80%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 479765     99.19%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13110697                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           40791054                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9514451                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9529775                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9519688                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12627732                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                59                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             70                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        15290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15052738                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.838899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.475328                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9537254     63.36%     63.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2755021     18.30%     81.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              796497      5.29%     86.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              502205      3.34%     90.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              929515      6.18%     96.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              280089      1.86%     98.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              161793      1.07%     99.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               39073      0.26%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               51291      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15052738                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.838229                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1001883                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            40                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                44                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               39                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               502042                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2038                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4618452                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                         15064782                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                12229908                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              18010031                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     26                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   608585                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               1159255                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20555036                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9522613                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18024558                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    668047                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3439                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    497                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1544723                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    14527                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               816                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         14032532                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            978                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   5439516                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     23566943                       # The number of ROB reads
system.cpu.rob.rob_writes                    19041333                       # The number of ROB writes
system.cpu.timesIdled                             186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       463830                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        931955                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       491150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          209                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       983544                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            209                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             468031                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          114                       # Transaction distribution
system.membus.trans_dist::CleanEvict           463716                       # Transaction distribution
system.membus.trans_dist::ReadExReq                94                       # Transaction distribution
system.membus.trans_dist::ReadExResp               94                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        468031                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1400080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1400080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1400080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29967296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     29967296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29967296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            468125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  468125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              468125                       # Request fanout histogram
system.membus.reqLayer2.occupancy           932411000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2629186250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            492299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          117                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          954845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               94                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              94                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           337                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       491963                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1475147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1475937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31498944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31527936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          464040                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956434                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000220                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014816                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 956224     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    210      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956434                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          984006000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1476171000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             9.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1008000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                24246                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24268                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  22                       # number of overall hits
system.l2.overall_hits::.cpu.data               24246                       # number of overall hits
system.l2.overall_hits::total                   24268                       # number of overall hits
system.l2.demand_misses::.cpu.inst                315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             467811                       # number of demand (read+write) misses
system.l2.demand_misses::total                 468126                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               315                       # number of overall misses
system.l2.overall_misses::.cpu.data            467811                       # number of overall misses
system.l2.overall_misses::total                468126                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32025000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  57182353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      57214378000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32025000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  57182353000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     57214378000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              337                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           492057                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               492394                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             337                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          492057                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              492394                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.934718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.950725                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950714                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.934718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.950725                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950714                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101666.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122233.878639                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122220.039049                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101666.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122233.878639                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122220.039049                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 114                       # number of writebacks
system.l2.writebacks::total                       114                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        467811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            468126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       467811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           468126                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25745000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  47826133000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47851878000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25745000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  47826133000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47851878000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.950725                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.950714                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.950725                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950714                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81730.158730                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 102233.878639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102220.081773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81730.158730                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 102233.878639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102220.081773                       # average overall mshr miss latency
system.l2.replacements                         464040                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          114                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              114                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          114                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          117                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              117                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          117                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          117                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              94                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  94                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      9651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       9651000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                94                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102670.212766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102670.212766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             94                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7771000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82670.212766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82670.212766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 22                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            337                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.934718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.934718                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101666.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25745000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25745000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.934718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.934718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81730.158730                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81730.158730                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       467717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          467717                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  57172702000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  57172702000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       491963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        491963                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.950716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.950716                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 122237.810471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 122237.810471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       467717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       467717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  47818362000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  47818362000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.950716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 102237.810471                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102237.810471                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4072.239818                       # Cycle average of tags in use
system.l2.tags.total_refs                      983542                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    468136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.100975                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.000969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.588731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4069.650117                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.993567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994199                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          309                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2635                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8336480                       # Number of tag accesses
system.l2.tags.data_accesses                  8336480                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29939904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29960000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         7296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          467811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              468125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1333972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1987410504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1988744476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1333972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1333972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         484308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               484308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         484308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1333972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1987410504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1989228785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    467808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000175626250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            6                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            6                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              921517                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 90                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      468125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        114                       # Number of write requests accepted
system.mem_ctrls.readBursts                    468125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      114                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             29421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             29348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             29251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            29154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               11                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14907500000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2340610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23684787500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31845.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50595.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      81                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  5.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                468125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  114                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  138052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  214831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  104199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       443496                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.561232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    66.377292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    17.724322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       421464     95.03%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21639      4.88%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          307      0.07%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       443496                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1287.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    954.398989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1205.353185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1     16.67%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1     16.67%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             6                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             6                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29959808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    6144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29960000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1988.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1988.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15064638000                       # Total gap between requests
system.mem_ctrls.avgGap                      32172.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     29939712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         6144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1333972.262855995214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1987397759.051392793655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 407838.653612023976                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       467811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          114                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9627750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  23675159750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3267369500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30661.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     50608.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  28661135.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     5.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1582488180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            841082055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1670924220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             297540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1188713760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6834706410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         29333760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12147545925                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        806.353967                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     19070500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    502840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  14542870500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1584187500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            841985265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1671466860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             203580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1188713760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6836202660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         28073760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12150833385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        806.572189                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     16225750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    502840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  14545715250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1001428                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1001428                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1001428                       # number of overall hits
system.cpu.icache.overall_hits::total         1001428                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          444                       # number of overall misses
system.cpu.icache.overall_misses::total           444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41596000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41596000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41596000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41596000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1001872                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1001872                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1001872                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1001872                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000443                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000443                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000443                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000443                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93684.684685                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93684.684685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93684.684685                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93684.684685                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          109                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          117                       # number of writebacks
system.cpu.icache.writebacks::total               117                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33503000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33503000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33503000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33503000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000336                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000336                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99415.430267                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99415.430267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99415.430267                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99415.430267                       # average overall mshr miss latency
system.cpu.icache.replacements                    117                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1001428                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1001428                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41596000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1001872                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1001872                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000443                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93684.684685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93684.684685                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33503000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33503000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99415.430267                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99415.430267                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.819571                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1001764                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2981.440476                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.819571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2004080                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2004080                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10217                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10217                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10217                       # number of overall hits
system.cpu.dcache.overall_hits::total           10217                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       492179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         492179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       492179                       # number of overall misses
system.cpu.dcache.overall_misses::total        492179                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  60165226000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60165226000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60165226000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60165226000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       502396                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502396                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       502396                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       502396                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.979663                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.979663                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.979663                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.979663                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 122242.570284                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 122242.570284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 122242.570284                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 122242.570284                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     14056079                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            491879                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.576294                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.dcache.writebacks::total               114                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       492057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       492057                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  59172486000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59172486000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  59172486000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59172486000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.979421                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.979421                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.979421                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.979421                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 120255.348466                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 120255.348466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 120255.348466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 120255.348466                       # average overall mshr miss latency
system.cpu.dcache.replacements                 491033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         9294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9294                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       492084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        492084                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  60155020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  60155020000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       501378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       501378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.981463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.981463                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 122245.429642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 122245.429642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          121                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       491963                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       491963                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  59162552000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  59162552000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.981222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.981222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 120258.133234                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 120258.133234                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10206000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10206000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.093320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.093320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107431.578947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107431.578947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           94                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9934000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9934000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.092338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.092338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 105680.851064                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 105680.851064                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  15064781000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.773110                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              502274                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            492057                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.020764                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            331000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.773110                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          281                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1496849                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1496849                       # Number of data accesses

---------- End Simulation Statistics   ----------
