`timescale 1ns / 1ps

module master(
    input [7:0] veri
    );
     

    
    
endmodule
