<profile>

<section name = "Vitis HLS Report for 'preProcessing'" level="0">
<item name = "Date">Wed Jun  7 23:11:37 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">chls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.00 ns, 5.348 ns, 2.97 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220">preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, 2, 11, 22.000 ns, 0.121 us, 2, 11, no</column>
<column name="grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229">preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, 9, 10, 99.000 ns, 0.110 us, 9, 10, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOP_SHA256_GENENERATE_MAIN">?, ?, 7 ~ 29, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1152, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1042, 1782, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 185, -</column>
<column name="Register">-, -, 215, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229">preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE, 0, 0, 524, 1527, 0</column>
<column name="grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220">preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS, 0, 0, 518, 255, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="blk_num_fu_304_p2">+, 0, 0, 66, 59, 59</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_155">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_write_state9">and, 0, 0, 2, 1, 1</column>
<column name="cmp116_fu_320_p2">icmp, 0, 0, 13, 6, 5</column>
<column name="icmp_ln299_fu_290_p2">icmp, 0, 0, 13, 6, 5</column>
<column name="icmp_ln343_fu_315_p2">icmp, 0, 0, 13, 6, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9">or, 0, 0, 2, 1, 1</column>
<column name="or_ln365_1_fu_360_p2">or, 0, 0, 512, 512, 32</column>
<column name="or_ln365_fu_336_p2">or, 0, 0, 512, 512, 32</column>
<column name="select_ln299_fu_296_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln375_fu_391_p3">select, 0, 0, 5, 1, 3</column>
<column name="rev_fu_374_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">54, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="blk_strm_blk_n">9, 2, 1, 2</column>
<column name="blk_strm_din">26, 5, 512, 2560</column>
<column name="blk_strm_write">14, 3, 1, 3</column>
<column name="end_len_strm_blk_n">9, 2, 1, 2</column>
<column name="end_nblk_strm_blk_n">9, 2, 1, 2</column>
<column name="end_nblk_strm_din">14, 3, 1, 3</column>
<column name="len_strm_blk_n">9, 2, 1, 2</column>
<column name="msg_strm_read">14, 3, 1, 3</column>
<column name="nblk_strm_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp116_reg_668">1, 0, 1, 0</column>
<column name="end_flag_3_reg_211">1, 0, 1, 0</column>
<column name="grp_preProcessing_Pipeline_LOOP_SHA256_GEN_COPY_TAIL_PAD_ONE_fu_229_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_preProcessing_Pipeline_LOOP_SHA256_GEN_FULL_BLKS_fu_220_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln343_reg_664">1, 0, 1, 0</column>
<column name="left_reg_641">6, 0, 6, 0</column>
<column name="len_reg_634">64, 0, 64, 0</column>
<column name="rev_reg_673">1, 0, 1, 0</column>
<column name="select_ln375_reg_683">4, 0, 4, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_1_reg_688">32, 0, 32, 0</column>
<column name="trunc_ln299_reg_659">2, 0, 2, 0</column>
<column name="trunc_ln375_1_reg_678">3, 0, 3, 0</column>
<column name="trunc_ln485_reg_647">29, 0, 29, 0</column>
<column name="trunc_ln_reg_654">58, 0, 58, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, preProcessing, return value</column>
<column name="msg_strm_dout">in, 64, ap_fifo, msg_strm, pointer</column>
<column name="msg_strm_num_data_valid">in, 16, ap_fifo, msg_strm, pointer</column>
<column name="msg_strm_fifo_cap">in, 16, ap_fifo, msg_strm, pointer</column>
<column name="msg_strm_empty_n">in, 1, ap_fifo, msg_strm, pointer</column>
<column name="msg_strm_read">out, 1, ap_fifo, msg_strm, pointer</column>
<column name="len_strm_dout">in, 64, ap_fifo, len_strm, pointer</column>
<column name="len_strm_num_data_valid">in, 2, ap_fifo, len_strm, pointer</column>
<column name="len_strm_fifo_cap">in, 2, ap_fifo, len_strm, pointer</column>
<column name="len_strm_empty_n">in, 1, ap_fifo, len_strm, pointer</column>
<column name="len_strm_read">out, 1, ap_fifo, len_strm, pointer</column>
<column name="end_len_strm_dout">in, 1, ap_fifo, end_len_strm, pointer</column>
<column name="end_len_strm_num_data_valid">in, 2, ap_fifo, end_len_strm, pointer</column>
<column name="end_len_strm_fifo_cap">in, 2, ap_fifo, end_len_strm, pointer</column>
<column name="end_len_strm_empty_n">in, 1, ap_fifo, end_len_strm, pointer</column>
<column name="end_len_strm_read">out, 1, ap_fifo, end_len_strm, pointer</column>
<column name="blk_strm_din">out, 512, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_num_data_valid">in, 14, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_fifo_cap">in, 14, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_full_n">in, 1, ap_fifo, blk_strm, pointer</column>
<column name="blk_strm_write">out, 1, ap_fifo, blk_strm, pointer</column>
<column name="nblk_strm_din">out, 64, ap_fifo, nblk_strm, pointer</column>
<column name="nblk_strm_num_data_valid">in, 6, ap_fifo, nblk_strm, pointer</column>
<column name="nblk_strm_fifo_cap">in, 6, ap_fifo, nblk_strm, pointer</column>
<column name="nblk_strm_full_n">in, 1, ap_fifo, nblk_strm, pointer</column>
<column name="nblk_strm_write">out, 1, ap_fifo, nblk_strm, pointer</column>
<column name="end_nblk_strm_din">out, 1, ap_fifo, end_nblk_strm, pointer</column>
<column name="end_nblk_strm_num_data_valid">in, 6, ap_fifo, end_nblk_strm, pointer</column>
<column name="end_nblk_strm_fifo_cap">in, 6, ap_fifo, end_nblk_strm, pointer</column>
<column name="end_nblk_strm_full_n">in, 1, ap_fifo, end_nblk_strm, pointer</column>
<column name="end_nblk_strm_write">out, 1, ap_fifo, end_nblk_strm, pointer</column>
</table>
</item>
</section>
</profile>
