<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 22:07:22 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   66.565MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 5.810ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.873ns  (31.4% logic, 68.6% route), 10 logic levels.

 Constraint Details:

     14.873ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.810ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       409     2.596      R9C15A.Q0 to     R20C24B.C1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R20C24B.C1 to     R20C24B.F1 lcd_show_char_inst/char_ram_inst/SLICE_562
ROUTE        21     1.340     R20C24B.F1 to     R14C24C.D1 lcd_show_char_inst/char_ram_inst/n14134
CTOF_DEL    ---     0.452     R14C24C.D1 to     R14C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_452
ROUTE         2     0.862     R14C24C.F1 to     R14C24C.A0 lcd_show_char_inst/n379
CTOF_DEL    ---     0.452     R14C24C.A0 to     R14C24C.F0 lcd_show_char_inst/char_ram_inst/SLICE_452
ROUTE         1     1.180     R14C24C.F0 to     R13C25C.B1 lcd_show_char_inst/char_ram_inst/n12385
CTOOFX_DEL  ---     0.661     R13C25C.B1 to   R13C25C.OFX0 lcd_show_char_inst/char_ram_inst/i12843/SLICE_337
ROUTE         1     1.014   R13C25C.OFX0 to     R14C19C.D0 lcd_show_char_inst/char_ram_inst/n13363
CTOF_DEL    ---     0.452     R14C19C.D0 to     R14C19C.F0 lcd_show_char_inst/char_ram_inst/SLICE_746
ROUTE         1     1.393     R14C19C.F0 to     R16C23B.D1 lcd_show_char_inst/char_ram_inst/n12137
CTOOFX_DEL  ---     0.661     R16C23B.D1 to   R16C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11533/SLICE_229
ROUTE         1     0.000   R16C23B.OFX0 to    R16C23A.FXA lcd_show_char_inst/char_ram_inst/n12147
FXTOOFX_DE  ---     0.223    R16C23A.FXA to   R16C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11534/SLICE_216
ROUTE         1     1.281   R16C23A.OFX1 to     R14C16C.D1 lcd_show_char_inst/char_ram_inst/n12149
CTOF_DEL    ---     0.452     R14C16C.D1 to     R14C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.541     R14C16C.F1 to     R14C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R14C15D.D0 to     R14C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F0 to    R14C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.873   (31.4% logic, 68.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R9C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.925ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.758ns  (31.6% logic, 68.4% route), 10 logic levels.

 Constraint Details:

     14.758ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 5.925ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       409     2.180      R9C15A.Q0 to     R13C23D.A1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R13C23D.A1 to     R13C23D.F1 lcd_show_char_inst/char_ram_inst/SLICE_489
ROUTE        11     1.557     R13C23D.F1 to     R14C21C.A1 lcd_show_char_inst/n14004
CTOF_DEL    ---     0.452     R14C21C.A1 to     R14C21C.F1 lcd_show_char_inst/char_ram_inst/SLICE_697
ROUTE         4     1.682     R14C21C.F1 to     R14C25C.D1 lcd_show_char_inst/char_ram_inst/n428_adj_628
CTOF_DEL    ---     0.452     R14C25C.D1 to     R14C25C.F1 lcd_show_char_inst/char_ram_inst/SLICE_599
ROUTE         2     0.912     R14C25C.F1 to     R15C25D.B0 lcd_show_char_inst/char_ram_inst/n444_adj_706
CTOOFX_DEL  ---     0.661     R15C25D.B0 to   R15C25D.OFX0 lcd_show_char_inst/char_ram_inst/i11477/SLICE_271
ROUTE         1     0.839   R15C25D.OFX0 to     R14C23D.D0 lcd_show_char_inst/char_ram_inst/n12091
CTOF_DEL    ---     0.452     R14C23D.D0 to     R14C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_747
ROUTE         1     0.678     R14C23D.F0 to     R16C23D.C0 lcd_show_char_inst/char_ram_inst/n12105
CTOOFX_DEL  ---     0.661     R16C23D.C0 to   R16C23D.OFX0 lcd_show_char_inst/char_ram_inst/i11502/SLICE_228
ROUTE         1     0.000   R16C23D.OFX0 to    R16C23C.FXA lcd_show_char_inst/char_ram_inst/n12116
FXTOOFX_DE  ---     0.223    R16C23C.FXA to   R16C23C.OFX1 lcd_show_char_inst/char_ram_inst/i11503/SLICE_214
ROUTE         1     1.393   R16C23C.OFX1 to     R14C16C.D0 lcd_show_char_inst/char_ram_inst/n12118
CTOF_DEL    ---     0.452     R14C16C.D0 to     R14C16C.F0 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.851     R14C16C.F0 to     R14C15D.A1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R14C15D.A1 to     R14C15D.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F1 to    R14C15D.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.758   (31.6% logic, 68.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R9C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.012ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.671ns  (31.8% logic, 68.2% route), 10 logic levels.

 Constraint Details:

     14.671ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.012ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C16A.CLK to      R8C16A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       499     2.093      R8C16A.Q1 to     R13C23D.C1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R13C23D.C1 to     R13C23D.F1 lcd_show_char_inst/char_ram_inst/SLICE_489
ROUTE        11     1.557     R13C23D.F1 to     R14C21C.A1 lcd_show_char_inst/n14004
CTOF_DEL    ---     0.452     R14C21C.A1 to     R14C21C.F1 lcd_show_char_inst/char_ram_inst/SLICE_697
ROUTE         4     1.682     R14C21C.F1 to     R14C25C.D1 lcd_show_char_inst/char_ram_inst/n428_adj_628
CTOF_DEL    ---     0.452     R14C25C.D1 to     R14C25C.F1 lcd_show_char_inst/char_ram_inst/SLICE_599
ROUTE         2     0.912     R14C25C.F1 to     R15C25D.B0 lcd_show_char_inst/char_ram_inst/n444_adj_706
CTOOFX_DEL  ---     0.661     R15C25D.B0 to   R15C25D.OFX0 lcd_show_char_inst/char_ram_inst/i11477/SLICE_271
ROUTE         1     0.839   R15C25D.OFX0 to     R14C23D.D0 lcd_show_char_inst/char_ram_inst/n12091
CTOF_DEL    ---     0.452     R14C23D.D0 to     R14C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_747
ROUTE         1     0.678     R14C23D.F0 to     R16C23D.C0 lcd_show_char_inst/char_ram_inst/n12105
CTOOFX_DEL  ---     0.661     R16C23D.C0 to   R16C23D.OFX0 lcd_show_char_inst/char_ram_inst/i11502/SLICE_228
ROUTE         1     0.000   R16C23D.OFX0 to    R16C23C.FXA lcd_show_char_inst/char_ram_inst/n12116
FXTOOFX_DE  ---     0.223    R16C23C.FXA to   R16C23C.OFX1 lcd_show_char_inst/char_ram_inst/i11503/SLICE_214
ROUTE         1     1.393   R16C23C.OFX1 to     R14C16C.D0 lcd_show_char_inst/char_ram_inst/n12118
CTOF_DEL    ---     0.452     R14C16C.D0 to     R14C16C.F0 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.851     R14C16C.F0 to     R14C15D.A1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R14C15D.A1 to     R14C15D.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F1 to    R14C15D.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.671   (31.8% logic, 68.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R8C16A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.064ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.619ns  (31.9% logic, 68.1% route), 10 logic levels.

 Constraint Details:

     14.619ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.064ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C15A.CLK to      R8C15A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       383     2.342      R8C15A.Q0 to     R20C24B.D1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R20C24B.D1 to     R20C24B.F1 lcd_show_char_inst/char_ram_inst/SLICE_562
ROUTE        21     1.340     R20C24B.F1 to     R14C24C.D1 lcd_show_char_inst/char_ram_inst/n14134
CTOF_DEL    ---     0.452     R14C24C.D1 to     R14C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_452
ROUTE         2     0.862     R14C24C.F1 to     R14C24C.A0 lcd_show_char_inst/n379
CTOF_DEL    ---     0.452     R14C24C.A0 to     R14C24C.F0 lcd_show_char_inst/char_ram_inst/SLICE_452
ROUTE         1     1.180     R14C24C.F0 to     R13C25C.B1 lcd_show_char_inst/char_ram_inst/n12385
CTOOFX_DEL  ---     0.661     R13C25C.B1 to   R13C25C.OFX0 lcd_show_char_inst/char_ram_inst/i12843/SLICE_337
ROUTE         1     1.014   R13C25C.OFX0 to     R14C19C.D0 lcd_show_char_inst/char_ram_inst/n13363
CTOF_DEL    ---     0.452     R14C19C.D0 to     R14C19C.F0 lcd_show_char_inst/char_ram_inst/SLICE_746
ROUTE         1     1.393     R14C19C.F0 to     R16C23B.D1 lcd_show_char_inst/char_ram_inst/n12137
CTOOFX_DEL  ---     0.661     R16C23B.D1 to   R16C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11533/SLICE_229
ROUTE         1     0.000   R16C23B.OFX0 to    R16C23A.FXA lcd_show_char_inst/char_ram_inst/n12147
FXTOOFX_DE  ---     0.223    R16C23A.FXA to   R16C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11534/SLICE_216
ROUTE         1     1.281   R16C23A.OFX1 to     R14C16C.D1 lcd_show_char_inst/char_ram_inst/n12149
CTOF_DEL    ---     0.452     R14C16C.D1 to     R14C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.541     R14C16C.F1 to     R14C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R14C15D.D0 to     R14C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F0 to    R14C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.619   (31.9% logic, 68.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R8C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.121ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.562ns  (32.0% logic, 68.0% route), 10 logic levels.

 Constraint Details:

     14.562ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.121ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C16A.CLK to      R8C16A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       499     1.955      R8C16A.Q1 to     R17C17B.B1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R17C17B.B1 to     R17C17B.F1 lcd_show_char_inst/char_ram_inst/SLICE_478
ROUTE        15     1.670     R17C17B.F1 to     R14C24C.C1 lcd_show_char_inst/n14063
CTOF_DEL    ---     0.452     R14C24C.C1 to     R14C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_452
ROUTE         2     0.862     R14C24C.F1 to     R14C24C.A0 lcd_show_char_inst/n379
CTOF_DEL    ---     0.452     R14C24C.A0 to     R14C24C.F0 lcd_show_char_inst/char_ram_inst/SLICE_452
ROUTE         1     1.180     R14C24C.F0 to     R13C25C.B1 lcd_show_char_inst/char_ram_inst/n12385
CTOOFX_DEL  ---     0.661     R13C25C.B1 to   R13C25C.OFX0 lcd_show_char_inst/char_ram_inst/i12843/SLICE_337
ROUTE         1     1.014   R13C25C.OFX0 to     R14C19C.D0 lcd_show_char_inst/char_ram_inst/n13363
CTOF_DEL    ---     0.452     R14C19C.D0 to     R14C19C.F0 lcd_show_char_inst/char_ram_inst/SLICE_746
ROUTE         1     1.393     R14C19C.F0 to     R16C23B.D1 lcd_show_char_inst/char_ram_inst/n12137
CTOOFX_DEL  ---     0.661     R16C23B.D1 to   R16C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11533/SLICE_229
ROUTE         1     0.000   R16C23B.OFX0 to    R16C23A.FXA lcd_show_char_inst/char_ram_inst/n12147
FXTOOFX_DE  ---     0.223    R16C23A.FXA to   R16C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11534/SLICE_216
ROUTE         1     1.281   R16C23A.OFX1 to     R14C16C.D1 lcd_show_char_inst/char_ram_inst/n12149
CTOF_DEL    ---     0.452     R14C16C.D1 to     R14C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.541     R14C16C.F1 to     R14C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R14C15D.D0 to     R14C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F0 to    R14C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.562   (32.0% logic, 68.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R8C16A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.155ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.528ns  (32.1% logic, 67.9% route), 10 logic levels.

 Constraint Details:

     14.528ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.155ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       409     1.921      R9C15A.Q0 to     R17C17B.D1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R17C17B.D1 to     R17C17B.F1 lcd_show_char_inst/char_ram_inst/SLICE_478
ROUTE        15     1.670     R17C17B.F1 to     R14C24C.C1 lcd_show_char_inst/n14063
CTOF_DEL    ---     0.452     R14C24C.C1 to     R14C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_452
ROUTE         2     0.862     R14C24C.F1 to     R14C24C.A0 lcd_show_char_inst/n379
CTOF_DEL    ---     0.452     R14C24C.A0 to     R14C24C.F0 lcd_show_char_inst/char_ram_inst/SLICE_452
ROUTE         1     1.180     R14C24C.F0 to     R13C25C.B1 lcd_show_char_inst/char_ram_inst/n12385
CTOOFX_DEL  ---     0.661     R13C25C.B1 to   R13C25C.OFX0 lcd_show_char_inst/char_ram_inst/i12843/SLICE_337
ROUTE         1     1.014   R13C25C.OFX0 to     R14C19C.D0 lcd_show_char_inst/char_ram_inst/n13363
CTOF_DEL    ---     0.452     R14C19C.D0 to     R14C19C.F0 lcd_show_char_inst/char_ram_inst/SLICE_746
ROUTE         1     1.393     R14C19C.F0 to     R16C23B.D1 lcd_show_char_inst/char_ram_inst/n12137
CTOOFX_DEL  ---     0.661     R16C23B.D1 to   R16C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11533/SLICE_229
ROUTE         1     0.000   R16C23B.OFX0 to    R16C23A.FXA lcd_show_char_inst/char_ram_inst/n12147
FXTOOFX_DE  ---     0.223    R16C23A.FXA to   R16C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11534/SLICE_216
ROUTE         1     1.281   R16C23A.OFX1 to     R14C16C.D1 lcd_show_char_inst/char_ram_inst/n12149
CTOF_DEL    ---     0.452     R14C16C.D1 to     R14C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.541     R14C16C.F1 to     R14C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R14C15D.D0 to     R14C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F0 to    R14C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.528   (32.1% logic, 67.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R9C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.524ns  (32.1% logic, 67.9% route), 10 logic levels.

 Constraint Details:

     14.524ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.159ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       409     2.180      R9C15A.Q0 to     R13C23D.A1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R13C23D.A1 to     R13C23D.F1 lcd_show_char_inst/char_ram_inst/SLICE_489
ROUTE        11     1.557     R13C23D.F1 to     R14C21C.A1 lcd_show_char_inst/n14004
CTOF_DEL    ---     0.452     R14C21C.A1 to     R14C21C.F1 lcd_show_char_inst/char_ram_inst/SLICE_697
ROUTE         4     1.682     R14C21C.F1 to     R14C25C.D1 lcd_show_char_inst/char_ram_inst/n428_adj_628
CTOF_DEL    ---     0.452     R14C25C.D1 to     R14C25C.F1 lcd_show_char_inst/char_ram_inst/SLICE_599
ROUTE         2     0.392     R14C25C.F1 to     R14C25C.C0 lcd_show_char_inst/char_ram_inst/n444_adj_706
CTOF_DEL    ---     0.452     R14C25C.C0 to     R14C25C.F0 lcd_show_char_inst/char_ram_inst/SLICE_599
ROUTE         1     0.904     R14C25C.F0 to     R12C25D.B1 lcd_show_char_inst/char_ram_inst/n445_adj_707
CTOOFX_DEL  ---     0.661     R12C25D.B1 to   R12C25D.OFX0 lcd_show_char_inst/char_ram_inst/i11522/SLICE_259
ROUTE         1     1.321   R12C25D.OFX0 to     R16C23B.D0 lcd_show_char_inst/char_ram_inst/n12136
CTOOFX_DEL  ---     0.661     R16C23B.D0 to   R16C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11533/SLICE_229
ROUTE         1     0.000   R16C23B.OFX0 to    R16C23A.FXA lcd_show_char_inst/char_ram_inst/n12147
FXTOOFX_DE  ---     0.223    R16C23A.FXA to   R16C23A.OFX1 lcd_show_char_inst/char_ram_inst/i11534/SLICE_216
ROUTE         1     1.281   R16C23A.OFX1 to     R14C16C.D1 lcd_show_char_inst/char_ram_inst/n12149
CTOF_DEL    ---     0.452     R14C16C.D1 to     R14C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.541     R14C16C.F1 to     R14C15D.D0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R14C15D.D0 to     R14C15D.F0 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F0 to    R14C15D.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.524   (32.1% logic, 67.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R9C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.504ns  (32.2% logic, 67.8% route), 10 logic levels.

 Constraint Details:

     14.504ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.179ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R8C15A.CLK to      R8C15A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       383     1.926      R8C15A.Q0 to     R13C23D.D1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R13C23D.D1 to     R13C23D.F1 lcd_show_char_inst/char_ram_inst/SLICE_489
ROUTE        11     1.557     R13C23D.F1 to     R14C21C.A1 lcd_show_char_inst/n14004
CTOF_DEL    ---     0.452     R14C21C.A1 to     R14C21C.F1 lcd_show_char_inst/char_ram_inst/SLICE_697
ROUTE         4     1.682     R14C21C.F1 to     R14C25C.D1 lcd_show_char_inst/char_ram_inst/n428_adj_628
CTOF_DEL    ---     0.452     R14C25C.D1 to     R14C25C.F1 lcd_show_char_inst/char_ram_inst/SLICE_599
ROUTE         2     0.912     R14C25C.F1 to     R15C25D.B0 lcd_show_char_inst/char_ram_inst/n444_adj_706
CTOOFX_DEL  ---     0.661     R15C25D.B0 to   R15C25D.OFX0 lcd_show_char_inst/char_ram_inst/i11477/SLICE_271
ROUTE         1     0.839   R15C25D.OFX0 to     R14C23D.D0 lcd_show_char_inst/char_ram_inst/n12091
CTOF_DEL    ---     0.452     R14C23D.D0 to     R14C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_747
ROUTE         1     0.678     R14C23D.F0 to     R16C23D.C0 lcd_show_char_inst/char_ram_inst/n12105
CTOOFX_DEL  ---     0.661     R16C23D.C0 to   R16C23D.OFX0 lcd_show_char_inst/char_ram_inst/i11502/SLICE_228
ROUTE         1     0.000   R16C23D.OFX0 to    R16C23C.FXA lcd_show_char_inst/char_ram_inst/n12116
FXTOOFX_DE  ---     0.223    R16C23C.FXA to   R16C23C.OFX1 lcd_show_char_inst/char_ram_inst/i11503/SLICE_214
ROUTE         1     1.393   R16C23C.OFX1 to     R14C16C.D0 lcd_show_char_inst/char_ram_inst/n12118
CTOF_DEL    ---     0.452     R14C16C.D0 to     R14C16C.F0 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.851     R14C16C.F0 to     R14C15D.A1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R14C15D.A1 to     R14C15D.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F1 to    R14C15D.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.504   (32.2% logic, 67.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R8C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.186ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i1  (to sys_clk_50MHz +)

   Delay:              14.497ns  (30.5% logic, 69.5% route), 9 logic levels.

 Constraint Details:

     14.497ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_88 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.186ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       409     2.596      R9C15A.Q0 to     R20C24A.C1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R20C24A.C1 to     R20C24A.F1 lcd_show_char_inst/char_ram_inst/SLICE_447
ROUTE        14     1.811     R20C24A.F1 to     R19C14B.D1 lcd_show_char_inst/n14035
CTOF_DEL    ---     0.452     R19C14B.D1 to     R19C14B.F1 lcd_show_char_inst/char_ram_inst/SLICE_473
ROUTE         1     0.854     R19C14B.F1 to     R19C14B.A0 lcd_show_char_inst/char_ram_inst/n1308
CTOF_DEL    ---     0.452     R19C14B.A0 to     R19C14B.F0 lcd_show_char_inst/char_ram_inst/SLICE_473
ROUTE         1     0.942     R19C14B.F0 to     R17C13A.D0 lcd_show_char_inst/char_ram_inst/n1309_adj_623
CTOOFX_DEL  ---     0.661     R17C13A.D0 to   R17C13A.OFX0 lcd_show_char_inst/char_ram_inst/i11756/SLICE_308
ROUTE         1     1.737   R17C13A.OFX0 to      R9C18B.D1 lcd_show_char_inst/char_ram_inst/n12370
CTOOFX_DEL  ---     0.661      R9C18B.D1 to    R9C18B.OFX0 lcd_show_char_inst/char_ram_inst/i11546/SLICE_230
ROUTE         1     0.000    R9C18B.OFX0 to     R9C18A.FXA lcd_show_char_inst/char_ram_inst/n12160
FXTOOFX_DE  ---     0.223     R9C18A.FXA to    R9C18A.OFX1 lcd_show_char_inst/char_ram_inst/i11547/SLICE_244
ROUTE         1     1.295    R9C18A.OFX1 to     R15C15C.D0 lcd_show_char_inst/char_ram_inst/n12163
CTOOFX_DEL  ---     0.661     R15C15C.D0 to   R15C15C.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i4095/SLICE_207
ROUTE         1     0.839   R15C15C.OFX0 to     R14C14D.D1 lcd_show_char_inst/rom_q_1
CTOF_DEL    ---     0.452     R14C14D.D1 to     R14C14D.F1 lcd_show_char_inst/SLICE_88
ROUTE         1     0.000     R14C14D.F1 to    R14C14D.DI1 lcd_show_char_inst/temp_7_N_345_1 (to sys_clk_50MHz)
                  --------
                   14.497   (30.5% logic, 69.5% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R9C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_88:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C14D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.475ns  (32.2% logic, 67.8% route), 10 logic levels.

 Constraint Details:

     14.475ns physical path delay lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.208ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_84 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409     R9C15A.CLK to      R9C15A.Q0 lcd_show_char_inst/SLICE_84 (from sys_clk_50MHz)
ROUTE       409     1.896      R9C15A.Q0 to     R19C15D.A1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R19C15D.A1 to     R19C15D.F1 lcd_show_char_inst/SLICE_539
ROUTE        13     2.161     R19C15D.F1 to     R14C21C.D0 lcd_show_char_inst/n14107
CTOF_DEL    ---     0.452     R14C21C.D0 to     R14C21C.F0 lcd_show_char_inst/char_ram_inst/SLICE_697
ROUTE         5     1.079     R14C21C.F0 to     R14C25C.C1 lcd_show_char_inst/char_ram_inst/n684
CTOF_DEL    ---     0.452     R14C25C.C1 to     R14C25C.F1 lcd_show_char_inst/char_ram_inst/SLICE_599
ROUTE         2     0.912     R14C25C.F1 to     R15C25D.B0 lcd_show_char_inst/char_ram_inst/n444_adj_706
CTOOFX_DEL  ---     0.661     R15C25D.B0 to   R15C25D.OFX0 lcd_show_char_inst/char_ram_inst/i11477/SLICE_271
ROUTE         1     0.839   R15C25D.OFX0 to     R14C23D.D0 lcd_show_char_inst/char_ram_inst/n12091
CTOF_DEL    ---     0.452     R14C23D.D0 to     R14C23D.F0 lcd_show_char_inst/char_ram_inst/SLICE_747
ROUTE         1     0.678     R14C23D.F0 to     R16C23D.C0 lcd_show_char_inst/char_ram_inst/n12105
CTOOFX_DEL  ---     0.661     R16C23D.C0 to   R16C23D.OFX0 lcd_show_char_inst/char_ram_inst/i11502/SLICE_228
ROUTE         1     0.000   R16C23D.OFX0 to    R16C23C.FXA lcd_show_char_inst/char_ram_inst/n12116
FXTOOFX_DE  ---     0.223    R16C23C.FXA to   R16C23C.OFX1 lcd_show_char_inst/char_ram_inst/i11503/SLICE_214
ROUTE         1     1.393   R16C23C.OFX1 to     R14C16C.D0 lcd_show_char_inst/char_ram_inst/n12118
CTOF_DEL    ---     0.452     R14C16C.D0 to     R14C16C.F0 lcd_show_char_inst/char_ram_inst/SLICE_730
ROUTE         1     0.851     R14C16C.F0 to     R14C15D.A1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R14C15D.A1 to     R14C15D.F1 lcd_show_char_inst/SLICE_89
ROUTE         1     0.000     R14C15D.F1 to    R14C15D.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.475   (32.2% logic, 67.8% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_84:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to     R9C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     1.580     LPLL.CLKOP to    R14C15D.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.565MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |   48.000 MHz|   66.565 MHz|  10  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 130
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7360 paths, 2 nets, and 6066 connections (99.88% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 22:07:22 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i14  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i15  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_502 to SLICE_502 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_502 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R14C8D.CLK to      R14C8D.Q0 SLICE_502 (from sys_clk_50MHz)
ROUTE         1     0.152      R14C8D.Q0 to      R14C8D.M1 lcd_write_inst/n122 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R14C8D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R14C8D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i3  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay SLICE_504 to SLICE_504 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path SLICE_504 to SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C8A.CLK to      R13C8A.Q0 SLICE_504 (from sys_clk_50MHz)
ROUTE         1     0.152      R13C8A.Q0 to      R13C8A.M1 lcd_write_inst/n134 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R13C8A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R13C8A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i4  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i5  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_499 to lcd_write_inst/SLICE_499 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_499 to lcd_write_inst/SLICE_499:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R13C9B.CLK to      R13C9B.Q0 lcd_write_inst/SLICE_499 (from sys_clk_50MHz)
ROUTE         1     0.152      R13C9B.Q0 to      R13C9B.M1 lcd_write_inst/n132 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_499:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R13C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_499:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R13C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i12  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i13  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_505 to lcd_write_inst/SLICE_505 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_505 to lcd_write_inst/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R15C9B.CLK to      R15C9B.Q0 lcd_write_inst/SLICE_505 (from sys_clk_50MHz)
ROUTE         1     0.152      R15C9B.Q0 to      R15C9B.M1 lcd_write_inst/n124 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R15C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R15C9B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i9  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_712 to lcd_write_inst/SLICE_712 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_712 to lcd_write_inst/SLICE_712:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R14C8C.CLK to      R14C8C.Q0 lcd_write_inst/SLICE_712 (from sys_clk_50MHz)
ROUTE         1     0.152      R14C8C.Q0 to      R14C8C.M1 lcd_write_inst/n128 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R14C8C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R14C8C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i6  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i7  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_738 to lcd_write_inst/SLICE_738 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_738 to lcd_write_inst/SLICE_738:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R14C9A.CLK to      R14C9A.Q0 lcd_write_inst/SLICE_738 (from sys_clk_50MHz)
ROUTE         1     0.152      R14C9A.Q0 to      R14C9A.M1 lcd_write_inst/n130 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R14C9A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_738:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R14C9A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i10  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i11  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_500 to lcd_write_inst/SLICE_500 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_500 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R14C9C.CLK to      R14C9C.Q0 lcd_write_inst/SLICE_500 (from sys_clk_50MHz)
ROUTE         1     0.152      R14C9C.Q0 to      R14C9C.M1 lcd_write_inst/n126 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R14C9C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to     R14C9C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i1  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_show_char_inst/SLICE_615 to lcd_show_char_inst/SLICE_615 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_615 to lcd_show_char_inst/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C12B.CLK to     R15C12B.Q0 lcd_show_char_inst/SLICE_615 (from sys_clk_50MHz)
ROUTE         1     0.152     R15C12B.Q0 to     R15C12B.M1 lcd_show_char_inst/n395 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to    R15C12B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to    R15C12B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/wr_done_101  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/the1_wr_done_177  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_132 to SLICE_132 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_132 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C12C.CLK to     R13C12C.Q0 SLICE_132 (from sys_clk_50MHz)
ROUTE         6     0.154     R13C12C.Q0 to     R13C12C.M1 wr_done (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to    R13C12C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to    R13C12C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i2  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_615 to lcd_show_char_inst/SLICE_524 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_615 to lcd_show_char_inst/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C12B.CLK to     R15C12B.Q1 lcd_show_char_inst/SLICE_615 (from sys_clk_50MHz)
ROUTE         2     0.154     R15C12B.Q1 to     R15C12C.M0 lcd_show_char_inst/n394 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_615:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to    R15C12B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       130     0.668     LPLL.CLKOP to    R15C12C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 130
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7360 paths, 2 nets, and 6066 connections (99.88% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
