# Device Adapter Infrastructure - Implementation Tracking

**Last Updated**: 2025-12-29
**Status**: ‚úÖ Phase 1 COMPLETE - Merged to main (PR #39)
**Owner**: CORTEX Development Team

---

## Executive Summary

### What
Device adapter infrastructure enabling Hardware-In-the-Loop (HIL) testing for CORTEX BCI kernels across multiple platforms (x86, Jetson Nano, STM32H7).

### Why
- **Unified execution model**: Harness ALWAYS uses adapters (no mode switching)
- **Consistent telemetry**: Same metrics for local and remote execution
- **Platform validation**: Verify kernels work identically on embedded targets
- **Real-world testing**: Measure actual hardware latency, not just simulation

### Architecture
```
Harness (scheduler ‚Üí device_comm)
    ‚Üì
SDK Protocol (framing, chunking, CRC, serialization)
    ‚Üì
SDK Transport (mock/TCP/UART with timeouts)
    ‚Üì
Device Adapter (x86@loopback, jetson@tcp, stm32@uart)
    ‚Üì
Kernel Execution
```

### Timeline
- **Estimated**: 8-10 days total
- **Phase 1**: 3-4 days (loopback foundation)
- **Phase 2**: 1-2 days (TCP for Jetson)
- **Phase 3**: 3-4 days (STM32 firmware)
- **Start Date**: TBD
- **Target Completion**: TBD

---

## Critical Technical Decisions

These corrections were made after initial plan review:

| # | Issue | Decision | Rationale |
|---|-------|----------|-----------|
| 1 | **Frame size bug** | WINDOW uses chunking (5√ó8KB for 40KB window) | Max frame was 17KB but typical window is 40KB |
| 2 | **Header alignment** | 16-byte aligned header with version/flags | ARM requires alignment; need versioning |
| 3 | **CRC definition** | Computed over first 12 header bytes + payload | CRC can't be computed over itself |
| 4 | **Missing sequences** | Added to WINDOW_CHUNK and RESULT | Enables ordering validation, debugging |
| 5 | **No timeouts** | All recv() operations have timeout_ms param | Prevents hangs on adapter death |
| 6 | **Handshake direction** | Adapter advertises first (HELLO), harness selects (CONFIG) | Matches "device tells host capabilities" pattern |
| 7 | **UART throughput** | Phase 2 uses TCP for Jetson (UART only for STM32) | 40KB windows over UART at 921,600 baud too fragile |

---

## Development Workflow & PR Strategy

### Pull Request Structure

**Strategy**: **One PR per Phase** with structured commits

Following CORTEX pattern (e.g., ABI v3 shipped as single commit `bfd9412`), each phase is a **complete, shippable feature** with all gating criteria validated before merge.

#### PR Lifecycle

**Phase 1 Example Timeline**:
```
Day 0: Open draft PR "feat: Phase 1 - Device Adapter Loopback Foundation"
       Push commit "feat: Add transport API and mock implementation [Step 1]"
Day 1: Push commit "feat: Add protocol frame I/O with recv_frame [Step 2]"
       Push commit "feat: Add WINDOW chunking and reassembly [Step 3]"
Day 2: Push commit "feat: Add x86@loopback adapter binary [Step 4]"
       Push commit "feat: Add device_comm spawning layer [Step 5]"
Day 3: Push commit "test: Add critical adapter tests [Step 6]"
       Push commit "feat: Integrate scheduler with device_comm [Step 7]"
       Push commit "test: Validate all 6 kernels through adapter [Step 8]"
       Push commit "docs: Update ADAPTER_IMPLEMENTATION.md - Phase 1 gates passed"
Day 3: Convert draft to "Ready for Review"
Day 4: Merge to main (after all 12 gating criteria pass)
```

**Branch**: `feature/device-adapter-infrastructure` (lives entire project, 3 phases)

**PRs**:
1. **Phase 1**: "feat: Phase 1 - Device Adapter Loopback Foundation" (~8-10 commits, 3-4 days)
2. **Phase 2**: "feat: Phase 2 - TCP Transport for Jetson Nano" (~5-6 commits, 1-2 days)
3. **Phase 3**: "feat: Phase 3 - STM32 UART Bare-Metal Adapter" (~6-8 commits, 3-4 days)

#### Commit Message Format

**Template**:
```
<type>: <description> [Step N]

<detailed explanation>

Implements Phase X Step N from ADAPTER_IMPLEMENTATION.md:
- <bullet point 1>
- <bullet point 2>

Checkpoint: ‚¨ú Step N | Remaining: Steps N+1 to M

ü§ñ Generated with [Claude Code](https://claude.com/claude-code)

Co-Authored-By: Claude <noreply@anthropic.com>
```

**Examples**:
```
feat: Add transport API and mock implementation [Step 1]

Implements timeout-based transport layer for adapter communication.

Implements Phase 1 Step 1 from ADAPTER_IMPLEMENTATION.md:
- cortex_transport_api_t with recv() timeout parameter
- mock transport using poll() for POSIX timeout handling
- FD-based creation (socketpair + fork/exec support)
- Test: Basic send/recv with timeout validation

Checkpoint: ‚úÖ Step 1 | Remaining: Steps 2-8
```

```
test: Add critical adapter tests [Step 6]

Validates protocol robustness against fragmentation, timeouts, corruption.

Implements Phase 1 Step 6 from ADAPTER_IMPLEMENTATION.md:
- Fragmentation test (1-byte writes)
- Timeout test (dead adapter detection)
- Chunking integrity (40KB window reassembly)
- CRC corruption detection
- Session ID mismatch rejection
- Calibration state overflow validation

Checkpoint: ‚úÖ Steps 1-6 | Remaining: Steps 7-8
```

#### Parallel Review Integration

**Launch review agents at key checkpoints** (within draft PR):

**After Step 3 complete** (Foundation solid):
```bash
# Launch agent with prompt:
"Review commits [Step 1-3] in PR #XXX for:
- Endianness bugs (ARM safety - check memcpy usage, no direct casts)
- Timeout edge cases (ETIMEDOUT handling, poll() correctness)
- CRC correctness (excludes CRC field, covers header + payload)
- Memory leaks (valgrind validation)
- Fragmentation handling (recv_frame() with 1-byte writes)"
```

**After Step 5 complete** (Integration ready):
```bash
# Launch agent with prompt:
"Review commits [Step 4-5] in PR #XXX for:
- Session ID validation (CONFIG ‚Üí RESULT matching)
- Boot ID tracking (adapter restart detection)
- Adapter death handling (timeout, no hangs)
- fork/exec safety (FD leaks, zombie processes)
- socketpair cleanup (close on both sides)"
```

**Before converting to Ready** (Final validation):
```bash
# Launch agent with prompt:
"Validate PR #XXX against all 12 Phase 1 gating criteria:
1. Wire format fixed-width (no size_t, no pointers)
2. Header 16-byte aligned
3. CRC computed correctly
... [all 12 criteria]
12. Adapter death detected (no hangs)

Run full test suite, check telemetry output, validate oracle correctness."
```

#### Why One PR Per Phase?

**Rationale**:
1. **Matches CORTEX velocity**: High-speed iteration, don't need incremental safety
2. **Integration is what matters**: Individual steps have no user value in isolation
3. **Gating criteria align**: All 12 gates = one cohesive, shippable feature
4. **Clean main history**: 3 phases = 3 features, not 24 sub-components
5. **Parallel reviews work**: Agents review commits within draft PR incrementally
6. **Bisectable**: Each commit is focused, can bisect bugs to specific step
7. **Follows CORTEX pattern**: ABI v3 was one massive, validated commit

**Merge criteria** (STRICT):
- ‚úÖ ALL gating criteria pass (12 for Phase 1, 5 each for Phases 2-3)
- ‚úÖ `make clean && make all && make tests` passes
- ‚úÖ Telemetry output validated (no NaN, timing sane)
- ‚úÖ Oracle validation passes for all kernels
- ‚úÖ No known blockers or TODOs in code
- ‚úÖ ADAPTER_IMPLEMENTATION.md updated (checkboxes, notes)

**No exceptions**: If even one gating criterion fails, PR stays in draft.

---

## Wire Format Specification

### Endianness and Encoding

**ALL wire format data uses:**
- **Integers**: Little-endian (uint8_t, uint16_t, uint32_t, uint64_t)
- **Floats**: IEEE-754 float32, little-endian byte order
- **Strings**: UTF-8, null-terminated (fixed-length buffers)

**Conversion helpers** (even if no-ops on x86, mandatory for STM32):
```c
uint32_t cortex_read_u32_le(const uint8_t *buf);
void cortex_write_u32_le(uint8_t *buf, uint32_t value);
uint64_t cortex_read_u64_le(const uint8_t *buf);
void cortex_write_u64_le(uint8_t *buf, uint64_t value);
float cortex_read_f32_le(const uint8_t *buf);
void cortex_write_f32_le(uint8_t *buf, float value);
```

**‚ö†Ô∏è CRITICAL - ARM/STM32 Implementation**:
```c
// WRONG (on ARM - can fault or be slow):
cortex_wire_header_t *hdr = (cortex_wire_header_t*)buf;
uint32_t magic = hdr->magic;

// RIGHT (always safe):
cortex_wire_header_t hdr;
memcpy(&hdr, buf, sizeof(hdr));
hdr.magic = le32toh(hdr.magic);          // Convert from wire to host
hdr.payload_length = le32toh(hdr.payload_length);
```

Never cast packed structs directly from wire buffers on ARM. Always `memcpy` then convert endianness.

---

### Constants
```c
#define CORTEX_PROTOCOL_MAGIC 0x43525458        // "CRTX"
#define CORTEX_PROTOCOL_VERSION 1

// Frame size limits
#define CORTEX_MAX_SINGLE_FRAME (64 * 1024)     // 64KB for CONFIG/RESULT
#define CORTEX_CHUNK_SIZE (8 * 1024)            // 8KB chunks for WINDOW
#define CORTEX_MAX_WINDOW_SIZE (256 * 1024)     // 256KB max (future-proof)

// CONFIG validation
#define CORTEX_MAX_CALIBRATION_STATE (CORTEX_MAX_SINGLE_FRAME - sizeof(cortex_wire_config_t))

// Timeouts
#define CORTEX_HANDSHAKE_TIMEOUT_MS 5000
#define CORTEX_WINDOW_TIMEOUT_MS 10000
#define CORTEX_CHUNK_TIMEOUT_MS 1000

// WINDOW_CHUNK flags
#define CORTEX_CHUNK_FLAG_LAST (1 << 0)  // Last chunk in sequence
```

### Frame Types
```c
typedef enum {
    CORTEX_FRAME_HELLO        = 0x01,  // Adapter ‚Üí Harness (capabilities)
    CORTEX_FRAME_CONFIG       = 0x02,  // Harness ‚Üí Adapter (kernel selection)
    CORTEX_FRAME_ACK          = 0x03,  // Adapter ‚Üí Harness (ready)
    CORTEX_FRAME_WINDOW_CHUNK = 0x04,  // Harness ‚Üí Adapter (input chunk)
    CORTEX_FRAME_RESULT       = 0x05,  // Adapter ‚Üí Harness (output + timing)
    CORTEX_FRAME_ERROR        = 0x06,  // Either direction (error report)
} cortex_frame_type_t;
```

### Universal Header (16 bytes, aligned)
```c
typedef struct __attribute__((packed)) {
    uint32_t magic;           // Always 0x43525458
    uint8_t  version;         // Protocol version (1)
    uint8_t  frame_type;      // cortex_frame_type_t
    uint16_t flags;           // Reserved (0 for Phase 1)
    uint32_t payload_length;  // Bytes following this header
    uint32_t crc32;           // CRC over (magic...payload_length) + payload
} cortex_wire_header_t;

// CRC computation:
// crc = crc32(0, &header, 12);  // First 12 bytes (excludes crc32 field)
// crc = crc32(crc, payload, payload_length);
```

---

### Frame Payloads

**‚ö†Ô∏è IMPORTANT**: All structs below are wire format (packed, little-endian). Use conversion helpers when reading/writing fields.

#### HELLO: Adapter ‚Üí Harness (capabilities)
```c
typedef struct __attribute__((packed)) {
    uint32_t adapter_boot_id;      // Random on adapter start (detects restarts)
    char     adapter_name[32];     // "x86@loopback", "stm32-h7@uart"
    uint8_t  adapter_abi_version;  // 1
    uint8_t  num_kernels;          // Available kernel count
    uint16_t reserved;             // Padding
    uint32_t max_window_samples;   // Memory constraint
    uint32_t max_channels;         // Hardware limit
    // Followed by: num_kernels √ó char[32] kernel names
} cortex_wire_hello_t;
```

**Purpose**: Adapter advertises what it can do. Boot ID lets harness detect adapter restarts.

#### CONFIG: Harness ‚Üí Adapter (kernel selection)
```c
typedef struct __attribute__((packed)) {
    uint32_t session_id;              // Random per handshake (ties RESULT to session)
    uint32_t sample_rate_hz;
    uint32_t window_length_samples;
    uint32_t hop_samples;
    uint32_t channels;
    char     plugin_name[32];
    char     plugin_params[256];
    uint32_t calibration_state_size;  // 0 if not trainable
    // Followed by: calibration_state_size bytes
} cortex_wire_config_t;

// ‚ö†Ô∏è VALIDATION REQUIRED:
// if (calibration_state_size > CORTEX_MAX_CALIBRATION_STATE) {
//     return ERROR("Calibration state too large");
// }
```

**Purpose**: Harness selects kernel and sends configuration. Session ID ties this run to subsequent RESULTs.

#### ACK: Adapter ‚Üí Harness (ready)
```c
typedef struct __attribute__((packed)) {
    uint32_t ack_type;  // What is being ACKed (0 = CONFIG)
} cortex_wire_ack_t;
```

#### WINDOW_CHUNK: Harness ‚Üí Adapter (input data chunk)
```c
typedef struct __attribute__((packed)) {
    uint32_t sequence;         // Window sequence number
    uint32_t total_bytes;      // Total window size (W√óC√ó4 bytes)
    uint32_t offset_bytes;     // Offset of this chunk in window
    uint32_t chunk_length;     // Bytes in this chunk
    uint32_t flags;            // CORTEX_CHUNK_FLAG_LAST, etc.
    // Followed by: chunk_length bytes of float32 data
} cortex_wire_window_chunk_t;
```

**Purpose**: Window data chunked to fit in frame size limits. Offset/total allow:
- Completeness verification
- Duplicate detection
- Future reordering/retry without protocol rewrite

**Flags**:
- `CORTEX_CHUNK_FLAG_LAST (1<<0)`: Final chunk in sequence (tin timestamp set after this)

#### RESULT: Adapter ‚Üí Harness (output + timing)
```c
typedef struct __attribute__((packed)) {
    uint32_t session_id;              // Must match CONFIG session_id
    uint32_t sequence;                // Must match WINDOW sequence
    uint64_t tin;                     // Device: input complete timestamp
    uint64_t tstart;                  // Device: kernel start
    uint64_t tend;                    // Device: kernel end
    uint64_t tfirst_tx;               // Device: first result byte tx
    uint64_t tlast_tx;                // Device: last result byte tx
    uint32_t output_length_samples;
    uint32_t output_channels;
    // Followed by: (output_length √ó output_channels √ó 4) bytes
} cortex_wire_result_t;
```

**Purpose**: Return kernel output and device-side timing. Session ID detects adapter restart/reconnect.

#### ERROR: Either direction (error report)
```c
typedef struct __attribute__((packed)) {
    uint32_t error_code;       // Enum: timeout, invalid, overflow, etc.
    char     error_message[256];
} cortex_wire_error_t;
```

---

### Handshake Flow
```
Adapter                          Harness
   ‚îÇ                                ‚îÇ
   ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ HELLO ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ> (Advertise: kernels, memory limits)
   <‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ CONFIG ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§ (Select kernel, send 16KB state)
   ‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ ACK ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ> (Ready for windows)
   ‚îÇ                                ‚îÇ
```

### Window Chunking Flow (40KB window)
```
Harness                          Adapter
   ‚îÇ                                ‚îÇ
   ‚îú‚îÄ‚îÄ‚îÄ WINDOW_CHUNK (seq=0, 0-8K) ‚îÄ‚îÄ>
   ‚îú‚îÄ‚îÄ‚îÄ WINDOW_CHUNK (seq=0, 8-16K) ‚îÄ>
   ‚îú‚îÄ‚îÄ‚îÄ WINDOW_CHUNK (seq=0, 16-24K) >
   ‚îú‚îÄ‚îÄ‚îÄ WINDOW_CHUNK (seq=0, 24-32K) >
   ‚îú‚îÄ‚îÄ‚îÄ WINDOW_CHUNK (seq=0, 32-40K) >
   ‚îÇ                                ‚îÇ
   ‚îÇ                        [Reassemble ‚Üí set tin ‚Üí execute]
   ‚îÇ                                ‚îÇ
   <‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ RESULT (seq=0) ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§ (Output + 5 timestamps)
   ‚îÇ                                ‚îÇ
```

---

## Phase 1: Loopback Foundation

**Status**: ‚úÖ COMPLETE (2025-12-29)
**Result**: All 12 gating criteria passing, 6/6 kernels validated, all critical bugs fixed
**PR**: #39 merged to main
**Final Commits**:
- 46d34b2 "refactor: Improve device adapter robustness and error handling"
- 9b6284f "docs: Fix buffer overflow in adapter README examples"
- 51e1aba "fix: Correct timestamp serialization in RESULT frame (u32 ‚Üí u64)"
- 21949d9 "fix: Add missing calibration_state cleanup in adapter error paths"

### Components Checklist

#### SDK Protocol Library
- ‚úÖ **`sdk/adapter/lib/protocol/wire_format.h`** ‚Üí `sdk/adapter/include/cortex_wire.h`
  - Frame type enums
  - All wire format structs (packed, fixed-width)
  - Constants (MAGIC, VERSION, sizes, timeouts)

- ‚úÖ **`sdk/adapter/include/cortex_protocol.h`**
  - Public API function declarations
  - In-memory API types (with pointers for convenience)
  - Documentation comments

- ‚úÖ **`sdk/adapter/lib/protocol/protocol.c`**
  - `recv_frame()` with timeout and MAGIC hunting
  - `send_frame()` with CRC computation
  - `send_window_chunked()` (breaks 40KB into 5√ó8KB)
  - `recv_window_chunked()` (reassembles chunks)
  - Serialize/deserialize helpers

- ‚úÖ **`sdk/adapter/lib/protocol/crc32.c`**
  - CRC32 implementation (IEEE 802.3)

- ‚úÖ **`sdk/adapter/lib/protocol/Makefile`**
  - Builds protocol.o, crc32.o

#### SDK Transport Library
- ‚úÖ **`sdk/adapter/include/cortex_transport.h`**
  - Transport API struct (send, recv with timeout, close, get_timestamp_ns)
  - Error codes (CORTEX_ETIMEDOUT, CORTEX_ECONNRESET)

- ‚úÖ **`sdk/adapter/lib/transport/mock.c`**
  - Full implementation for socketpair
  - `mock_recv()` with poll() timeout
  - `mock_send()` using write()
  - `mock_timestamp_ns()` using CLOCK_MONOTONIC
  - Create function: `cortex_transport_mock_create(fd)`

- ‚úÖ **`sdk/adapter/lib/transport/tcp_client.c`** (Phase 2)
- ‚úÖ **`sdk/adapter/lib/transport/tcp_server.c`** (Phase 2)
- ‚úÖ **`sdk/adapter/lib/transport/shm.c`** (Bonus)

- ‚úÖ **`sdk/adapter/lib/transport/Makefile`**
  - Builds all transport .o files

#### SDK Adapter Library Build
- ‚úÖ **`sdk/adapter/lib/Makefile`**
  - Combines protocol/ and transport/ objects
  - Produces object files for linking

- ‚úÖ **`sdk/adapter/Makefile`**
  - Calls lib/Makefile

- ‚úÖ **`sdk/Makefile`**
  - Add adapter/ subdirectory target

#### Harness Device Comm Layer
- ‚úÖ **`src/engine/harness/device/device_comm.h`**
  - Public API: `device_comm_init()`, `device_comm_execute_window()`, `device_comm_teardown()`
  - `cortex_device_handle_t` opaque struct
  - `cortex_device_timing_t` struct (tin, tstart, tend, tfirst_tx, tlast_tx)
  - `cortex_device_init_result_t` struct (handle, output dimensions, adapter name)

- ‚úÖ **`src/engine/harness/device/device_comm.c`**
  - `spawn_adapter()` using socketpair + fork + exec
  - Handshake in `device_comm_init()` (recv HELLO, send CONFIG, recv ACK)
  - `device_comm_execute_window()` (send chunked WINDOW, recv RESULT)
  - Error handling with timeouts, session/sequence validation
  - Timeout-based teardown (EOF ‚Üí SIGTERM ‚Üí SIGKILL)

- ‚úÖ **`src/engine/harness/device/Makefile`**
  - Links device_comm.o with harness

#### Scheduler Integration
- ‚úÖ **Modify `src/engine/scheduler/scheduler.c`**
  - `dispatch_window()` routing logic updated
  - Routes to `device_comm_execute_window()` when device_handle set
  - Extracts device timing for telemetry
  - Universal adapter model (all execution through adapters)

#### Configuration Extension
- ‚úÖ **Modify `src/engine/harness/config/config.h`**
  - Added `cortex_device_handle_t *device_handle` to plugin entry
  - Adapter path specified in YAML config

#### x86@loopback Adapter
- ‚úÖ **`primitives/adapters/v1/x86@loopback/adapter.c`**
  - Main loop: stdin/stdout as transport
  - Send HELLO (advertises all available kernels dynamically)
  - Receive CONFIG, dlopen kernel, validate calibration state
  - Call kernel init(), send ACK with output dimensions
  - Window loop: recv chunked WINDOW, set tin, process, send RESULT
  - Timestamp placement: tin AFTER reassembly, tstart/tend around process()
  - Error handling: memory cleanup, calibration state validation

- ‚úÖ **`primitives/adapters/v1/x86@loopback/Makefile`**
  - Builds `cortex_adapter_x86_loopback` binary
  - Links against SDK libraries

#### Telemetry Extension
- ‚úÖ **Modify `src/engine/telemetry/telemetry.h`**
  - Added fields to `cortex_telemetry_record_t`:
    - `uint64_t device_tin_ns`
    - `uint64_t device_tstart_ns`
    - `uint64_t device_tend_ns`
    - `uint64_t device_tfirst_tx_ns`
    - `uint64_t device_tlast_tx_ns`
    - `char adapter_name[32]`

- ‚úÖ **Update CSV/NDJSON output** to include new fields

### Test Checklist

- ‚úÖ **`tests/test_protocol.c`**
  - `test_recv_frame_fragmentation()` (1-byte writes)
  - `test_window_chunking()` (40KB ‚Üí 5 chunks ‚Üí reassemble)
  - `test_recv_frame_timeout()` (recv_frame with 100ms timeout)
  - `test_sequence_validation()` (reject wrong sequence)
  - `test_crc_corruption()` (detect corruption)
  - `test_large_window()` (160√ó64 window integrity)

- ‚úÖ **`tests/test_adapter_smoke.c`**
  - Spawn adapter, handshake, single window execute
  - Noop kernel identity verification
  - Device timing extraction
  - Adapter cleanup (no zombies)

- ‚úÖ **`tests/test_adapter_all_kernels.c`**
  - All 6 kernels execute through adapter
  - Sequential execution verification
  - Timing breakdown validation

### Gating Criteria (ALL must pass)

1. ‚úÖ **Wire format uses fixed-width types**
   - No `size_t`, no pointers in wire structs
   - All structs are `__attribute__((packed))`
   - Verified in cortex_wire.h

2. ‚úÖ **Header is 16-byte aligned**
   - `sizeof(cortex_wire_header_t) == 16`
   - Fields: magic(4), version(1), type(1), flags(2), payload_len(4), crc32(4)

3. ‚úÖ **CRC computed correctly**
   - CRC over first 12 bytes of header (excludes CRC field)
   - CRC continues over payload
   - Corruption test detects bit flips (test_crc_corruption passing)

4. ‚úÖ **recv_frame() survives forced fragmentation**
   - Test with 1-byte write wrapper passes
   - Frame reconstructs correctly (test_recv_frame_fragmentation passing)

5. ‚úÖ **recv_frame() has timeouts**
   - 100ms timeout test passes
   - No infinite hangs on dead adapter
   - Returns CORTEX_ETIMEDOUT

6. ‚úÖ **WINDOW chunking works**
   - 40KB window splits into 5√ó8KB chunks
   - Reassembly produces identical data
   - All 10,240 floats verified (test_window_chunking passing)

7. ‚úÖ **Sequences validated**
   - WINDOW_CHUNK carries sequence number
   - RESULT must match WINDOW sequence
   - Out-of-order RESULT rejected (test_sequence_validation passing)

8. ‚úÖ **Loopback fork/exec survives restart**
   - Adapter spawns via socketpair + fork/exec
   - Timeout-based teardown (EOF ‚Üí SIGTERM ‚Üí SIGKILL)
   - No zombie processes (waitpid confirmed)

9. ‚úÖ **Telemetry timing sane** (loopback only)
   - Kernel time (tend - tstart) matches baseline (1-6¬µs)
   - tin timestamp set AFTER reassembly complete
   - No NaN or zero values
   - Timing breakdown visible in NDJSON output

10. ‚úÖ **CONFIG with calibration state**
    - ICA kernel loads state blob via adapter
    - State transferred in single CONFIG frame
    - Kernel receives correct data
    - Calibration state validation prevents overflow

11. ‚úÖ **All 6 kernels execute through loopback**
    - car, notch_iir, bandpass_fir, goertzel, welch_psd, noop
    - Each produces correct output vs oracle
    - Telemetry captured for each

12. ‚úÖ **Adapter death detected**
    - recv_frame() times out on dead adapter
    - No infinite hangs (timeout enforcement)
    - Error handling with proper cleanup

---

### Implementation Order (Day 0 ‚Üí Phase 1 Complete)

**Actual implementation followed this order:**

#### Step 1: Transport/Mock (Foundation) ‚úÖ
Build the lowest layer first with timeouts:
- ‚úÖ `cortex_transport.h` API definition
- ‚úÖ `mock.c` with `poll()`-based `recv()` timeout
- ‚úÖ Test: Basic send/recv with timeout

**Why first**: Everything depends on transport; getting timeouts right prevents hangs later.

#### Step 2: Protocol Frame I/O (No Chunking Yet) ‚úÖ
Basic frame send/receive:
- ‚úÖ `cortex_wire.h` with all structs (fixed-width, packed)
- ‚úÖ `recv_frame()` with MAGIC hunt, header parse, CRC, payload length checks
- ‚úÖ `send_frame()` with CRC computation
- ‚úÖ Endianness conversion helpers (`cortex_read_u32_le`, etc.)
- ‚úÖ Test: Send/recv HELLO frame, fragmentation test, CRC corruption detection

**Why second**: Validates framing works before adding chunking complexity.

#### Step 3: WINDOW_CHUNK Encode/Decode + Reassembly ‚úÖ
Add chunking logic:
- ‚úÖ `send_window_chunked()` (40KB ‚Üí 5√ó8KB chunks with offset/total/flags)
- ‚úÖ `recv_window_chunked()` (reassemble chunks, validate sequence/offset/total)
- ‚úÖ Test: 40KB window ‚Üí chunk ‚Üí reassemble ‚Üí verify data integrity

**Why third**: Chunking is complex; isolate it before integrating with adapter.

#### Step 4: Loopback Adapter Binary (Minimal) ‚úÖ
Standalone binary that can handshake and noop:
- ‚úÖ `adapter.c` main loop (stdin/stdout transport)
- ‚úÖ HELLO with boot_id
- ‚úÖ CONFIG with session_id, calibration state validation
- ‚úÖ ACK with output dimension override
- ‚úÖ Window loop with dynamic kernel loading (dlopen)
- ‚úÖ Test: Adapter smoke test passing

**Why fourth**: Validates protocol implementation from adapter perspective before harness integration.

#### Step 5: Device Comm Layer (Harness Side) ‚úÖ
Spawning and communication:
- ‚úÖ `device_comm.c` with `spawn_adapter()` (socketpair + fork/exec)
- ‚úÖ Handshake in `device_comm_init()` (HELLO/CONFIG/ACK with session_id validation)
- ‚úÖ `device_comm_execute_window()` (send chunked WINDOW, recv RESULT with session_id check)
- ‚úÖ Timeout-based teardown (EOF ‚Üí SIGTERM ‚Üí SIGKILL)
- ‚úÖ Test: Spawn adapter, handshake, single window execute, teardown

**Why fifth**: Now we can test full harness ‚Üí adapter communication.

#### Step 6: Critical Tests ‚úÖ
Validate failure modes:
- ‚úÖ Fragmentation test (1-byte writes)
- ‚úÖ Timeout test (dead adapter ‚Üí ETIMEDOUT, no hang)
- ‚úÖ Chunking test (40KB window integrity)
- ‚úÖ CRC corruption test (detect bit flips)
- ‚úÖ Sequence validation test (reject wrong sequence)
- ‚úÖ Fixed socket buffer deadlock (128KB SO_SNDBUF/SO_RCVBUF)

**Why sixth**: Find bugs before integrating with scheduler.

#### Step 7: Scheduler Integration ‚úÖ
Route execution through device_comm:
- ‚úÖ Modified `scheduler.c` `dispatch_window()`
- ‚úÖ Universal adapter model (all execution through adapters)
- ‚úÖ Device timing extracted for telemetry
- ‚úÖ Test: All kernels through adapter, telemetry verified

**Why seventh**: Minimal scheduler changes, easy to debug.

#### Step 8: Full Kernel Coverage ‚úÖ
Expand to all kernels:
- ‚úÖ Adapter: dlopen kernel plugins dynamically
- ‚úÖ Test each kernel: car, notch_iir, bandpass_fir, goertzel, welch_psd, noop
- ‚úÖ Oracle validation: outputs match Python reference
- ‚úÖ Telemetry validation: kernel latency matches baseline (1-6¬µs)
- ‚úÖ **Critical bugs fixed**: memory leak, timestamp serialization, buffer overflow, validation

**Why last**: Proves system works across all kernel types.

---

**Checkpoint**: ‚úÖ **Phase 1 Complete** - All 12 gating criteria passing, all 8 steps done.

---

### Implementation Notes

**Mantra**: "Everything on the wire is bytes; everything else is a convenience."

**Key Lessons Learned**:
- Use `memcpy` + `le32toh`, never cast packed structs on ARM (prevents alignment faults)
- Validate `calibration_state_size` before allocating (prevent overflow)
- Set `tin` timestamp AFTER final WINDOW_CHUNK decoded (not before)
- Check `session_id` in RESULT matches CONFIG (detects adapter restart)
- Use `flags & CORTEX_CHUNK_FLAG_LAST` to know when to set `tin`
- **Memory management**: Caller owns calibration_state, must free in ALL error paths
- **Timestamp serialization**: Use u64 writes for 64-bit timestamps (not u32)
- **Buffer sizing**: Plugin names are 64 bytes, not 32 (CORTEX_MAX_PLUGIN_NAME)
- **Protocol validation**: Always validate adapter_abi_version and ack_type in handshake
- **Error semantics**: Distinct error codes for session vs sequence mismatch aid debugging
- **Process lifecycle**: Timeout-based teardown prevents zombie adapters (EOF ‚Üí SIGTERM ‚Üí SIGKILL)
- **Socket buffers**: 128KB SO_SNDBUF/SO_RCVBUF prevents deadlock on large windows

**Critical Bugs Fixed**:
1. Memory leak in calibration_state cleanup (21949d9)
2. Timestamp corruption (u32 ‚Üí u64 serialization) (51e1aba)
3. Documentation buffer overflow (plugin_name sizing) (9b6284f)
4. Missing protocol validation (adapter_abi_version, ack_type) (46d34b2)
5. Confusing error codes (SESSION vs SEQUENCE) (46d34b2)
6. Potential teardown hang (no timeout escalation) (46d34b2)
7. Inaccurate tlast_tx measurement (46d34b2)
8. Missing snprintf validation (46d34b2)

---

## Phase 2: TCP Transport (Jetson Nano)

**Status**: ‚¨ú Not Started (Ready to begin)
**Blocker**: ‚úÖ Phase 1 complete - Ready for Phase 2

### Components Checklist

- ‚¨ú **`sdk/adapter/lib/transport/tcp_client.c`**
  - `tcp_connect()` to host:port
  - `tcp_recv()` with poll() timeout
  - `tcp_send()` using send()
  - Error handling for ECONNRESET

- ‚¨ú **`sdk/adapter/lib/transport/tcp_server.c`**
  - `tcp_listen()` on port
  - `tcp_accept()` for incoming connections
  - Same recv/send as client

- ‚¨ú **`primitives/adapters/v1/jetson-nano@tcp/daemon/adapter_daemon.c`**
  - Listen on port 8000
  - Accept harness connection
  - Run same protocol as loopback
  - Use TCP transport instead of mock

- ‚¨ú **`primitives/adapters/v1/jetson-nano@tcp/daemon/Makefile`**
  - Cross-compile for aarch64 (or build on Jetson)

- ‚¨ú **`primitives/adapters/v1/jetson-nano@tcp/config.yaml`**
  - Transport config: host, port
  - Jetson-specific settings

- ‚¨ú **Harness config extension**
  - Parse TCP host/port from adapter config YAML

### Test Checklist

- ‚¨ú **TCP loopback test** (127.0.0.1:8000)
- ‚¨ú **Connection stability** (1000+ windows, no drops)
- ‚¨ú **Throughput test** (measure actual bytes/sec)
- ‚¨ú **Network error handling** (disconnect, reconnect)

### Gating Criteria (ALL must pass)

1. ‚¨ú **TCP connection stable**
   - No drops over 1000 windows
   - Graceful reconnect after network hiccup

2. ‚¨ú **Throughput adequate**
   - 80KB/sec sustained (40KB window √ó 2 Hz)
   - TCP easily handles this (much better than UART)

3. ‚¨ú **Jetson daemon runs stable**
   - No crashes over extended run
   - No memory leaks (check with valgrind)
   - CPU usage reasonable

4. ‚¨ú **Timing shows realistic network latency**
   - Kernel time: same as loopback
   - Network RTT: 1-10ms typical LAN
   - Telemetry captures network overhead

5. ‚¨ú **All 6 kernels execute on Jetson**
   - Same validation as Phase 1
   - Cross-platform kernel behavior verified

### Implementation Notes

**Why TCP instead of UART for Jetson?**
- Jetson has Ethernet (Gigabit on Nano)
- 40KB windows at 2 Hz = 80KB/sec (trivial for TCP, painful for UART)
- UART at 921,600 baud = 92KB/sec theoretical max, no headroom
- TCP allows flow control, error detection, easier debugging

---

## Phase 3: STM32 Bare-Metal (UART)

**Status**: ‚¨ú Not Started (Blocked by Phase 2)
**Blocker**: Phase 2 must complete first

### Components Checklist

- ‚¨ú **`sdk/adapter/lib/transport/uart_stm32.c`**
  - HAL-based UART (HAL_UART_Transmit/Receive)
  - DWT cycle counter for timestamps
  - Timeout implementation using HAL_GetTick()
  - Baud rate: 921,600

- ‚¨ú **`primitives/adapters/v1/stm32-h7@uart/firmware/main.c`**
  - System init (clocks, UART, DWT)
  - Same protocol as loopback/Jetson
  - Static kernel table (no dlopen)

- ‚¨ú **`primitives/adapters/v1/stm32-h7@uart/firmware/kernel_registry.c`**
  - Static array of kernel entries
  - Lookup by name
  - Link all 6 kernels into firmware

- ‚¨ú **`primitives/adapters/v1/stm32-h7@uart/firmware/stm32h7xx_hal_conf.h`**
  - HAL configuration
  - Enable UART, DWT, FPU

- ‚¨ú **`primitives/adapters/v1/stm32-h7@uart/firmware/linker.ld`**
  - STM32H7 memory layout
  - Flash, RAM sections

- ‚¨ú **`primitives/adapters/v1/stm32-h7@uart/firmware/Makefile`**
  - ARM GCC cross-compile
  - Link all kernels statically
  - Produce .elf and .bin

### Test Checklist

- ‚¨ú **Firmware flash** (ST-Link)
- ‚¨ú **UART loopback** (physical wire test)
- ‚¨ú **DWT timestamp resolution** (verify sub-microsecond)
- ‚¨ú **Float math verification** (M7 FPU)
- ‚¨ú **Memory usage** (verify fits in 512KB RAM)

### Gating Criteria (ALL must pass)

1. ‚¨ú **Firmware builds and flashes**
   - No linker errors
   - Binary size reasonable (<512KB flash)
   - Flashing succeeds via ST-Link

2. ‚¨ú **UART stable at 921,600 baud**
   - No frame corruption over 1000 windows
   - CRC detects any transmission errors
   - Flow control works (chunking prevents overflow)

3. ‚¨ú **Float math works**
   - M7 hardware FPU enabled
   - Kernel results match x86 oracle
   - Performance acceptable

4. ‚¨ú **DWT timestamps sub-microsecond**
   - Resolution better than 1¬µs
   - Monotonic increasing
   - Accurate measurement of kernel time

5. ‚¨ú **At least 3 kernels execute correctly**
   - Minimum: noop, car, notch_iir
   - Outputs match oracle within tolerance
   - Telemetry shows expected latency

### Implementation Notes

**Memory constraints**: STM32H7 has 512KB RAM, 2MB Flash
- Window buffer: 40KB (fits)
- Kernel state: varies (check each kernel)
- Static linking: all kernels in firmware (no dynamic loading)

**UART bandwidth**: 921,600 baud with 8N1 = ~92KB/sec
- 40KB window √ó 2 Hz = 80KB/sec (tight but possible)
- Chunking helps (prevents long blocking transmits)
- May need on-device synthetic input for stress testing

**Timestamp semantics**:
- `tin`, `tstart`, `tend`: Use DWT->CYCCNT
- `tfirst_tx`, `tlast_tx`: DMA TX start/complete interrupts (Phase 3.1)

---

## Build System Changes

### Files to Modify

- ‚¨ú **`Makefile` (top-level)**
  - Add `sdk/adapter` to `sdk` target
  - Add `adapters` target
  - Update `all` to include `adapters`

- ‚¨ú **`sdk/Makefile`**
  - Add `adapter/` subdirectory

- ‚¨ú **`tests/Makefile`**
  - Add adapter test targets
  - Link against `-lcortex_adapter`

### New Directory Structure

```
sdk/adapter/
‚îú‚îÄ‚îÄ README.md
‚îú‚îÄ‚îÄ Makefile
‚îú‚îÄ‚îÄ include/
‚îÇ   ‚îú‚îÄ‚îÄ README.md
‚îÇ   ‚îú‚îÄ‚îÄ cortex_transport.h
‚îÇ   ‚îî‚îÄ‚îÄ cortex_protocol.h
‚îî‚îÄ‚îÄ lib/
    ‚îú‚îÄ‚îÄ Makefile
    ‚îú‚îÄ‚îÄ protocol/
    ‚îÇ   ‚îú‚îÄ‚îÄ wire_format.h
    ‚îÇ   ‚îú‚îÄ‚îÄ protocol.c
    ‚îÇ   ‚îî‚îÄ‚îÄ crc32.c
    ‚îî‚îÄ‚îÄ transport/
        ‚îú‚îÄ‚îÄ mock.c
        ‚îú‚îÄ‚îÄ tcp_client.c
        ‚îú‚îÄ‚îÄ tcp_server.c
        ‚îú‚îÄ‚îÄ uart_posix.c
        ‚îî‚îÄ‚îÄ uart_stm32.c

primitives/adapters/v1/
‚îú‚îÄ‚îÄ README.md
‚îú‚îÄ‚îÄ x86@loopback/
‚îÇ   ‚îú‚îÄ‚îÄ README.md
‚îÇ   ‚îú‚îÄ‚îÄ config.yaml
‚îÇ   ‚îú‚îÄ‚îÄ adapter.c
‚îÇ   ‚îî‚îÄ‚îÄ Makefile
‚îú‚îÄ‚îÄ jetson-nano@tcp/
‚îÇ   ‚îú‚îÄ‚îÄ README.md
‚îÇ   ‚îú‚îÄ‚îÄ config.yaml
‚îÇ   ‚îî‚îÄ‚îÄ daemon/
‚îÇ       ‚îú‚îÄ‚îÄ adapter_daemon.c
‚îÇ       ‚îî‚îÄ‚îÄ Makefile
‚îî‚îÄ‚îÄ stm32-h7@uart/
    ‚îú‚îÄ‚îÄ README.md
    ‚îú‚îÄ‚îÄ config.yaml
    ‚îî‚îÄ‚îÄ firmware/
        ‚îú‚îÄ‚îÄ main.c
        ‚îú‚îÄ‚îÄ kernel_registry.c
        ‚îú‚îÄ‚îÄ stm32h7xx_hal_conf.h
        ‚îú‚îÄ‚îÄ linker.ld
        ‚îî‚îÄ‚îÄ Makefile

src/engine/harness/device/
‚îú‚îÄ‚îÄ device_comm.h
‚îú‚îÄ‚îÄ device_comm.c
‚îî‚îÄ‚îÄ Makefile
```

---

## Documentation Deliverables

- ‚¨ú **`sdk/adapter/README.md`**
  - Overview of adapter SDK
  - Building libcortex_adapter.a
  - Quick start guide

- ‚¨ú **`sdk/adapter/include/README.md`**
  - API reference for protocol and transport
  - Function documentation
  - Usage examples

- ‚¨ú **`primitives/adapters/v1/README.md`**
  - Adapter catalog (x86, Jetson, STM32)
  - Comparison table
  - When to use which adapter

- ‚¨ú **`docs/guides/adding-adapters.md`**
  - Step-by-step tutorial
  - Wire format specification
  - Testing requirements

- ‚¨ú **`docs/reference/adapter-protocol.md`**
  - Complete protocol specification
  - Frame format details
  - Sequence diagrams
  - Error handling

- ‚¨ú **`CHANGELOG.md`**
  - Phase 1 release notes
  - Phase 2 release notes
  - Phase 3 release notes
  - API changes, breaking changes

---

## Risk Log

| Risk | Impact | Mitigation | Status |
|------|--------|------------|--------|
| UART throughput insufficient for STM32 | Phase 3 blocked | Use 921,600 baud + chunking; fallback to on-device input generation | ‚¨ú Monitoring |
| STM32 float math slow | Poor performance | M7 has hardware FPU; measure early in Phase 3 | ‚¨ú Not yet assessed |
| Adapter crashes hard to debug | Development slowdown | Extensive logging in ERROR frames; add debug transport | ‚¨ú Design stage |
| Timing skew between clocks | Inaccurate telemetry | Document device timestamps as relative; consider clock sync in future | ‚úÖ Documented |
| Calibration state >16KB | ICA blocked | Enforce 16KB limit, warn if exceeded; consider chunked CONFIG if needed | ‚¨ú Design stage |
| Socketpair fragility | Loopback unstable | Well-tested POSIX primitive; add robust error handling | ‚¨ú Design stage |
| CRC32 performance overhead | Latency increase | Use hardware CRC on STM32; optimize table-based CRC for x86 | ‚¨ú Design stage |
| Memory leaks in adapter | Long-run instability | Valgrind testing; careful malloc/free discipline | ‚¨ú Design stage |

---

## Open Questions

### Q1: tfirst_tx/tlast_tx placement
**Question**: Should these timestamps be in RESULT frame or separate TIMING frame?

**Options**:
- A) Embed in RESULT (simpler, but can't set before sending frame)
- B) Separate TIMING frame after RESULT (more accurate, more complex)
- C) Send in NEXT frame's header (pipelined, complex state management)

**Decision**: **A) Embed in RESULT for Phase 1**
- Set tfirst_tx before send_frame(), tlast_tx after
- Accept slight inaccuracy (includes serialization time)
- Phase 2/3 can use DMA interrupts for true HW timing

**Status**: ‚úÖ Decided

---

### Q2: Cross-clock timing measurements
**Question**: How to measure ingress/egress time across different clocks (Jetson/STM32 vs host)?

**Options**:
- A) Don't measure (report only kernel time from device clock)
- B) Clock sync protocol (NTP-like, complex)
- C) Estimate offset using round-trip ping

**Decision**: **A) Phase 1 loopback only (same clock)**
- Device timestamps are relative to device clock (not comparable to host)
- Defer cross-clock sync to future phase
- Document limitation in telemetry

**Status**: ‚úÖ Decided

---

### Q3: Kernel discovery in HELLO vs CONFIG
**Question**: Should HELLO include list of available kernels, or just capabilities?

**Options**:
- A) HELLO includes kernel name list
- B) HELLO just capabilities (memory, channels), CONFIG requests specific kernel
- C) Separate DISCOVER frame

**Decision**: **A) HELLO includes kernel list**
- Adapter advertises what it can run
- Harness validates kernel availability before sending CONFIG
- Cleaner error handling (know immediately if kernel unavailable)

**Status**: ‚úÖ Decided

---

### Q4: Graceful shutdown
**Question**: How does harness signal "done, clean up"?

**Options**:
- A) Just close transport (adapter detects EOF)
- B) Add SHUTDOWN frame
- C) Timeout-based (no activity = assume done)

**Decision**: **A) Close transport for Phase 1**
- Simplest approach
- Adapter exits on EOF/ECONNRESET
- Add explicit SHUTDOWN in Phase 2 if needed

**Status**: ‚úÖ Decided

---

### Q5: Error recovery strategy
**Question**: When adapter returns ERROR frame, should harness retry or abort?

**Options**:
- A) Abort immediately (fail-fast)
- B) Retry N times
- C) User-configurable

**Decision**: **A) Fail-fast for Phase 1**
- ERROR frame = telemetry record with error flag
- Abort current kernel run
- Continue with next kernel (if multi-plugin run)
- Add retry logic in Phase 2 if needed

**Status**: ‚úÖ Decided

---

## Change Log

### 2025-12-29 - Phase 1 Complete (Merged to Main)
**Shipped**: PR #39 merged to main branch

**Implementation Summary**:
- All 8 implementation steps complete
- All 12 gating criteria passing
- All 6 kernels validated through adapter
- 8 critical bugs identified and fixed during code review
- +14,305 ‚àí249 lines across 65 files

**Critical Bugs Fixed**:
1. **Memory leak** (21949d9): calibration_state cleanup in adapter error paths
2. **Timestamp corruption** (51e1aba): u32 ‚Üí u64 serialization for device timing fields
3. **Documentation overflow** (9b6284f): plugin_name buffer size [32] ‚Üí [64]
4. **Protocol validation** (46d34b2): adapter_abi_version and ack_type checks
5. **Error semantics** (46d34b2): Distinct CORTEX_ECHUNK_SESSION_MISMATCH error code
6. **Teardown hang** (46d34b2): Timeout-based escalation (EOF ‚Üí SIGTERM ‚Üí SIGKILL)
7. **tlast_tx accuracy** (46d34b2): Measured tx_time_ns, documented limitation
8. **snprintf validation** (46d34b2): Return value checked, truncation detected

**Key Achievements**:
- Universal adapter model: ALL kernel execution through adapters
- Device-side timing: Isolates kernel timing (1-6¬µs) from IPC overhead (~885¬µs)
- Protocol robustness: Fragmentation, timeout, CRC, chunking all tested
- Memory safety: AddressSanitizer clean, no memory leaks
- Process lifecycle: Proper fork/exec/waitpid, no zombies
- Cross-platform foundation: Ready for Phase 2 (TCP/Jetson) and Phase 3 (UART/STM32)

**Deliverables**:
- SDK: Transport layer, protocol layer, wire format, endian helpers
- Adapters: x86@loopback reference implementation
- Harness: device_comm layer, scheduler integration
- Tests: 6 protocol tests, 2 adapter tests, all passing
- Documentation: Wire spec, implementation guide, API reference, adapter catalog

**Phase 1 ‚Üí Phase 2 Unblocked**: All gating criteria passed, ready to begin TCP transport

---

### 2025-12-28 - Plan Finalized
**Fixed critical design issues**:
- Frame size bug: WINDOW must use chunking (40KB > 17KB max frame)
- Header alignment: Changed to 16-byte aligned with version/flags
- CRC definition: Precisely defined as CRC over first 12 header bytes + payload
- Missing sequences: Added sequence numbers to WINDOW_CHUNK and RESULT
- No timeouts: Added timeout_ms parameter to all recv operations
- Handshake direction: Reversed to adapter-advertises-first pattern
- UART throughput: Changed Phase 2 to TCP for Jetson (UART only for STM32)

**Key architectural decisions**:
- Always-through-adapter execution model
- Chunked WINDOW frames for large data
- Timeout-based error detection
- Sequence-based ordering validation

### 2025-12-28 - Final Corrections Applied (Pre-Implementation)
**Added critical missing pieces**:
- **Session/boot IDs**: Added `adapter_boot_id` to HELLO, `session_id` to CONFIG and RESULT
  - Detects adapter restarts without guessing
  - Prevents RESULT from old session being accepted
- **Endianness specification**: Defined little-endian for all integers/floats
  - Added conversion helpers (cortex_read_u32_le, cortex_write_f32_le, etc.)
  - Added ARM/STM32 warning about never casting packed structs directly
- **WINDOW_CHUNK improvements**: Added `flags` field
  - CORTEX_CHUNK_FLAG_LAST marks final chunk (tin timestamp set after this)
  - Enables future reordering/retry without protocol rewrite
- **Calibration state validation**: Added explicit validation constant
  - CORTEX_MAX_CALIBRATION_STATE = MAX_FRAME - sizeof(config)
  - Documented requirement to ERROR if state too large (not truncate)
- **Implementation order guide**: Added 8-step sequence (Day 0 ‚Üí Phase 1 complete)
  - Prevents churn and rework
  - Each step builds on previous with clear rationale

**Readiness**: All critical design issues fixed. Phase 1 ready to start.

---

## How to Use This Document

### Before Starting Work
1. Review current phase's component checklist
2. Verify no blockers
3. Understand gating criteria (what "done" means)

### During Implementation
1. Check off completed components as you finish them
2. Add notes in "Implementation Notes" sections
3. Update risk log if new risks discovered
4. Add to change log for significant decisions

### Before Advancing Phases
1. **All gating criteria must pass** (no exceptions)
2. Run `make clean && make all && make tests`
3. Verify telemetry output is sane
4. Update status markers
5. Document any workarounds or deviations

### When Blocked
1. Document blocker in relevant "Notes" section
2. Update risk log if applicable
3. Decide: fix blocker, or defer to later phase?
4. Don't advance phase until blocker resolved

### Update Frequency
**Daily** during active development (minimum)

---

## Status Legend

- ‚¨ú Not Started / Incomplete
- üü° In Progress (actively working on it)
- ‚úÖ Complete (gating criteria passed)
- ‚ùå Blocked / Failed (cannot proceed)
- üîÑ Under Review (awaiting validation)

---

**END OF DOCUMENT**
