const e=JSON.parse('{"key":"v-5b1cb111","path":"/tools/ieda-platform/iEDA-design-doc.html","title":"iEDA设计说明","lang":"zh-CN","frontmatter":{"title":"iEDA设计说明","order":4},"headers":[{"level":2,"title":"1. 简介","slug":"_1-简介","link":"#_1-简介","children":[{"level":3,"title":"1.1 芯片设计基础","slug":"_1-1-芯片设计基础","link":"#_1-1-芯片设计基础","children":[]},{"level":3,"title":"1.2 设计需求和目标","slug":"_1-2-设计需求和目标","link":"#_1-2-设计需求和目标","children":[]}]}],"git":{"createdTime":1703230350000,"updatedTime":1719138368000,"contributors":[{"name":"Xingquan-Li","email":"fzugmail.com","commits":1},{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1},{"name":"myyerrol","email":"myyerrol@126.com","commits":1}]},"readingTime":{"minutes":5.98,"words":1794},"filePathRelative":"tools/ieda-platform/iEDA-design-doc.md","localizedDate":"2023年12月22日","excerpt":"<h2> 1. 简介</h2>\\n<p>对于现代超大规模数字集成电路（VLSI）设计，电子设计自动化（EDA）是至关重要的工具。“后面继续补充”</p>\\n<h3> 1.1 芯片设计基础</h3>\\n<h4> 1.1.1 芯片设计层次</h4>\\n<p>芯片设计从层次化上，总体上可以分为以下几个层次：</p>\\n<ul>\\n<li>\\n<p>系统级：芯片系统架构的设计，具备独立完整功能的IP模块</p>\\n<div class=\\"language-text line-numbers-mode\\" data-ext=\\"text\\"><pre class=\\"language-text\\"><code>Port* compute_optimal_route_for_packet (Packet_t *packet, Channel_t *channel){\\n    static Queue_t *packet_queue; packet_queue = add_packet(packet_queue, packet); ......\\n}\\n</code></pre><div class=\\"line-numbers\\" aria-hidden=\\"true\\"><div class=\\"line-number\\"></div><div class=\\"line-number\\"></div><div class=\\"line-number\\"></div></div></div></li>\\n<li>\\n<p>寄存器级：借助寄存器将功能实现出来，形成RTL代码</p>\\n<img src=\\"https://images.gitee.com/uploads/images/2022/0525/180936_4c445e28_8273072.png\\" alt=\\"6\\" style=\\"zoom:25%;\\">\\n</li>\\n<li>\\n<p>门级：经过综合工具，将RTL代码转化为电路，再将电路映射为由GTech或者标准单元库形成的门级网表；</p>\\n<img src=\\"https://images.gitee.com/uploads/images/2022/0525/180919_5542498c_8273072.png\\" alt=\\"6\\" style=\\"zoom:25%;\\">\\n</li>\\n<li>\\n<p>晶体管级：标准单元库中的每个单元均已提前设计好，其中关键组建是晶体管，也是最原子的级别；</p>\\n<img src=\\"https://images.gitee.com/uploads/images/2022/0525/181001_adc00885_8273072.png\\" alt=\\"6\\" style=\\"zoom:25%;\\">\\n</li>\\n<li>\\n<p>版图级：门级网表经过物理化之后，会形成一个版图GDS，属于芯片制造的图纸；</p>\\n<img src=\\"https://images.gitee.com/uploads/images/2022/0525/181304_6fe49636_8273072.png\\" alt=\\"6\\" style=\\"zoom:25%;\\">\\n</li>\\n<li>\\n<p>掩膜级：芯片生产厂商会根据版图分层设计掩膜，用于指导光刻机进行曝光，先进工艺甚至需要多次曝光；</p>\\n<img src=\\"https://images.gitee.com/uploads/images/2022/0525/181100_d80871ac_8273072.png\\" alt=\\"6\\" style=\\"zoom:25%;\\">\\n</li>\\n</ul>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
