==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.1
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock with a period of 6.66667ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file 'test_1080p.bmp' ... 
@I [HLS-10] Importing test bench file 'opencv_top.cpp' ... 
@I [HLS-10] Importing test bench file 'test.cpp' ... 
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] hls_video_io.h:138: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::CvtColor_opr<hls::kernel_RGB2GRAY, 16, 16, 1080, 1920>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-5.1' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1' (top.cpp:52) in function 'Sobel' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1' (top.cpp:54) in function 'Sobel' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::CvtColor_opr<hls::kernel_RGB2GRAY, 16, 16, 1080, 1920>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::CvtColor_opr<hls::kernel_RGB2GRAY, 16, 16, 1080, 1920>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'channelloop' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.2' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.3' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.4' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.5' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.6' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.7' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8.1' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'channelloop' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.1.1' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.2' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.3' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.4' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.5' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.6' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.7' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-501] Unrolling loop 'Loop-5.1.1.8.1' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>' completely.
@I [XFORM-102] Partitioning array 's.val.assign.1' automatically.
@I [XFORM-102] Partitioning array 's.val.assign' automatically.
@I [XFORM-102] Partitioning array '_par.val.V.assign' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.2' automatically.
@I [XFORM-102] Partitioning array 's.val.assign' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Automatically partitioning streamed array 'img_3.data_stream.V' (top.cpp:80) .
@I [XFORM-102] Automatically partitioning streamed array 'img_0.data_stream.V' (top.cpp:77) .
@I [XFORM-102] Automatically partitioning streamed array 'img_1.data_stream.V' (top.cpp:78) .
@I [XFORM-102] Automatically partitioning streamed array 'img_2.data_stream.V' (top.cpp:79) .
@I [XFORM-101] Partitioning array 'kernel.val' (top.cpp:50) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'pix.val' (top.cpp:81) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_3.data_stream.V' (top.cpp:80) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_0.data_stream.V' (top.cpp:77) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_1.data_stream.V' (top.cpp:78) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_2.data_stream.V' (top.cpp:79) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.0' (top.cpp:50) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.1' (top.cpp:50) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'kernel.val.2' (top.cpp:50) in dimension 1 completely.
@I [XFORM-712] Applying dataflow to function 'image_processor' (top.cpp:65), detected/extracted 9 process function(s): 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::AXIvideo2Mat<32, 1080, 1920, 16>', 'hls::CvtColor<0, 16, 16, 1080, 1920>', 'Sobel', 'hls::Erode<16, 16, 1080, 1920>' and 'hls::Mat2AXIvideo<32, 1080, 1920, 16>'.
@W [XFORM-561] Updating loop lower bound from 0 to 2 for loop 'Loop-3-0' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 5 for loop 'Loop-3' in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 2 for loop 'Loop-3-0' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'.
@W [XFORM-561] Updating loop lower bound from 0 to 5 for loop 'Loop-3' in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 19 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 19 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 5 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 19 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'... converting 2 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 13 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'... converting 2 basic blocks.
@I [XFORM-11] Balancing expressions in function 'hls::filter_opr<hls::filter2d_kernel, 16, 16, int, int, 1080, 1920, 3, 3>'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>'...64 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::filter_opr<hls::erode_kernel, 16, 16, unsigned char, int, 1080, 1920, 3, 3>'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.1'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.2'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.3'...3 expression(s) balanced.
@I [XFORM-603] Evaluating the output(s) of a call to function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>' in function 'hls::Erode<16, 16, 1080, 1920>' and propagating its result(s) since all actual argument(s) to the function are constants.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_2_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_1_val_0' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_1' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_2' in loop (:0).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'k_buf_0_val_0' in loop (:0).
@W [SYN-210] Renamed object name 'init_U0' to 'init_U0'
@W [SYN-210] Renamed object name 'init.1_U0' to 'init_1_U0'
@W [SYN-210] Renamed object name 'init.2_U0' to 'init_2_U0'
@W [SYN-210] Renamed object name 'init.3_U0' to 'init_3_U0'
@W [SYN-210] Renamed object name 'AXIvideo2Mat<32,1080,1920,16>_U0' to 'AXIvideo2Mat_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'CvtColor<0,16,16,1080,1920>_U0' to 'CvtColor_0_16_16_1080_1920_U0'
@W [SYN-210] Renamed object name 'Sobel_U0' to 'Sobel_U0'
@W [SYN-210] Renamed object name 'Erode<16,16,1080,1920>_U0' to 'Erode_16_16_1080_1920_U0'
@W [SYN-210] Renamed object name 'Mat2AXIvideo<32,1080,1920,16>_U0' to 'Mat2AXIvideo_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_rows_V_U0' to 'img_0_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_rows_V_channel_U0' to 'img_0_rows_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_cols_V_U0' to 'img_0_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_cols_V_channel_U0' to 'img_0_cols_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_rows_V_U0' to 'img_1_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_cols_V_U0' to 'img_1_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_rows_V_U0' to 'img_2_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_cols_V_U0' to 'img_2_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_rows_V_U0' to 'img_3_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_cols_V_U0' to 'img_3_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_0_V_U0' to 'img_0_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_1_V_U0' to 'img_0_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_2_V_U0' to 'img_0_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_0_V_U0' to 'img_1_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_1_V_U0' to 'img_1_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_2_V_U0' to 'img_1_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_data_stream_0_V_U0' to 'img_2_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_data_stream_1_V_U0' to 'img_2_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_2_data_stream_2_V_U0' to 'img_2_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_data_stream_0_V_U0' to 'img_3_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_data_stream_1_V_U0' to 'img_3_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_3_data_stream_2_V_U0' to 'img_3_data_stream_2_V'
@I [HLS-111] Elapsed time: 18.49 seconds; current memory usage: 181 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'image_processor' ...
@W [SYN-103] Legalizing function name 'init.1' to 'init_1'.
@W [SYN-103] Legalizing function name 'init.2' to 'init_2'.
@W [SYN-103] Legalizing function name 'init.3' to 'init_3'.
@W [SYN-103] Legalizing function name 'AXIvideo2Mat<32,1080,1920,16>' to 'AXIvideo2Mat_32_1080_1920_16_s'.
@W [SYN-103] Legalizing function name 'CvtColor<0,16,16,1080,1920>' to 'CvtColor_0_16_16_1080_1920_s'.
@W [SYN-103] Legalizing function name 'filter_opr<filter2d_kernel,16,16,int,int,1080,1920,3,3>' to 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s'.
@W [SYN-103] Legalizing function name 'filter_opr<erode_kernel,16,16,unsigned char,int,1080,1920,3,3>' to 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@W [SYN-103] Legalizing function name 'Erode<16,16,1080,1920>' to 'Erode_16_16_1080_1920_s'.
@W [SYN-103] Legalizing function name 'Mat2AXIvideo<32,1080,1920,16>' to 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 182 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 183 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.12 seconds; current memory usage: 183 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 183 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'CvtColor_0_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 184 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'CvtColor_0_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 184 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 4.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.25 seconds; current memory usage: 187 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.53 seconds; current memory usage: 189 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Sobel' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.55 seconds; current memory usage: 189 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Sobel' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 190 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 4.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.07 seconds; current memory usage: 192 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.5 seconds; current memory usage: 195 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.62 seconds; current memory usage: 195 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.15 seconds; current memory usage: 196 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.37 seconds; current memory usage: 197 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 197 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'image_processor' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 197 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'image_processor' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.61 seconds; current memory usage: 198 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init'.
@I [HLS-111] Elapsed time: 0.45 seconds; current memory usage: 199 MB.
@I [WSYSC-301] Generating RTL SystemC for 'init'.
@I [WVHDL-304] Generating RTL VHDL for 'init'.
@I [WVLOG-307] Generating RTL Verilog for 'init'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_1'.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 199 MB.
@I [WSYSC-301] Generating RTL SystemC for 'init_1'.
@I [WVHDL-304] Generating RTL VHDL for 'init_1'.
@I [WVLOG-307] Generating RTL Verilog for 'init_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_2' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_2'.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 199 MB.
@I [WSYSC-301] Generating RTL SystemC for 'init_2'.
@I [WVHDL-304] Generating RTL VHDL for 'init_2'.
@I [WVLOG-307] Generating RTL Verilog for 'init_2'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_3' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_3'.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 199 MB.
@I [WSYSC-301] Generating RTL SystemC for 'init_3'.
@I [WVHDL-304] Generating RTL VHDL for 'init_3'.
@I [WVLOG-307] Generating RTL Verilog for 'init_3'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 200 MB.
@I [WSYSC-301] Generating RTL SystemC for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [WVHDL-304] Generating RTL VHDL for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [WVLOG-307] Generating RTL Verilog for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'CvtColor_0_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: image_processor_mul_8ns_18ns_26_3|image_processor_mul_8ns_18ns_26_3_U21.
@I [RTGEN-100] Module generated: image_processor_mul_8ns_20ns_28_3|image_processor_mul_8ns_20ns_28_3_U22.
@I [RTGEN-100] Module generated: image_processor_mul_8ns_21ns_29_3|image_processor_mul_8ns_21ns_29_3_U23.
@I [RTGEN-100] Finished creating RTL model for 'CvtColor_0_16_16_1080_1920_s'.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 200 MB.
@I [WSYSC-301] Generating RTL SystemC for 'CvtColor_0_16_16_1080_1920_s'.
@I [WVHDL-304] Generating RTL VHDL for 'CvtColor_0_16_16_1080_1920_s'.
@I [WVLOG-307] Generating RTL Verilog for 'CvtColor_0_16_16_1080_1920_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s'.
@I [HLS-111] Elapsed time: 0.33 seconds; current memory usage: 203 MB.
@I [WSYSC-301] Generating RTL SystemC for 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s'.
@I [WVHDL-304] Generating RTL VHDL for 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s'.
@I [WVLOG-307] Generating RTL Verilog for 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Sobel' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Sobel'.
@I [HLS-111] Elapsed time: 0.87 seconds; current memory usage: 204 MB.
@I [WSYSC-301] Generating RTL SystemC for 'Sobel'.
@I [WVHDL-304] Generating RTL VHDL for 'Sobel'.
@I [WVLOG-307] Generating RTL Verilog for 'Sobel'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [HLS-111] Elapsed time: 0.4 seconds; current memory usage: 207 MB.
@I [WSYSC-301] Generating RTL SystemC for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [WVHDL-304] Generating RTL VHDL for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [WVLOG-307] Generating RTL Verilog for 'filter_opr_erode_kernel_16_16_unsigned_char_int_1080_1920_3_3_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Erode_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Erode_16_16_1080_1920_s'.
@I [HLS-111] Elapsed time: 0.94 seconds; current memory usage: 209 MB.
@I [WSYSC-301] Generating RTL SystemC for 'Erode_16_16_1080_1920_s'.
@I [WVHDL-304] Generating RTL VHDL for 'Erode_16_16_1080_1920_s'.
@I [WVLOG-307] Generating RTL Verilog for 'Erode_16_16_1080_1920_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.42 seconds; current memory usage: 210 MB.
@I [WSYSC-301] Generating RTL SystemC for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [WVHDL-304] Generating RTL VHDL for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [WVLOG-307] Generating RTL Verilog for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'image_processor' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'image_processor/input_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/input_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/input_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/input_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/input_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/input_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/input_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/output_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/output_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/output_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/output_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/output_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/output_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/output_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/rows' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'image_processor/cols' to 'ap_stable'.
@I [RTGEN-100] Finished creating RTL model for 'image_processor'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 212 MB.
@I [WSYSC-301] Generating RTL SystemC for 'image_processor'.
@I [WVHDL-304] Generating RTL VHDL for 'image_processor'.
@I [WVLOG-307] Generating RTL Verilog for 'image_processor'.
@I [HLS-10] Finished generating all RTL models.
@I [IMPL-282] Generating Xilinx core: 'image_processor_mul_8ns_18ns_26_3_MulnS_0'
@I [IMPL-282] Generating Xilinx core: 'image_processor_mul_8ns_20ns_28_3_MulnS_1'
@I [IMPL-282] Generating Xilinx core: 'image_processor_mul_8ns_21ns_29_3_MulnS_2'
@I [IMPL-278] Implementing memory 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_0_ram' as block RAMs.
@I [IMPL-278] Implementing memory 'filter_opr_filter2d_kernel_16_16_int_int_1080_1920_3_3_s_k_buf_0_val_1_ram' as block RAMs.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_0_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_0_rows_V_channel' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_0_cols_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_0_cols_V_channel' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_1_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_1_cols_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_2_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_2_cols_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_3_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_image_processor_img_3_cols_V' as shiftReg.
@I [HLS-112] Total elapsed time: 154.393 seconds; peak memory usage: 212 MB.
