Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,32
design__inferred_latch__count,0
design__instance__count,3503
design__instance__area,29381.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,25
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0010585631243884563
power__switching__total,0.0003472740645520389
power__leakage__total,3.511983237558525E-8
power__total,0.001405872404575348
clock__skew__worst_hold__corner:nom_tt_025C_1v80,4.923343649896045
clock__skew__worst_setup__corner:nom_tt_025C_1v80,5.423343705407197
timing__hold__ws__corner:nom_tt_025C_1v80,0.3043179128161818
timing__setup__ws__corner:nom_tt_025C_1v80,17.283440945403783
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.304318
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,20.196724
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,174
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,25
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,5.143225102498568
clock__skew__worst_setup__corner:nom_ss_100C_1v60,5.643225158009721
timing__hold__ws__corner:nom_ss_100C_1v60,0.875680219788638
timing__setup__ws__corner:nom_ss_100C_1v60,15.144099736222104
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.875680
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,15.629188
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,25
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,4.8526437575099655
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,5.352643813021118
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10109680045927708
timing__setup__ws__corner:nom_ff_n40C_1v95,18.11698398136868
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.101097
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,21.925531
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,261
design__max_fanout_violation__count,25
design__max_cap_violation__count,0
clock__skew__worst_hold,5.153362327178516
clock__skew__worst_setup,5.350832373082908
timing__hold__ws,0.10081813447221495
timing__setup__ws,15.038040571769315
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.100818
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.527785
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 236.44 247.16
design__core__bbox,5.52 10.88 230.92 233.92
design__io,8
design__die__area,58438.5
design__core__area,50273.2
design__instance__count__stdcell,3503
design__instance__area__stdcell,29381.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.584445
design__instance__utilization__stdcell,0.584445
design__instance__count__class:inverter,48
design__instance__count__class:sequential_cell,452
design__instance__count__class:multi_input_combinational_cell,1566
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,3028
design__instance__count__class:tap_cell,714
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,6
design__io__hpwl,861822
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,56535.1
design__violations,0
design__instance__count__class:timing_repair_buffer,654
design__instance__count__class:clock_buffer,39
design__instance__count__class:clock_inverter,28
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,361
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,2761
route__net__special,2
route__drc_errors__iter:1,1091
route__wirelength__iter:1,66451
route__drc_errors__iter:2,435
route__wirelength__iter:2,65882
route__drc_errors__iter:3,384
route__wirelength__iter:3,65681
route__drc_errors__iter:4,28
route__wirelength__iter:4,65577
route__drc_errors__iter:5,0
route__wirelength__iter:5,65572
route__drc_errors,0
route__wirelength,65572
route__vias,18799
route__vias__singlecut,18799
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,362.46
timing__unannotated_net__count__corner:nom_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,25
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,4.920336277681885
clock__skew__worst_setup__corner:min_tt_025C_1v80,5.420336333193038
timing__hold__ws__corner:min_tt_025C_1v80,0.30386399811972625
timing__setup__ws__corner:min_tt_025C_1v80,17.345991800558643
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.303864
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,20.250147
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,86
design__max_fanout_violation__count__corner:min_ss_100C_1v60,25
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,5.130369163599028
clock__skew__worst_setup__corner:min_ss_100C_1v60,5.630369219110181
timing__hold__ws__corner:min_ss_100C_1v60,0.8743290783294563
timing__setup__ws__corner:min_ss_100C_1v60,15.250901417854763
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.874329
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,15.722912
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,25
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,4.850832317571756
clock__skew__worst_setup__corner:min_ff_n40C_1v95,5.350832373082908
timing__hold__ws__corner:min_ff_n40C_1v95,0.10081813447221495
timing__setup__ws__corner:min_ff_n40C_1v95,18.159414042034598
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.100818
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,21.960766
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,25
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,4.926678759956341
clock__skew__worst_setup__corner:max_tt_025C_1v80,5.426678815467494
timing__hold__ws__corner:max_tt_025C_1v80,0.30401859668027764
timing__setup__ws__corner:max_tt_025C_1v80,17.222698421562576
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.304019
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,20.139059
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,31
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,261
design__max_fanout_violation__count__corner:max_ss_100C_1v60,25
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,5.153362327178516
clock__skew__worst_setup__corner:max_ss_100C_1v60,5.653362382689669
timing__hold__ws__corner:max_ss_100C_1v60,0.8760549200700462
timing__setup__ws__corner:max_ss_100C_1v60,15.038040571769315
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.876055
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,15.527785
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,31
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,25
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,4.8547518490487445
clock__skew__worst_setup__corner:max_ff_n40C_1v95,5.3547519045598975
timing__hold__ws__corner:max_ff_n40C_1v95,0.1009069523166969
timing__setup__ws__corner:max_ff_n40C_1v95,18.075367492158218
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.100907
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,21.886898
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,31
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000193313
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000267855
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000470512
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000267855
design_powergrid__voltage__worst,0.000267855
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.000267855
design_powergrid__drop__worst__net:VPWR,0.000193313
design_powergrid__voltage__worst__net:VGND,0.000267855
design_powergrid__drop__worst__net:VGND,0.000267855
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000475999999999999982695265965393360829693847335875034332275390625
ir__drop__worst,0.00019300000000000000206605565988837724944460205733776092529296875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
