{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696468389763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696468389774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 04 18:13:09 2023 " "Processing started: Wed Oct 04 18:13:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696468389774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696468389774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696468389774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696468390569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696468390569 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "photoSensor.sv(53) " "Verilog HDL information at photoSensor.sv(53): always construct contains both blocking and non-blocking assignments" {  } { { "photoSensor.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/photoSensor.sv" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696468403466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "photosensor.sv 2 2 " "Found 2 design units, including 2 entities, in source file photosensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 photoSensor " "Found entity 1: photoSensor" {  } { { "photoSensor.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/photoSensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696468403468 ""} { "Info" "ISGN_ENTITY_NAME" "2 PhotoSensor_tb " "Found entity 2: PhotoSensor_tb" {  } { { "photoSensor.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/photoSensor.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696468403468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696468403468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enter_exit_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file enter_exit_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enter_exit_handler " "Found entity 1: enter_exit_handler" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696468403472 ""} { "Info" "ISGN_ENTITY_NAME" "2 enter_exit_handler_tb " "Found entity 2: enter_exit_handler_tb" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696468403472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696468403472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Clk enter_exit_handler.sv(104) " "Verilog HDL Implicit Net warning at enter_exit_handler.sv(104): created implicit net for \"Clk\"" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696468403472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rst enter_exit_handler.sv(104) " "Verilog HDL Implicit Net warning at enter_exit_handler.sv(104): created implicit net for \"Rst\"" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696468403472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Enter enter_exit_handler.sv(104) " "Verilog HDL Implicit Net warning at enter_exit_handler.sv(104): created implicit net for \"Enter\"" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696468403472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Exit enter_exit_handler.sv(104) " "Verilog HDL Implicit Net warning at enter_exit_handler.sv(104): created implicit net for \"Exit\"" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 104 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696468403472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "enter_exit_handler " "Elaborating entity \"enter_exit_handler\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696468403527 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[0\] VCC " "Pin \"HEX\[1\]\[0\]\" is stuck at VCC" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696468404111 "|enter_exit_handler|HEX[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[4\] GND " "Pin \"HEX\[1\]\[4\]\" is stuck at GND" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696468404111 "|enter_exit_handler|HEX[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX\[1\]\[5\] GND " "Pin \"HEX\[1\]\[5\]\" is stuck at GND" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696468404111 "|enter_exit_handler|HEX[1][5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696468404111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696468404194 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AHIMt/Documents/CSE371/lab1/output_files/Lab1.map.smsg " "Generated suppressed messages file C:/Users/AHIMt/Documents/CSE371/lab1/output_files/Lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696468404415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696468404586 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696468404586 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enter " "No output dependent on input pin \"enter\"" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696468404635 "|enter_exit_handler|enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exit " "No output dependent on input pin \"exit\"" {  } { { "enter_exit_handler.sv" "" { Text "C:/Users/AHIMt/Documents/CSE371/lab1/enter_exit_handler.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696468404635 "|enter_exit_handler|exit"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696468404635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696468404636 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696468404636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696468404636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696468404636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696468404673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 04 18:13:24 2023 " "Processing ended: Wed Oct 04 18:13:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696468404673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696468404673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696468404673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696468404673 ""}
