INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sources_1/new/control_address_register_8bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_address_register_8bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Final_Implementation/Final_Implementation.srcs/sim_1/new/control_address_register_8bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity control_address_register_8bit_tb
