{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751069837935 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751069837935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 21:17:17 2025 " "Processing started: Fri Jun 27 21:17:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751069837935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069837935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off communicator -c communicator " "Command: quartus_map --read_settings_files=on --write_settings_files=off communicator -c communicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069837935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751069838021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751069838022 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "rs232.qsys " "Elaborating Platform Designer system entity \"rs232.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069842218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:23 Progress: Loading communicator/rs232.qsys " "2025.06.27.21:17:23 Progress: Loading communicator/rs232.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069843690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:23 Progress: Reading input file " "2025.06.27.21:17:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069843814 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:23 Progress: Adding clk_0 \[clock_source 24.1\] " "2025.06.27.21:17:23 Progress: Adding clk_0 \[clock_source 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069843840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:24 Progress: Parameterizing module clk_0 " "2025.06.27.21:17:24 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:24 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\] " "2025.06.27.21:17:24 Progress: Adding rs232_0 \[altera_up_avalon_rs232 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:24 Progress: Parameterizing module rs232_0 " "2025.06.27.21:17:24 Progress: Parameterizing module rs232_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:24 Progress: Building connections " "2025.06.27.21:17:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:24 Progress: Parameterizing connections " "2025.06.27.21:17:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:24 Progress: Validating " "2025.06.27.21:17:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.06.27.21:17:24 Progress: Done reading input file " "2025.06.27.21:17:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232: Generating \"rs232\" for QUARTUS_SYNTH " "Rs232: Generating \"rs232\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: Starting Generation of RS232 UART " "Rs232_0: Starting Generation of RS232 UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232_0: \"rs232\" instantiated altera_up_avalon_rs232 \"rs232_0\" " "Rs232_0: \"rs232\" instantiated altera_up_avalon_rs232 \"rs232_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"rs232\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"rs232\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rs232: Done \"rs232\" with 3 modules, 9 files " "Rs232: Done \"rs232\" with 3 modules, 9 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069844813 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "rs232.qsys " "Finished elaborating Platform Designer system entity \"rs232.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design.v 1 1 " "Found 1 design units, including 1 entities, in source file design.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_avalon_st_tester " "Found entity 1: uart_avalon_st_tester" {  } { { "design.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/design.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "communicator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file communicator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 communicator " "Found entity 1: communicator" {  } { { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rs232/rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rs232/rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rs232/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rs232/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/rs232/submodules/altera_reset_controller.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rs232/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rs232/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/rs232/submodules/altera_reset_synchronizer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rs232/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rs232/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "db/ip/rs232/submodules/altera_up_rs232_counters.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rs232/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rs232/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "db/ip/rs232/submodules/altera_up_rs232_out_serializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rs232/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rs232/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/rs232/submodules/rs232_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/rs232/submodules/rs232_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232_rs232_0 " "Found entity 1: rs232_rs232_0" {  } { { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "communicator " "Elaborating entity \"communicator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751069845504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:inst " "Elaborating entity \"rs232\" for hierarchy \"rs232:inst\"" {  } { { "communicator.bdf" "inst" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232_rs232_0 rs232:inst\|rs232_rs232_0:rs232_0 " "Elaborating entity \"rs232_rs232_0\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\"" {  } { { "db/ip/rs232/rs232.v" "rs232_0" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845510 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity rs232_rs232_0.v(103) " "Verilog HDL or VHDL warning at rs232_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751069845510 "|communicator|rs232:inst|rs232_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "db/ip/rs232/submodules/rs232_rs232_0.v" "RS232_In_Deserializer" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "db/ip/rs232/submodules/altera_up_rs232_counters.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751069845515 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751069845634 ""}  } { { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751069845634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dqb1 " "Found entity 1: altsyncram_dqb1" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dqb1 rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram " "Elaborating entity \"altsyncram_dqb1\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751069845774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069845774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "db/ip/rs232/submodules/rs232_rs232_0.v" "RS232_Out_Serializer" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller rs232:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"rs232:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/rs232/rs232.v" "rst_controller" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer rs232:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"rs232:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/rs232/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer rs232:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"rs232:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/rs232/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_avalon_st_tester uart_avalon_st_tester:inst1 " "Elaborating entity \"uart_avalon_st_tester\" for hierarchy \"uart_avalon_st_tester:inst1\"" {  } { { "communicator.bdf" "inst1" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 368 312 528 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069845857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 design.v(62) " "Verilog HDL assignment warning at design.v(62): truncated value with size 32 to match size of target (25)" {  } { { "design.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/design.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751069845857 "|communicator|uart_avalon_st_tester:inst1"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\] " "Synthesized away node \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 38 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } } { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } } { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069845898 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\] " "Synthesized away node \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 68 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } } { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } } { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069845898 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\] " "Synthesized away node \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 98 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } } { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } } { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069845898 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\] " "Synthesized away node \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 128 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } } { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } } { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069845898 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\] " "Synthesized away node \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 158 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } } { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } } { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069845898 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\] " "Synthesized away node \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 188 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } } { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } } { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069845898 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\] " "Synthesized away node \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 218 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } } { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } } { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069845898 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\] " "Synthesized away node \"rs232:inst\|rs232_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_dqb1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_dqb1.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/altsyncram_dqb1.tdf" 248 2 0 } } { "db/a_dpfifo_tq31.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/a_dpfifo_tq31.tdf" 46 2 0 } } { "db/scfifo_a341.tdf" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/scfifo_a341.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/24.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "db/ip/rs232/submodules/altera_up_sync_fifo.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_sync_fifo.v" 138 0 0 } } { "db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } } { "db/ip/rs232/submodules/rs232_rs232_0.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/rs232_rs232_0.v" 156 0 0 } } { "db/ip/rs232/rs232.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/rs232.v" 36 0 0 } } { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 320 936 1480 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069845898 "|communicator|rs232:inst|rs232_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751069845898 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751069845898 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/rs232/submodules/altera_reset_synchronizer.v" "" { Text "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/db/ip/rs232/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1751069846110 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1751069846110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rs232_0_from_uart_error GND " "Pin \"rs232_0_from_uart_error\" is stuck at GND" {  } { { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 416 1480 1694 432 "rs232_0_from_uart_error" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751069846141 "|communicator|rs232_0_from_uart_error"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751069846141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751069846176 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751069846337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751069846395 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751069846395 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rs232_0_UART_RXD " "No output dependent on input pin \"rs232_0_UART_RXD\"" {  } { { "communicator.bdf" "" { Schematic "/home/fontana/dev/ufba/lab-1/sudoku/quartus/communicator/communicator.bdf" { { 552 736 936 568 "rs232_0_UART_RXD" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751069846421 "|communicator|rs232_0_UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751069846421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751069846421 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751069846421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751069846421 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1751069846421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751069846421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751069846427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 21:17:26 2025 " "Processing ended: Fri Jun 27 21:17:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751069846427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751069846427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751069846427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751069846427 ""}
