ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/adc.c"
  20              		.section	.text.MX_ADC1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_ADC1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_ADC1_Init:
  28              	.LFB239:
   1:Core/Src/adc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/adc.c **** /**
   3:Core/Src/adc.c ****   ******************************************************************************
   4:Core/Src/adc.c ****   * @file    adc.c
   5:Core/Src/adc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/adc.c ****   *          of the ADC instances.
   7:Core/Src/adc.c ****   ******************************************************************************
   8:Core/Src/adc.c ****   * @attention
   9:Core/Src/adc.c ****   *
  10:Core/Src/adc.c ****   * Copyright (c) 2026 STMicroelectronics.
  11:Core/Src/adc.c ****   * All rights reserved.
  12:Core/Src/adc.c ****   *
  13:Core/Src/adc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/adc.c ****   * in the root directory of this software component.
  15:Core/Src/adc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/adc.c ****   *
  17:Core/Src/adc.c ****   ******************************************************************************
  18:Core/Src/adc.c ****   */
  19:Core/Src/adc.c **** /* USER CODE END Header */
  20:Core/Src/adc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/adc.c **** #include "adc.h"
  22:Core/Src/adc.c **** 
  23:Core/Src/adc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/adc.c **** 
  25:Core/Src/adc.c **** /* USER CODE END 0 */
  26:Core/Src/adc.c **** 
  27:Core/Src/adc.c **** ADC_HandleTypeDef hadc1;
  28:Core/Src/adc.c **** DMA_HandleTypeDef hdma_adc1;
  29:Core/Src/adc.c **** 
  30:Core/Src/adc.c **** /* ADC1 init function */
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 2


  31:Core/Src/adc.c **** void MX_ADC1_Init(void)
  32:Core/Src/adc.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  33:Core/Src/adc.c **** 
  34:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 0 */
  35:Core/Src/adc.c **** 
  36:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 0 */
  37:Core/Src/adc.c **** 
  38:Core/Src/adc.c ****   ADC_ChannelConfTypeDef sConfig = {0};
  40              		.loc 1 38 3 view .LVU1
  41              		.loc 1 38 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0093     		str	r3, [sp]
  44 0008 0193     		str	r3, [sp, #4]
  45 000a 0293     		str	r3, [sp, #8]
  46 000c 0393     		str	r3, [sp, #12]
  39:Core/Src/adc.c **** 
  40:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 1 */
  41:Core/Src/adc.c **** 
  42:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 1 */
  43:Core/Src/adc.c **** 
  44:Core/Src/adc.c ****   /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of con
  45:Core/Src/adc.c ****   */
  46:Core/Src/adc.c ****   hadc1.Instance = ADC1;
  47              		.loc 1 46 3 is_stmt 1 view .LVU3
  48              		.loc 1 46 18 is_stmt 0 view .LVU4
  49 000e 1748     		ldr	r0, .L7
  50 0010 174A     		ldr	r2, .L7+4
  51 0012 0260     		str	r2, [r0]
  47:Core/Src/adc.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
  52              		.loc 1 47 3 is_stmt 1 view .LVU5
  53              		.loc 1 47 29 is_stmt 0 view .LVU6
  54 0014 4360     		str	r3, [r0, #4]
  48:Core/Src/adc.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  55              		.loc 1 48 3 is_stmt 1 view .LVU7
  56              		.loc 1 48 25 is_stmt 0 view .LVU8
  57 0016 8360     		str	r3, [r0, #8]
  49:Core/Src/adc.c ****   hadc1.Init.ScanConvMode = DISABLE;
  58              		.loc 1 49 3 is_stmt 1 view .LVU9
  59              		.loc 1 49 27 is_stmt 0 view .LVU10
  60 0018 0361     		str	r3, [r0, #16]
  50:Core/Src/adc.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
  61              		.loc 1 50 3 is_stmt 1 view .LVU11
  62              		.loc 1 50 33 is_stmt 0 view .LVU12
  63 001a 0122     		movs	r2, #1
  64 001c 0276     		strb	r2, [r0, #24]
  51:Core/Src/adc.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 3


  65              		.loc 1 51 3 is_stmt 1 view .LVU13
  66              		.loc 1 51 36 is_stmt 0 view .LVU14
  67 001e 80F82030 		strb	r3, [r0, #32]
  52:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  68              		.loc 1 52 3 is_stmt 1 view .LVU15
  69              		.loc 1 52 35 is_stmt 0 view .LVU16
  70 0022 C362     		str	r3, [r0, #44]
  53:Core/Src/adc.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  71              		.loc 1 53 3 is_stmt 1 view .LVU17
  72              		.loc 1 53 31 is_stmt 0 view .LVU18
  73 0024 1349     		ldr	r1, .L7+8
  74 0026 8162     		str	r1, [r0, #40]
  54:Core/Src/adc.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  75              		.loc 1 54 3 is_stmt 1 view .LVU19
  76              		.loc 1 54 24 is_stmt 0 view .LVU20
  77 0028 C360     		str	r3, [r0, #12]
  55:Core/Src/adc.c ****   hadc1.Init.NbrOfConversion = 1;
  78              		.loc 1 55 3 is_stmt 1 view .LVU21
  79              		.loc 1 55 30 is_stmt 0 view .LVU22
  80 002a C261     		str	r2, [r0, #28]
  56:Core/Src/adc.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
  81              		.loc 1 56 3 is_stmt 1 view .LVU23
  82              		.loc 1 56 36 is_stmt 0 view .LVU24
  83 002c 80F83020 		strb	r2, [r0, #48]
  57:Core/Src/adc.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
  84              		.loc 1 57 3 is_stmt 1 view .LVU25
  85              		.loc 1 57 27 is_stmt 0 view .LVU26
  86 0030 4261     		str	r2, [r0, #20]
  58:Core/Src/adc.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
  87              		.loc 1 58 3 is_stmt 1 view .LVU27
  88              		.loc 1 58 7 is_stmt 0 view .LVU28
  89 0032 FFF7FEFF 		bl	HAL_ADC_Init
  90              	.LVL0:
  91              		.loc 1 58 6 discriminator 1 view .LVU29
  92 0036 90B9     		cbnz	r0, .L5
  93              	.L2:
  59:Core/Src/adc.c ****   {
  60:Core/Src/adc.c ****     Error_Handler();
  61:Core/Src/adc.c ****   }
  62:Core/Src/adc.c **** 
  63:Core/Src/adc.c ****   /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and it
  64:Core/Src/adc.c ****   */
  65:Core/Src/adc.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
  94              		.loc 1 65 3 is_stmt 1 view .LVU30
  95              		.loc 1 65 19 is_stmt 0 view .LVU31
  96 0038 0F4B     		ldr	r3, .L7+12
  97 003a 0093     		str	r3, [sp]
  66:Core/Src/adc.c ****   sConfig.Rank = 1;
  98              		.loc 1 66 3 is_stmt 1 view .LVU32
  99              		.loc 1 66 16 is_stmt 0 view .LVU33
 100 003c 0123     		movs	r3, #1
 101 003e 0193     		str	r3, [sp, #4]
  67:Core/Src/adc.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 102              		.loc 1 67 3 is_stmt 1 view .LVU34
 103              		.loc 1 67 24 is_stmt 0 view .LVU35
 104 0040 0723     		movs	r3, #7
 105 0042 0293     		str	r3, [sp, #8]
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 4


  68:Core/Src/adc.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 106              		.loc 1 68 3 is_stmt 1 view .LVU36
 107              		.loc 1 68 7 is_stmt 0 view .LVU37
 108 0044 6946     		mov	r1, sp
 109 0046 0948     		ldr	r0, .L7
 110 0048 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 111              	.LVL1:
 112              		.loc 1 68 6 discriminator 1 view .LVU38
 113 004c 50B9     		cbnz	r0, .L6
 114              	.L3:
  69:Core/Src/adc.c ****   {
  70:Core/Src/adc.c ****     Error_Handler();
  71:Core/Src/adc.c ****   }
  72:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_Init 2 */
  73:Core/Src/adc.c ****   // Enable temperature sensor and Vrefint
  74:Core/Src/adc.c ****   ADC->CCR |= ADC_CCR_TSVREFE;
 115              		.loc 1 74 3 is_stmt 1 view .LVU39
 116              		.loc 1 74 6 is_stmt 0 view .LVU40
 117 004e 0B4A     		ldr	r2, .L7+16
 118 0050 5368     		ldr	r3, [r2, #4]
 119              		.loc 1 74 12 view .LVU41
 120 0052 43F40003 		orr	r3, r3, #8388608
 121 0056 5360     		str	r3, [r2, #4]
  75:Core/Src/adc.c ****   /* USER CODE END ADC1_Init 2 */
  76:Core/Src/adc.c **** 
  77:Core/Src/adc.c **** }
 122              		.loc 1 77 1 view .LVU42
 123 0058 05B0     		add	sp, sp, #20
 124              	.LCFI2:
 125              		.cfi_remember_state
 126              		.cfi_def_cfa_offset 4
 127              		@ sp needed
 128 005a 5DF804FB 		ldr	pc, [sp], #4
 129              	.L5:
 130              	.LCFI3:
 131              		.cfi_restore_state
  60:Core/Src/adc.c ****   }
 132              		.loc 1 60 5 is_stmt 1 view .LVU43
 133 005e FFF7FEFF 		bl	Error_Handler
 134              	.LVL2:
 135 0062 E9E7     		b	.L2
 136              	.L6:
  70:Core/Src/adc.c ****   }
 137              		.loc 1 70 5 view .LVU44
 138 0064 FFF7FEFF 		bl	Error_Handler
 139              	.LVL3:
 140 0068 F1E7     		b	.L3
 141              	.L8:
 142 006a 00BF     		.align	2
 143              	.L7:
 144 006c 00000000 		.word	hadc1
 145 0070 00200140 		.word	1073815552
 146 0074 0100000F 		.word	251658241
 147 0078 12000010 		.word	268435474
 148 007c 00230140 		.word	1073816320
 149              		.cfi_endproc
 150              	.LFE239:
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 5


 152              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 153              		.align	1
 154              		.global	HAL_ADC_MspInit
 155              		.syntax unified
 156              		.thumb
 157              		.thumb_func
 159              	HAL_ADC_MspInit:
 160              	.LVL4:
 161              	.LFB240:
  78:Core/Src/adc.c **** 
  79:Core/Src/adc.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
  80:Core/Src/adc.c **** {
 162              		.loc 1 80 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 8
 165              		@ frame_needed = 0, uses_anonymous_args = 0
  81:Core/Src/adc.c **** 
  82:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 166              		.loc 1 82 3 view .LVU46
 167              		.loc 1 82 15 is_stmt 0 view .LVU47
 168 0000 0268     		ldr	r2, [r0]
 169              		.loc 1 82 5 view .LVU48
 170 0002 1E4B     		ldr	r3, .L18
 171 0004 9A42     		cmp	r2, r3
 172 0006 00D0     		beq	.L16
 173 0008 7047     		bx	lr
 174              	.L16:
  80:Core/Src/adc.c **** 
 175              		.loc 1 80 1 view .LVU49
 176 000a 10B5     		push	{r4, lr}
 177              	.LCFI4:
 178              		.cfi_def_cfa_offset 8
 179              		.cfi_offset 4, -8
 180              		.cfi_offset 14, -4
 181 000c 82B0     		sub	sp, sp, #8
 182              	.LCFI5:
 183              		.cfi_def_cfa_offset 16
 184 000e 0446     		mov	r4, r0
  83:Core/Src/adc.c ****   {
  84:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  85:Core/Src/adc.c **** 
  86:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 0 */
  87:Core/Src/adc.c ****     /* ADC1 clock enable */
  88:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 185              		.loc 1 88 5 is_stmt 1 view .LVU50
 186              	.LBB2:
 187              		.loc 1 88 5 view .LVU51
 188 0010 0023     		movs	r3, #0
 189 0012 0193     		str	r3, [sp, #4]
 190              		.loc 1 88 5 view .LVU52
 191 0014 1A4A     		ldr	r2, .L18+4
 192 0016 516C     		ldr	r1, [r2, #68]
 193 0018 41F48071 		orr	r1, r1, #256
 194 001c 5164     		str	r1, [r2, #68]
 195              		.loc 1 88 5 view .LVU53
 196 001e 526C     		ldr	r2, [r2, #68]
 197 0020 02F48072 		and	r2, r2, #256
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 6


 198 0024 0192     		str	r2, [sp, #4]
 199              		.loc 1 88 5 view .LVU54
 200 0026 019A     		ldr	r2, [sp, #4]
 201              	.LBE2:
 202              		.loc 1 88 5 view .LVU55
  89:Core/Src/adc.c **** 
  90:Core/Src/adc.c ****     /* ADC1 DMA Init */
  91:Core/Src/adc.c ****     /* ADC1 Init */
  92:Core/Src/adc.c ****     hdma_adc1.Instance = DMA2_Stream0;
 203              		.loc 1 92 5 view .LVU56
 204              		.loc 1 92 24 is_stmt 0 view .LVU57
 205 0028 1648     		ldr	r0, .L18+8
 206              	.LVL5:
 207              		.loc 1 92 24 view .LVU58
 208 002a 174A     		ldr	r2, .L18+12
 209 002c 0260     		str	r2, [r0]
  93:Core/Src/adc.c ****     hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 210              		.loc 1 93 5 is_stmt 1 view .LVU59
 211              		.loc 1 93 28 is_stmt 0 view .LVU60
 212 002e 4360     		str	r3, [r0, #4]
  94:Core/Src/adc.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 213              		.loc 1 94 5 is_stmt 1 view .LVU61
 214              		.loc 1 94 30 is_stmt 0 view .LVU62
 215 0030 8360     		str	r3, [r0, #8]
  95:Core/Src/adc.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 216              		.loc 1 95 5 is_stmt 1 view .LVU63
 217              		.loc 1 95 30 is_stmt 0 view .LVU64
 218 0032 C360     		str	r3, [r0, #12]
  96:Core/Src/adc.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 219              		.loc 1 96 5 is_stmt 1 view .LVU65
 220              		.loc 1 96 27 is_stmt 0 view .LVU66
 221 0034 4FF48062 		mov	r2, #1024
 222 0038 0261     		str	r2, [r0, #16]
  97:Core/Src/adc.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 223              		.loc 1 97 5 is_stmt 1 view .LVU67
 224              		.loc 1 97 40 is_stmt 0 view .LVU68
 225 003a 4FF40062 		mov	r2, #2048
 226 003e 4261     		str	r2, [r0, #20]
  98:Core/Src/adc.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 227              		.loc 1 98 5 is_stmt 1 view .LVU69
 228              		.loc 1 98 37 is_stmt 0 view .LVU70
 229 0040 4FF40052 		mov	r2, #8192
 230 0044 8261     		str	r2, [r0, #24]
  99:Core/Src/adc.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 231              		.loc 1 99 5 is_stmt 1 view .LVU71
 232              		.loc 1 99 25 is_stmt 0 view .LVU72
 233 0046 4FF48072 		mov	r2, #256
 234 004a C261     		str	r2, [r0, #28]
 100:Core/Src/adc.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 235              		.loc 1 100 5 is_stmt 1 view .LVU73
 236              		.loc 1 100 29 is_stmt 0 view .LVU74
 237 004c 4FF40032 		mov	r2, #131072
 238 0050 0262     		str	r2, [r0, #32]
 101:Core/Src/adc.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 239              		.loc 1 101 5 is_stmt 1 view .LVU75
 240              		.loc 1 101 29 is_stmt 0 view .LVU76
 241 0052 4362     		str	r3, [r0, #36]
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 7


 102:Core/Src/adc.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 242              		.loc 1 102 5 is_stmt 1 view .LVU77
 243              		.loc 1 102 9 is_stmt 0 view .LVU78
 244 0054 FFF7FEFF 		bl	HAL_DMA_Init
 245              	.LVL6:
 246              		.loc 1 102 8 discriminator 1 view .LVU79
 247 0058 60B9     		cbnz	r0, .L17
 248              	.L11:
 103:Core/Src/adc.c ****     {
 104:Core/Src/adc.c ****       Error_Handler();
 105:Core/Src/adc.c ****     }
 106:Core/Src/adc.c **** 
 107:Core/Src/adc.c ****     __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 249              		.loc 1 107 5 is_stmt 1 view .LVU80
 250              		.loc 1 107 5 view .LVU81
 251 005a 0A4B     		ldr	r3, .L18+8
 252 005c A363     		str	r3, [r4, #56]
 253              		.loc 1 107 5 view .LVU82
 254 005e 9C63     		str	r4, [r3, #56]
 255              		.loc 1 107 5 view .LVU83
 108:Core/Src/adc.c **** 
 109:Core/Src/adc.c ****     /* ADC1 interrupt Init */
 110:Core/Src/adc.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 256              		.loc 1 110 5 view .LVU84
 257 0060 0022     		movs	r2, #0
 258 0062 0521     		movs	r1, #5
 259 0064 1220     		movs	r0, #18
 260 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 261              	.LVL7:
 111:Core/Src/adc.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 262              		.loc 1 111 5 view .LVU85
 263 006a 1220     		movs	r0, #18
 264 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 265              	.LVL8:
 112:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 113:Core/Src/adc.c **** 
 114:Core/Src/adc.c ****   /* USER CODE END ADC1_MspInit 1 */
 115:Core/Src/adc.c ****   }
 116:Core/Src/adc.c **** }
 266              		.loc 1 116 1 is_stmt 0 view .LVU86
 267 0070 02B0     		add	sp, sp, #8
 268              	.LCFI6:
 269              		.cfi_remember_state
 270              		.cfi_def_cfa_offset 8
 271              		@ sp needed
 272 0072 10BD     		pop	{r4, pc}
 273              	.LVL9:
 274              	.L17:
 275              	.LCFI7:
 276              		.cfi_restore_state
 104:Core/Src/adc.c ****     }
 277              		.loc 1 104 7 is_stmt 1 view .LVU87
 278 0074 FFF7FEFF 		bl	Error_Handler
 279              	.LVL10:
 280 0078 EFE7     		b	.L11
 281              	.L19:
 282 007a 00BF     		.align	2
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 8


 283              	.L18:
 284 007c 00200140 		.word	1073815552
 285 0080 00380240 		.word	1073887232
 286 0084 00000000 		.word	hdma_adc1
 287 0088 10640240 		.word	1073898512
 288              		.cfi_endproc
 289              	.LFE240:
 291              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_ADC_MspDeInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	HAL_ADC_MspDeInit:
 299              	.LVL11:
 300              	.LFB241:
 117:Core/Src/adc.c **** 
 118:Core/Src/adc.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
 119:Core/Src/adc.c **** {
 301              		.loc 1 119 1 view -0
 302              		.cfi_startproc
 303              		@ args = 0, pretend = 0, frame = 0
 304              		@ frame_needed = 0, uses_anonymous_args = 0
 305              		.loc 1 119 1 is_stmt 0 view .LVU89
 306 0000 08B5     		push	{r3, lr}
 307              	.LCFI8:
 308              		.cfi_def_cfa_offset 8
 309              		.cfi_offset 3, -8
 310              		.cfi_offset 14, -4
 120:Core/Src/adc.c **** 
 121:Core/Src/adc.c ****   if(adcHandle->Instance==ADC1)
 311              		.loc 1 121 3 is_stmt 1 view .LVU90
 312              		.loc 1 121 15 is_stmt 0 view .LVU91
 313 0002 0268     		ldr	r2, [r0]
 314              		.loc 1 121 5 view .LVU92
 315 0004 074B     		ldr	r3, .L24
 316 0006 9A42     		cmp	r2, r3
 317 0008 00D0     		beq	.L23
 318              	.LVL12:
 319              	.L20:
 122:Core/Src/adc.c ****   {
 123:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 124:Core/Src/adc.c **** 
 125:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 126:Core/Src/adc.c ****     /* Peripheral clock disable */
 127:Core/Src/adc.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 128:Core/Src/adc.c **** 
 129:Core/Src/adc.c ****     /* ADC1 DMA DeInit */
 130:Core/Src/adc.c ****     HAL_DMA_DeInit(adcHandle->DMA_Handle);
 131:Core/Src/adc.c **** 
 132:Core/Src/adc.c ****     /* ADC1 interrupt Deinit */
 133:Core/Src/adc.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 134:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 135:Core/Src/adc.c **** 
 136:Core/Src/adc.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 137:Core/Src/adc.c ****   }
 138:Core/Src/adc.c **** }
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 9


 320              		.loc 1 138 1 view .LVU93
 321 000a 08BD     		pop	{r3, pc}
 322              	.LVL13:
 323              	.L23:
 127:Core/Src/adc.c **** 
 324              		.loc 1 127 5 is_stmt 1 view .LVU94
 325 000c 064A     		ldr	r2, .L24+4
 326 000e 536C     		ldr	r3, [r2, #68]
 327 0010 23F48073 		bic	r3, r3, #256
 328 0014 5364     		str	r3, [r2, #68]
 130:Core/Src/adc.c **** 
 329              		.loc 1 130 5 view .LVU95
 330 0016 806B     		ldr	r0, [r0, #56]
 331              	.LVL14:
 130:Core/Src/adc.c **** 
 332              		.loc 1 130 5 is_stmt 0 view .LVU96
 333 0018 FFF7FEFF 		bl	HAL_DMA_DeInit
 334              	.LVL15:
 133:Core/Src/adc.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 335              		.loc 1 133 5 is_stmt 1 view .LVU97
 336 001c 1220     		movs	r0, #18
 337 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 338              	.LVL16:
 339              		.loc 1 138 1 is_stmt 0 view .LVU98
 340 0022 F2E7     		b	.L20
 341              	.L25:
 342              		.align	2
 343              	.L24:
 344 0024 00200140 		.word	1073815552
 345 0028 00380240 		.word	1073887232
 346              		.cfi_endproc
 347              	.LFE241:
 349              		.global	hdma_adc1
 350              		.section	.bss.hdma_adc1,"aw",%nobits
 351              		.align	2
 354              	hdma_adc1:
 355 0000 00000000 		.space	96
 355      00000000 
 355      00000000 
 355      00000000 
 355      00000000 
 356              		.global	hadc1
 357              		.section	.bss.hadc1,"aw",%nobits
 358              		.align	2
 361              	hadc1:
 362 0000 00000000 		.space	72
 362      00000000 
 362      00000000 
 362      00000000 
 362      00000000 
 363              		.text
 364              	.Letext0:
 365              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 366              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 367              		.file 4 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 368              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 369              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 10


 370              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 371              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 372              		.file 9 "Core/Inc/adc.h"
 373              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 374              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 adc.c
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:21     .text.MX_ADC1_Init:00000000 $t
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:27     .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:144    .text.MX_ADC1_Init:0000006c $d
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:361    .bss.hadc1:00000000 hadc1
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:153    .text.HAL_ADC_MspInit:00000000 $t
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:159    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:284    .text.HAL_ADC_MspInit:0000007c $d
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:354    .bss.hdma_adc1:00000000 hdma_adc1
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:292    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:298    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:344    .text.HAL_ADC_MspDeInit:00000024 $d
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:351    .bss.hdma_adc1:00000000 $d
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//ccwBJ4Tz.s:358    .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Init
HAL_ADC_ConfigChannel
Error_Handler
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
