0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/RAM_TRY/RAM_TRY.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/RAM_TRY/RAM_TRY.srcs/sim_1/new/tb_ram.v,1667985302,verilog,,,,tb_ram,,,,,,,,
D:/HDL_PRAC/RAM_TRY/RAM_TRY.srcs/sources_1/new/RAM_T1.v,1667886898,verilog,,D:/HDL_PRAC/RAM_TRY/RAM_TRY.srcs/sim_1/new/tb_ram.v,,RAM_T1,,,,,,,,
