0.7
2020.2
May 22 2024
19:03:11
C:/Users/User/Desktop/HWLAB_final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1732979225,verilog,,,,glbl,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sim_1/new/rx_simu.v,1733065169,verilog,,,,tb_uart_rx,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sim_1/new/simus.v,1732985773,verilog,,,,tb_uart_system,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sim_1/new/txsimu.v,1733053492,verilog,,,,tb_uart_tx,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sim_1/new/uart_rx_tb.v,1732979225,verilog,,,,uart_rx_tb,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/clk_divider.v,1732979225,verilog,,C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/uart_rx.v,,clk_divider,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/divClock.v,1732979225,verilog,,C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/single_pulse.v,,divClock,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/rx_test.v,1733056910,verilog,,C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sim_1/new/rx_simu.v,,uart_rx2,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/single_pulse.v,1732979225,verilog,,C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/uart_rx.v,,single_pulse,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/uart_rx.v,1733065382,verilog,,C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sim_1/new/rx_simu.v,,uart_rx,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/uart_system.v,1732987174,verilog,,C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/uart_tx.v,,uart_system,,,,,,,,
C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sources_1/new/uart_tx.v,1733043813,verilog,,C:/Users/User/Desktop/HWLAB_final_project/final_project.srcs/sim_1/new/txsimu.v,,uart_tx,,,,,,,,
