# RV32I RISC-V Processor on FPGA

This project presents the design and implementation of a **32-bit RISC-V (RV32I) processor** described in **VHDL** and deployed on an **FPGA (Digilent Arty A7 â€“ Artix-7)**.

The processor follows a **single-cycle architecture** and supports memory-mapped peripherals accessed through MMIO.

---

## ğŸ§  Processor Architecture

The processor includes:
- Program Counter (PC)
- Instruction Memory
- Register File (32 registers Ã— 32 bits)
- Arithmetic Logic Unit (ALU)
- Control Unit
- Data Memory
- Memory-Mapped I/O (MMIO)

Supported ISA:
- **RISC-V RV32I (base integer instruction set)**

---

## ğŸ§© Memory Organization

| Component | Type | Size |
|---------|------|------|
| Instruction Memory | BRAM | 1024 Ã— 32-bit words |
| Data Memory | BRAM | 1024 Ã— 32-bit words |
| Register File | Flip-flops | 32 registers Ã— 32 bits |

Instruction memory is programmed through a **UART bootloader**.

---

## ğŸ”Œ Peripherals (MMIO)

The processor interacts with peripherals using Memory-Mapped I/O:
- GPIO (LEDs, inputs)
- UART (TX)
- Timer

Each peripheral is mapped to a dedicated address range.

---

## ğŸ’» Software Toolchain

The software is compiled using:
- **riscv64-unknown-elf-gcc**

Software components include:
- Startup assembly (`start.s`)
- Linker script (`linker.ld`)
- C programs (GPIO, UART, timer tests)
- Python script to send binaries via UART

---

## ğŸ§ª Validation

The design was validated through:
- Simulation using **Vivado / XSim**
- Synthesis and implementation on FPGA
- Real hardware tests (LED blinking, UART output)

---

## ğŸ“ Project Structure
project/
â”œâ”€â”€ hw/        # VHDL source files (processor + peripherals)
â””â”€â”€ sw/        # Software (C, ASM, Makefile, linker)

---

## ğŸ›  Technologies

- VHDL
- RISC-V
- FPGA (Xilinx Artix-7)
- Vivado
- UART
- MMIO
- Embedded Systems

---

## ğŸ“œ License

This project is released under the **MIT License**.



\## Author

Halilou Ilboudo

