/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [29:0] _02_;
  wire [25:0] _03_;
  reg [10:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = ~celloutsig_0_24z[0];
  assign celloutsig_0_12z = celloutsig_0_2z | _00_;
  assign celloutsig_0_4z = in_data[84] ^ celloutsig_0_0z;
  assign celloutsig_1_12z = celloutsig_1_0z[6] ^ celloutsig_1_5z;
  assign celloutsig_0_18z = ~(celloutsig_0_7z ^ _01_);
  assign celloutsig_0_23z = ~(celloutsig_0_13z[6] ^ celloutsig_0_1z);
  assign celloutsig_0_9z = { celloutsig_0_8z[1], celloutsig_0_0z, celloutsig_0_7z } + { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z };
  always_ff @(posedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 11'h000;
    else _04_ <= { in_data[183:176], celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z };
  reg [2:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _13_ <= 3'h0;
    else _13_ <= in_data[68:66];
  assign { _00_, _01_, _02_[18] } = _13_;
  reg [15:0] _14_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _14_ <= 16'h0000;
    else _14_ <= { _01_, _02_[18], celloutsig_0_25z, _00_, _01_, _02_[18], celloutsig_0_27z, celloutsig_0_9z };
  assign _03_[15:0] = _14_;
  assign celloutsig_1_5z = in_data[138:108] > { in_data[170:150], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_19z = in_data[151:147] > { celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_14z };
  assign celloutsig_0_30z = { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z } > { celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_4z };
  assign celloutsig_1_11z = { _04_[6:1], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, 1'h1, celloutsig_1_5z } <= { celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_6z, 1'h1 };
  assign celloutsig_1_18z = { in_data[122:120], celloutsig_1_4z } <= { celloutsig_1_0z[6:5], celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_11z = { _00_, _01_, celloutsig_0_1z, celloutsig_0_8z, _00_, _01_, _02_[18] } <= { in_data[88:78], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_2z = in_data[77:72] <= { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_33z = { celloutsig_0_25z[3:2], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_2z } && _03_[15:7];
  assign celloutsig_1_1z = in_data[103:100] && in_data[142:139];
  assign celloutsig_1_3z = in_data[175:170] && { celloutsig_1_0z[4:0], celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[184:181], celloutsig_1_14z, celloutsig_1_7z } && { celloutsig_1_10z[5:1], celloutsig_1_12z };
  assign celloutsig_0_14z = in_data[57:50] && { _00_, _01_, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_0_17z = ! { in_data[26:24], _00_, _01_, _02_[18], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[146:140] % { 1'h1, in_data[140:135] };
  assign celloutsig_1_13z = { celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_6z } % { 1'h1, celloutsig_1_0z[4:1], celloutsig_1_1z };
  assign celloutsig_0_13z = { in_data[55:54], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z } % { 1'h1, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_1z, _00_, _01_, _02_[18], celloutsig_0_6z, celloutsig_0_14z } % { 1'h1, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_11z, _00_, _01_, _02_[18] };
  assign celloutsig_0_24z = { in_data[72:70], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_10z } % { 1'h1, in_data[27:24], celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, celloutsig_0_19z[6:3], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_1_10z = in_data[97] ? { in_data[103:98], celloutsig_1_8z } : { celloutsig_1_5z, celloutsig_1_6z, 1'h1, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_5z = { in_data[34:15], celloutsig_0_4z, celloutsig_0_0z, _00_, _01_, _02_[18], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z } != in_data[61:34];
  assign celloutsig_0_8z = - { in_data[34], _00_, _01_, _02_[18], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_19z = - { celloutsig_0_13z[7:5], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_4z = { in_data[112:102], 1'h1 } !== { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, 1'h1, celloutsig_1_0z };
  assign celloutsig_0_16z = { celloutsig_0_8z[2], celloutsig_0_12z, celloutsig_0_8z } !== { celloutsig_0_8z[5], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z, _00_, _01_, _02_[18], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_1_8z = | in_data[144:131];
  assign celloutsig_0_1z = | { in_data[63:51], celloutsig_0_0z };
  assign celloutsig_0_0z = ~^ in_data[91:81];
  assign celloutsig_0_6z = ~^ { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_10z = ~^ { in_data[54], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_61z = ^ { celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_26z, celloutsig_0_30z, celloutsig_0_33z, celloutsig_0_60z, _03_[15:0] };
  assign celloutsig_1_17z = ^ { _04_[7], 1'h1, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_26z = { celloutsig_0_15z[5:3], celloutsig_0_23z } <<< celloutsig_0_8z[6:3];
  assign celloutsig_0_60z = ~((celloutsig_0_2z & celloutsig_0_23z) | celloutsig_0_19z[0]);
  assign celloutsig_1_6z = ~((in_data[114] & celloutsig_1_0z[0]) | celloutsig_1_5z);
  assign celloutsig_0_7z = ~((celloutsig_0_0z & celloutsig_0_4z) | celloutsig_0_6z);
  assign celloutsig_1_14z = ~((celloutsig_1_5z & celloutsig_1_13z[1]) | celloutsig_1_4z);
  assign celloutsig_0_22z = ~((celloutsig_0_14z & in_data[40]) | celloutsig_0_13z[4]);
  assign celloutsig_1_7z = ~in_data[97];
  assign { _02_[29:19], _02_[17:0] } = { in_data[36:29], celloutsig_0_6z, _00_, _01_, _00_, _01_, _02_[18], celloutsig_0_24z, celloutsig_0_8z, celloutsig_0_18z };
  assign _03_[21:19] = celloutsig_0_9z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
