#### p.aipstz1.mpr
<link=p.AIPSTZ1.MPR>
#### p.AIPSTZ1.OPACR3
<lang=dft>
 (rw)  [1;33m0x4007c04c[0m (0x4007c000 + 0x004c)
Off-Platform Peripheral Access Control Registers
 (rw) (04)  [0;32mOPAC31[0m  - [03:00] -  Off-platform Peripheral Access Control 31
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC30[0m  - [07:04] -  Off-platform Peripheral Access Control 30
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC29[0m  - [11:08] -  Off-platform Peripheral Access Control 29
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC28[0m  - [15:12] -  Off-platform Peripheral Access Control 28
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC27[0m  - [19:16] -  Off-platform Peripheral Access Control 27
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC26[0m  - [23:20] -  Off-platform Peripheral Access Control 26
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC25[0m  - [27:24] -  Off-platform Peripheral Access Control 25
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC24[0m  - [31:28] -  Off-platform Peripheral Access Control 24
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
</lang>
#### aipstz1.opacr3
<link=p.AIPSTZ1.OPACR3>
#### p.aipstz2.mpr
<link=p.AIPSTZ2.MPR>
#### p.AIPSTZ2.OPACR2
<lang=dft>
 (rw)  [1;33m0x4017c048[0m (0x4017c000 + 0x0048)
Off-Platform Peripheral Access Control Registers
 (rw) (04)  [0;32mOPAC23[0m  - [03:00] -  Off-platform Peripheral Access Control 23
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC22[0m  - [07:04] -  Off-platform Peripheral Access Control 22
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC21[0m  - [11:08] -  Off-platform Peripheral Access Control 21
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC20[0m  - [15:12] -  Off-platform Peripheral Access Control 20
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC19[0m  - [19:16] -  Off-platform Peripheral Access Control 19
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC18[0m  - [23:20] -  Off-platform Peripheral Access Control 18
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC17[0m  - [27:24] -  Off-platform Peripheral Access Control 17
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
 (rw) (04)  [0;32mOPAC16[0m  - [31:28] -  Off-platform Peripheral Access Control 16
      #xxx0 - TP0 :
         Accesses from an untrusted master are allowed.
      #xxx1 - TP1 :
         Accesses from an untrusted master are not allowed. If an access is atte
         mpted by an untrusted master, the access is terminated with an error re
         sponse and no peripheral access is initiated on the IPS bus.
</lang>
#### AIPSTZ2.OPACR4
<link=p.AIPSTZ2.OPACR4>
#### p.aipstz3.opacr1
<link=p.AIPSTZ3.OPACR1>
#### AIPSTZ3.OPACR3
<link=p.AIPSTZ3.OPACR3>
#### aipstz4.opacr
<link=p.AIPSTZ4.OPACR>
#### aipstz4.opacr2
<link=p.AIPSTZ4.OPACR2>
#### p.pit.ldval0
<link=p.PIT.LDVAL0>
#### p.pit.tflg1
<link=p.PIT.TFLG1>
#### pit.tflg1
<link=p.PIT.TFLG1>
#### PIT.MCR
<link=p.PIT.MCR>
#### p.PIT.LTMR64L
<lang=dft>
 (ro)  [1;33m0x400840e4[0m (0x40084000 + 0x00e4)
PIT Lower Lifetime Timer Register
 (ro) (32)  [0;32mLTL[0m  - [31:00] -  Life Timer value
</lang>
#### p.CMP1.MUXCR
<lang=dft>
 (rw)  [1;33m0x40094005[0m (0x40094000 + 0x0005)
MUX Control Register
 (rw) (03)  [0;32mMSEL[0m  - [02:00] -  Minus Input Mux Control
      0 - MSEL_0 :
         IN0
      0x1 - MSEL_1 :
         IN1
      0x2 - MSEL_2 :
         IN2
      0x3 - MSEL_3 :
         IN3
      0x4 - MSEL_4 :
         IN4
      0x5 - MSEL_5 :
         IN5
      0x6 - MSEL_6 :
         IN6
      0x7 - MSEL_7 :
         IN7
 (rw) (03)  [0;32mPSEL[0m  - [05:03] -  Plus Input Mux Control
      0 - PSEL_0 :
         IN0
      0x1 - PSEL_1 :
         IN1
      0x2 - PSEL_2 :
         IN2
      0x3 - PSEL_3 :
         IN3
      0x4 - PSEL_4 :
         IN4
      0x5 - PSEL_5 :
         IN5
      0x6 - PSEL_6 :
         IN6
      0x7 - PSEL_7 :
         IN7
</lang>
#### p.CMP2
<lang=dft>
base: 0x40094008
CR0             CR1             DACCR           FPR             
MUXCR           SCR             
ËæìÂÖ• p.CMP2.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.CMP2.{reg_name} to check details of registers
</lang>
#### p.CMP2.CR1
<lang=dft>
 (rw)  [1;33m0x40094009[0m (0x40094008 + 0x0001)
CMP Control Register 1
 (rw) (01)  [0;32mEN[0m  - [00:00] -  Comparator Module Enable
      0 - EN_0 :
         Analog Comparator is disabled.
      0x1 - EN_1 :
         Analog Comparator is enabled.
 (rw) (01)  [0;32mOPE[0m  - [01:01] -  Comparator Output Pin Enable
      0 - OPE_0 :
         CMPO is not available on the associated CMPO output pin. If the compara
         tor does not own the pin, this field has no effect.
      0x1 - OPE_1 :
         CMPO is available on the associated CMPO output pin. The comparator out
         put (CMPO) is driven out on the associated CMPO output pin if the compa
         rator owns the pin. If the comparator does not own the field, this bit 
         has no effect.
 (rw) (01)  [0;32mCOS[0m  - [02:02] -  Comparator Output Select
      0 - COS_0 :
         Set the filtered comparator output (CMPO) to equal COUT.
      0x1 - COS_1 :
         Set the unfiltered comparator output (CMPO) to equal COUTA.
 (rw) (01)  [0;32mINV[0m  - [03:03] -  Comparator INVERT
      0 - INV_0 :
         Does not invert the comparator output.
      0x1 - INV_1 :
         Inverts the comparator output.
 (rw) (01)  [0;32mPMODE[0m  - [04:04] -  Power Mode Select
      0 - PMODE_0 :
         Low-Speed (LS) Comparison mode selected. In this mode, CMP has slower o
         utput propagation delay and lower current consumption.
      0x1 - PMODE_1 :
         High-Speed (HS) Comparison mode selected. In this mode, CMP has faster 
         output propagation delay and higher current consumption.
 (rw) (01)  [0;32mWE[0m  - [06:06] -  Windowing Enable
      0 - WE_0 :
         Windowing mode is not selected.
      0x1 - WE_1 :
         Windowing mode is selected.
 (rw) (01)  [0;32mSE[0m  - [07:07] -  Sample Enable
      0 - SE_0 :
         Sampling mode is not selected.
      0x1 - SE_1 :
         Sampling mode is selected.
</lang>
#### cmp2.cr1
<link=p.CMP2.CR1>
#### cmp2.fpr
<link=p.CMP2.FPR>
#### p.cmp2.scr
<link=p.CMP2.SCR>
#### p.cmp3.daccr
<link=p.CMP3.DACCR>
#### cmp4.cr0
<link=p.CMP4.CR0>
#### cmp4.fpr
<link=p.CMP4.FPR>
#### p.iomuxc_snvs_gpr.gpr3
<link=p.IOMUXC_SNVS_GPR.GPR3>
#### p.iomuxc_snvs
<link=p.IOMUXC_SNVS>
#### IOMUXC_SNVS.SW_MUX_CTL_PAD_WAKEUP
<link=p.IOMUXC_SNVS.SW_MUX_CTL_PAD_WAKEUP>
#### iomuxc_snvs.sw_mux_ctl_pad_pmic_on_req
<link=p.IOMUXC_SNVS.SW_MUX_CTL_PAD_PMIC_ON_REQ>
#### iomuxc_snvs.sw_mux_ctl_pad_pmic_stby_req
<link=p.IOMUXC_SNVS.SW_MUX_CTL_PAD_PMIC_STBY_REQ>
#### p.iomuxc_gpr.gpr0
<link=p.IOMUXC_GPR.GPR0>
#### p.IOMUXC_GPR.GPR5
<lang=dft>
 (rw)  [1;33m0x400ac014[0m (0x400ac000 + 0x0014)
GPR5 General Purpose Register
 (rw) (01)  [0;32mWDOG1_MASK[0m  - [06:06] -  WDOG1 Timeout Mask
      0 - WDOG1_MASK_0 :
         WDOG1 Timeout behaves normally
      0x1 - WDOG1_MASK_1 :
         WDOG1 Timeout is masked
 (rw) (01)  [0;32mWDOG2_MASK[0m  - [07:07] -  WDOG2 Timeout Mask
      0 - WDOG2_MASK_0 :
         WDOG2 Timeout behaves normally
      0x1 - WDOG2_MASK_1 :
         WDOG2 Timeout is masked
 (rw) (01)  [0;32mGPT2_CAPIN1_SEL[0m  - [23:23] -  GPT2 input capture channel 1 source select
      0 - GPT2_CAPIN1_SEL_0 :
         source from GPT2_CAPTURE1
      0x1 - GPT2_CAPIN1_SEL_1 :
         source from ENET_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 timer)
 (rw) (01)  [0;32mGPT2_CAPIN2_SEL[0m  - [24:24] -  GPT2 input capture channel 2 source select
      0 - GPT2_CAPIN2_SEL_0 :
         source from GPT2_CAPTURE2
      0x1 - GPT2_CAPIN2_SEL_1 :
         source from ENET2_1588_EVENT3_OUT (chnnal 3 of IEEE 1588 timer)
 (rw) (01)  [0;32mENET_EVENT3IN_SEL[0m  - [25:25] -  ENET input timer event3 source select
      0 - ENET_EVENT3IN_SEL_0 :
         event3 source input from ENET_1588_EVENT3_IN
      0x1 - ENET_EVENT3IN_SEL_1 :
         event3 source input from GPT2.GPT_COMPARE1
 (rw) (01)  [0;32mENET2_EVENT3IN_SEL[0m  - [26:26] -  ENET2 input timer event3 source select
      0 - ENET2_EVENT3IN_SEL_0 :
         event3 source input from ENET2_1588_EVENT3_IN
      0x1 - ENET2_EVENT3IN_SEL_1 :
         event3 source input from GPT2.GPT_COMPARE2
 (rw) (01)  [0;32mVREF_1M_CLK_GPT1[0m  - [28:28] -  GPT1 1 MHz clock source select
      0 - VREF_1M_CLK_GPT1_0 :
         GPT1 ipg_clk_highfreq driven by IPG_PERCLK
      0x1 - VREF_1M_CLK_GPT1_1 :
         GPT1 ipg_clk_highfreq driven by anatop 1 MHz clock
 (rw) (01)  [0;32mVREF_1M_CLK_GPT2[0m  - [29:29] -  GPT2 1 MHz clock source select
      0 - VREF_1M_CLK_GPT2_0 :
         GPT2 ipg_clk_highfreq driven by IPG_PERCLK
      0x1 - VREF_1M_CLK_GPT2_1 :
         GPT2 ipg_clk_highfreq driven by anatop 1 MHz clock
</lang>
#### p.iomuxc_gpr.gpr11
<link=p.IOMUXC_GPR.GPR11>
#### iomuxc_gpr.gpr15
<link=p.IOMUXC_GPR.GPR15>
#### IOMUXC_GPR.GPR18
<link=p.IOMUXC_GPR.GPR18>
#### p.IOMUXC_GPR.GPR23
<lang=dft>
 (rw)  [1;33m0x400ac05c[0m (0x400ac000 + 0x005c)
GPR23 General Purpose Register
 (rw) (01)  [0;32mLOCK_M7_APC_AC_R2_TOP[0m  - [00:00] -  lock M7_APC_AC_R2_TOP field for changes
      0 - LOCK_M7_APC_AC_R2_TOP_0 :
         Register field [31:1] is not locked
      0x1 - LOCK_M7_APC_AC_R2_TOP_1 :
         Register field [31:1] is locked (read access only)
 (rw) (29)  [0;32mM7_APC_AC_R2_TOP[0m  - [31:03] -  APC start address of memory region-2
</lang>
#### p.iomuxc_gpr.gpr24
<link=p.IOMUXC_GPR.GPR24>
#### iomuxc_gpr.gpr24
<link=p.IOMUXC_GPR.GPR24>
#### IOMUXC_GPR.GPR29
<link=p.IOMUXC_GPR.GPR29>
#### flexram.int_sig_en
<link=p.FLEXRAM.INT_SIG_EN>
#### FLEXRAM.INT_SIG_EN
<link=p.FLEXRAM.INT_SIG_EN>
#### p.ewm.clkctrl
<link=p.EWM.CLKCTRL>
#### wdog1.wicr
<link=p.WDOG1.WICR>
#### p.WDOG2
<lang=dft>
base: 0x400d0000
WCR             WICR            WMCR            WRSR            
WSR             
ËæìÂÖ• p.WDOG2.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.WDOG2.{reg_name} to check details of registers
</lang>
#### p.rtwdog
<link=p.RTWDOG>
#### p.adc1
<link=p.ADC1>
#### ADC1.CFG
<link=p.ADC1.CFG>
#### p.ADC1.CAL
<lang=dft>
 (rw)  [1;33m0x400c4058[0m (0x400c4000 + 0x0058)
Calibration value register
 (rw) (04)  [0;32mCAL_CODE[0m  - [03:00] -  Calibration Result Value
</lang>
#### ADC2.HC4
<link=p.ADC2.HC4>
#### ADC2.R3
<link=p.ADC2.R3>
#### TRNG.TOTSAM
<link=p.TRNG.TOTSAM>
#### p.TRNG.SCR3C
<lang=dft>
 (ro)  [1;33m0x400cc02c[0m (0x400cc000 + 0x002c)
Statistical Check Run Length 3 Count Register
 (ro) (13)  [0;32mR3_0_CT[0m  - [12:00] -  Runs of Zeroes, Length 3 Count
 (ro) (13)  [0;32mR3_1_CT[0m  - [28:16] -  Runs of Ones, Length 3 Count
</lang>
#### TRNG.ENT[1]
<link=p.TRNG.ENT[1]>
#### TRNG.ENT[4]
<link=p.TRNG.ENT[4]>
#### trng.ent[6]
<link=p.TRNG.ENT[6]>
#### TRNG.PKRCNTBA
<link=p.TRNG.PKRCNTBA>
#### TRNG.PKRCNTDC
<link=p.TRNG.PKRCNTDC>
#### p.TRNG.VID2
<lang=dft>
 (ro)  [1;33m0x400cc0f4[0m (0x400cc000 + 0x00f4)
Version ID Register (LS)
 (ro) (08)  [0;32mCONFIG_OPT[0m  - [07:00] -  Shows the IP's Configuaration options for the TRNG.
      0 - CONFIG_OPT_0 :
         TRNG_CONFIG_OPT for TRNG.
 (ro) (08)  [0;32mECO_REV[0m  - [15:08] -  Shows the IP's ECO revision of the TRNG.
      0 - ECO_REV_0 :
         TRNG_ECO_REV for TRNG.
 (ro) (08)  [0;32mINTG_OPT[0m  - [23:16] -  Shows the integration options for the TRNG.
      0 - INTG_OPT_0 :
         INTG_OPT for TRNG.
 (ro) (08)  [0;32mERA[0m  - [31:24] -  Shows the compile options for the TRNG.
      0 - ERA_0 :
         COMPILE_OPT for TRNG.
</lang>
#### p.snvs.hpsvcr
<link=p.SNVS.HPSVCR>
#### SNVS.HPSVCR
<link=p.SNVS.HPSVCR>
#### snvs.hphacivr
<link=p.SNVS.HPHACIVR>
#### p.SNVS.HPRTCLR
<lang=dft>
 (rw)  [1;33m0x400d4028[0m (0x400d4000 + 0x0028)
SNVS_HP Real Time Counter LSB Register
 (rw) (32)  [0;32mRTC[0m  - [31:00] -  HP Real Time Counter least-significant 32 bits
</lang>
#### snvs.lpcr
<link=p.SNVS.LPCR>
#### p.SNVS.LPTDCR
<lang=dft>
 (rw)  [1;33m0x400d4048[0m (0x400d4000 + 0x0048)
SNVS_LP Tamper Detectors Configuration Register
 (rw) (01)  [0;32mSRTCR_EN[0m  - [01:01] -  SRTC Rollover Enable When set, an SRTC rollover event generates an LP security 
 violation.
      0 - SRTCR_EN_0 :
         SRTC rollover is disabled.
      0x1 - SRTCR_EN_1 :
         SRTC rollover is enabled.
 (rw) (01)  [0;32mMCR_EN[0m  - [02:02] -  MC Rollover Enable When set, an MC Rollover event generates an LP security viol
 ation.
      0 - MCR_EN_0 :
         MC rollover is disabled.
      0x1 - MCR_EN_1 :
         MC rollover is enabled.
 (rw) (01)  [0;32mET1_EN[0m  - [09:09] -  External Tampering 1 Enable When set, external tampering 1 detection generates 
 an LP security violation
      0 - ET1_EN_0 :
         External tamper 1 is disabled.
      0x1 - ET1_EN_1 :
         External tamper 1 is enabled.
 (rw) (01)  [0;32mET1P[0m  - [11:11] -  External Tampering 1 Polarity This bit is used to determine the polarity of ext
 ernal tamper 1.
      0 - ET1P_0 :
         External tamper 1 is active low.
      0x1 - ET1P_1 :
         External tamper 1 is active high.
 (rw) (01)  [0;32mPFD_OBSERV[0m  - [14:14] -  System Power Fail Detector (PFD) Observability Flop The asynchronous reset inpu
 t of this flop is connected directly to the inverted output of the PFD analog c
 ircuitry (external to the SNVS block)
 (rw) (01)  [0;32mPOR_OBSERV[0m  - [15:15] -  Power On Reset (POR) Observability Flop The asynchronous reset input of this fl
 op is connected directly to the output of the POR analog circuitry (external to
  the SNVS
 (rw) (01)  [0;32mOSCB[0m  - [28:28] -  Oscillator Bypass When OSCB=1 the osc_bypass signal is asserted
      0 - OSCB_0 :
         Normal SRTC clock oscillator not bypassed.
      0x1 - OSCB_1 :
         Normal SRTC clock oscillator bypassed. Alternate clock can drive the SR
         TC clock source.
</lang>
#### snvs.lptar
<link=p.SNVS.LPTAR>
#### SNVS.LPZMKR[0]
<link=p.SNVS.LPZMKR[0]>
#### SNVS.LPGPR[4]
<link=p.SNVS.LPGPR[4]>
#### p.CCM_ANALOG
<lang=dft>
base: 0x400d8000
MISC0           MISC0_CLR       MISC0_SET       MISC0_TOG       
MISC1           MISC1_CLR       MISC1_SET       MISC1_TOG       
MISC2           MISC2_CLR       MISC2_SET       MISC2_TOG       
PFD_480         PFD_480_CLR     PFD_480_SET     PFD_480_TOG     
PFD_528         PFD_528_CLR     PFD_528_SET     PFD_528_TOG     
PLL_ARM         PLL_ARM_CLR     PLL_ARM_SET     PLL_ARM_TOG     
PLL_AUDIO       PLL_AUDIO_CLR   PLL_AUDIO_DENOM PLL_AUDIO_NUM   
PLL_AUDIO_SET   PLL_AUDIO_TOG   PLL_ENET        PLL_ENET_CLR    
PLL_ENET_SET    PLL_ENET_TOG    PLL_SYS         PLL_SYS_CLR     
PLL_SYS_DENOM   PLL_SYS_NUM     PLL_SYS_SET     PLL_SYS_SS      
PLL_SYS_TOG     PLL_USB1        PLL_USB1_CLR    PLL_USB1_SET    
PLL_USB1_TOG    PLL_USB2        PLL_USB2_CLR    PLL_USB2_SET    
PLL_USB2_TOG    PLL_VIDEO       PLL_VIDEO_CLR   PLL_VIDEO_DENOM 
PLL_VIDEO_NUM   PLL_VIDEO_SET   PLL_VIDEO_TOG   
ËæìÂÖ• p.CCM_ANALOG.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.CCM_ANALOG.{reg_name} to check details of registers
</lang>
#### p.ccm_analog.pll_arm_clr
<link=p.CCM_ANALOG.PLL_ARM_CLR>
#### p.ccm_analog.pll_usb1_tog
<link=p.CCM_ANALOG.PLL_USB1_TOG>
#### CCM_ANALOG.PLL_USB1_TOG
<link=p.CCM_ANALOG.PLL_USB1_TOG>
#### p.ccm_analog.pll_usb2
<link=p.CCM_ANALOG.PLL_USB2>
#### p.CCM_ANALOG.PLL_USB2_CLR
<lang=dft>
 (rw)  [1;33m0x400d8028[0m (0x400d8000 + 0x0028)
Analog USB2 480MHz PLL Control Register
 (rw) (01)  [0;32mDIV_SELECT[0m  - [01:01] -  This field controls the PLL loop divider. 0 - Fout=Fref*20; 1 - Fout=Fref*22.
 (rw) (01)  [0;32mEN_USB_CLKS[0m  - [06:06] -  0: 8-phase PLL outputs for USBPHY1 are powered down
 (rw) (01)  [0;32mPOWER[0m  - [12:12] -  Powers up the PLL. This bit will be set automatically when USBPHY1 remote wakeu
 p event happens.
 (rw) (01)  [0;32mENABLE[0m  - [13:13] -  Enable the PLL clock output.
 (rw) (02)  [0;32mBYPASS_CLK_SRC[0m  - [15:14] -  Determines the bypass source.
      0 - REF_CLK_24M :
         Select the 24MHz oscillator as source.
      0x1 - CLK1 :
         Select the CLK1_N / CLK1_P as source.
 (rw) (01)  [0;32mBYPASS[0m  - [16:16] -  Bypass the PLL.
 (ro) (01)  [0;32mLOCK[0m  - [31:31] -  1 - PLL is currently locked. 0 - PLL is not currently locked.
</lang>
#### p.ccm_analog.pll_sys_tog
<link=p.CCM_ANALOG.PLL_SYS_TOG>
#### ccm_analog.pll_sys_num
<link=p.CCM_ANALOG.PLL_SYS_NUM>
#### p.CCM_ANALOG.PLL_AUDIO
<lang=dft>
 (rw)  [1;33m0x400d8070[0m (0x400d8000 + 0x0070)
Analog Audio PLL control Register
 (rw) (07)  [0;32mDIV_SELECT[0m  - [06:00] -  This field controls the PLL loop divider. Valid range for DIV_SELECT divider va
 lue: 27~54.
 (rw) (01)  [0;32mPOWERDOWN[0m  - [12:12] -  Powers down the PLL.
 (rw) (01)  [0;32mENABLE[0m  - [13:13] -  Enable PLL output
 (rw) (02)  [0;32mBYPASS_CLK_SRC[0m  - [15:14] -  Determines the bypass source.
      0 - REF_CLK_24M :
         Select the 24MHz oscillator as source.
      0x1 - CLK1 :
         Select the CLK1_N / CLK1_P as source.
 (rw) (01)  [0;32mBYPASS[0m  - [16:16] -  Bypass the PLL.
 (rw) (02)  [0;32mPOST_DIV_SELECT[0m  - [20:19] -  These bits implement a divider after the PLL, but before the enable and bypass 
 mux.
      0 - POST_DIV_SELECT_0 :
         Divide by 4.
      0x1 - POST_DIV_SELECT_1 :
         Divide by 2.
      0x2 - POST_DIV_SELECT_2 :
         Divide by 1.
 (ro) (01)  [0;32mLOCK[0m  - [31:31] -  1 - PLL is currently locked. 0 - PLL is not currently locked.
</lang>
#### p.CCM_ANALOG.PLL_AUDIO_TOG
<lang=dft>
 (rw)  [1;33m0x400d807c[0m (0x400d8000 + 0x007c)
Analog Audio PLL control Register
 (rw) (07)  [0;32mDIV_SELECT[0m  - [06:00] -  This field controls the PLL loop divider. Valid range for DIV_SELECT divider va
 lue: 27~54.
 (rw) (01)  [0;32mPOWERDOWN[0m  - [12:12] -  Powers down the PLL.
 (rw) (01)  [0;32mENABLE[0m  - [13:13] -  Enable PLL output
 (rw) (02)  [0;32mBYPASS_CLK_SRC[0m  - [15:14] -  Determines the bypass source.
      0 - REF_CLK_24M :
         Select the 24MHz oscillator as source.
      0x1 - CLK1 :
         Select the CLK1_N / CLK1_P as source.
 (rw) (01)  [0;32mBYPASS[0m  - [16:16] -  Bypass the PLL.
 (rw) (02)  [0;32mPOST_DIV_SELECT[0m  - [20:19] -  These bits implement a divider after the PLL, but before the enable and bypass 
 mux.
      0 - POST_DIV_SELECT_0 :
         Divide by 4.
      0x1 - POST_DIV_SELECT_1 :
         Divide by 2.
      0x2 - POST_DIV_SELECT_2 :
         Divide by 1.
 (ro) (01)  [0;32mLOCK[0m  - [31:31] -  1 - PLL is currently locked. 0 - PLL is not currently locked.
</lang>
#### p.ccm_analog.pll_audio_tog
<link=p.CCM_ANALOG.PLL_AUDIO_TOG>
#### ccm_analog.pll_audio_denom
<link=p.CCM_ANALOG.PLL_AUDIO_DENOM>
#### CCM_ANALOG.PLL_VIDEO
<link=p.CCM_ANALOG.PLL_VIDEO>
#### p.ccm_analog.pll_enet_clr
<link=p.CCM_ANALOG.PLL_ENET_CLR>
#### CCM_ANALOG.PLL_ENET_CLR
<link=p.CCM_ANALOG.PLL_ENET_CLR>
#### ccm_analog.pll_enet_tog
<link=p.CCM_ANALOG.PLL_ENET_TOG>
#### ccm_analog.pfd_480_clr
<link=p.CCM_ANALOG.PFD_480_CLR>
#### p.ccm_analog.pfd_528
<link=p.CCM_ANALOG.PFD_528>
#### CCM_ANALOG.PFD_528_TOG
<link=p.CCM_ANALOG.PFD_528_TOG>
#### ccm_analog.misc0
<link=p.CCM_ANALOG.MISC0>
#### ccm_analog.misc0_set
<link=p.CCM_ANALOG.MISC0_SET>
#### p.CCM_ANALOG.MISC1_SET
<lang=dft>
 (rw)  [1;33m0x400d8164[0m (0x400d8000 + 0x0164)
Miscellaneous Register 1
 (rw) (05)  [0;32mLVDS1_CLK_SEL[0m  - [04:00] -  This field selects the clk to be routed to anaclk1/1b.
      0 - ARM_PLL :
         Arm PLL
      0x1 - SYS_PLL :
         System PLL
      0x2 - PFD4 :
         ref_pfd4_clk == pll2_pfd0_clk
      0x3 - PFD5 :
         ref_pfd5_clk == pll2_pfd1_clk
      0x4 - PFD6 :
         ref_pfd6_clk == pll2_pfd2_clk
      0x5 - PFD7 :
         ref_pfd7_clk == pll2_pfd3_clk
      0x6 - AUDIO_PLL :
         Audio PLL
      0x7 - VIDEO_PLL :
         Video PLL
      0x9 - ETHERNET_REF :
         ethernet ref clock (ENET_PLL)
      0xC - USB1_PLL :
         USB1 PLL clock
      0xD - USB2_PLL :
         USB2 PLL clock
      0xE - PFD0 :
         ref_pfd0_clk == pll3_pfd0_clk
      0xF - PFD1 :
         ref_pfd1_clk == pll3_pfd1_clk
      0x10 - PFD2 :
         ref_pfd2_clk == pll3_pfd2_clk
      0x11 - PFD3 :
         ref_pfd3_clk == pll3_pfd3_clk
      0x12 - XTAL :
         xtal (24M)
 (rw) (01)  [0;32mLVDSCLK1_OBEN[0m  - [10:10] -  This enables the LVDS output buffer for anaclk1/1b
 (rw) (01)  [0;32mLVDSCLK1_IBEN[0m  - [12:12] -  This enables the LVDS input buffer for anaclk1/1b
 (rw) (01)  [0;32mPFD_480_AUTOGATE_EN[0m  - [16:16] -  This enables a feature that will clkgate (reset) all PFD_480 clocks anytime the
  USB1_PLL_480 is unlocked or powered off
 (rw) (01)  [0;32mPFD_528_AUTOGATE_EN[0m  - [17:17] -  This enables a feature that will clkgate (reset) all PFD_528 clocks anytime the
  PLL_528 is unlocked or powered off
 (rw) (01)  [0;32mIRQ_TEMPPANIC[0m  - [27:27] -  This status bit is set to one when the temperature sensor panic interrupt asser
 ts for a panic high temperature
 (rw) (01)  [0;32mIRQ_TEMPLOW[0m  - [28:28] -  This status bit is set to one when the temperature sensor low interrupt asserts
  for low temperature
 (rw) (01)  [0;32mIRQ_TEMPHIGH[0m  - [29:29] -  This status bit is set to one when the temperature sensor high interrupt assert
 s for high temperature
 (rw) (01)  [0;32mIRQ_ANA_BO[0m  - [30:30] -  This status bit is set to one when when any of the analog regulator brownout in
 terrupts assert
 (rw) (01)  [0;32mIRQ_DIG_BO[0m  - [31:31] -  This status bit is set to one when when any of the digital regulator brownout i
 nterrupts assert
</lang>
#### PMU.REG_3P0
<link=p.PMU.REG_3P0>
#### p.PMU.REG_3P0_SET
<lang=dft>
 (rw)  [1;33m0x400d8124[0m (0x400d8000 + 0x0124)
Regulator 3P0 Register
 (rw) (01)  [0;32mENABLE_LINREG[0m  - [00:00] -  Control bit to enable the regulator output to be set by the programmed target v
 oltage setting and internal bandgap reference
 (rw) (01)  [0;32mENABLE_BO[0m  - [01:01] -  Control bit to enable the brownout circuitry in the regulator.
 (rw) (01)  [0;32mENABLE_ILIMIT[0m  - [02:02] -  Control bit to enable the current-limit circuitry in the regulator.
 (rw) (03)  [0;32mBO_OFFSET[0m  - [06:04] -  Control bits to adjust the regulator brownout offset voltage in 25mV steps
 (rw) (01)  [0;32mVBUS_SEL[0m  - [07:07] -  Select input voltage source for LDO_3P0 from either USB_OTG1_VBUS or USB_OTG2_V
 BUS
      0 - USB_OTG2_VBUS :
         Utilize VBUS OTG2 power
      0x1 - USB_OTG1_VBUS :
         Utilize VBUS OTG1 power
 (rw) (05)  [0;32mOUTPUT_TRG[0m  - [12:08] -  Control bits to adjust the regulator output voltage
      0 - OUTPUT_TRG_0 :
         2.625V
      0xF - OUTPUT_TRG_15 :
         3.000V
      0x1F - OUTPUT_TRG_31 :
         3.400V
 (ro) (01)  [0;32mBO_VDD3P0[0m  - [16:16] -  Status bit that signals when a brownout is detected on the regulator output.
 (ro) (01)  [0;32mOK_VDD3P0[0m  - [17:17] -  Status bit that signals when the regulator output is ok. 1 = regulator output >
  brownout target
</lang>
#### p.pmu.reg_2p5
<link=p.PMU.REG_2P5>
#### PMU.REG_2P5_TOG
<link=p.PMU.REG_2P5_TOG>
#### p.PMU.REG_CORE_CLR
<lang=dft>
 (rw)  [1;33m0x400d8148[0m (0x400d8000 + 0x0148)
Digital Regulator Core Register
 (rw) (05)  [0;32mREG0_TARG[0m  - [04:00] -  This field defines the target voltage for the ARM core power domain
      0 - REG0_TARG_0 :
         Power gated off
      0x1 - REG0_TARG_1 :
         Target core voltage = 0.725V
      0x2 - REG0_TARG_2 :
         Target core voltage = 0.750V
      0x3 - REG0_TARG_3 :
         Target core voltage = 0.775V
      0x10 - REG0_TARG_16 :
         Target core voltage = 1.100V
      0x1E - REG0_TARG_30 :
         Target core voltage = 1.450V
      0x1F - REG0_TARG_31 :
         Power FET switched full on. No regulation.
 (rw) (04)  [0;32mREG0_ADJ[0m  - [08:05] -  This bit field defines the adjustment bits to calibrate the target value of Reg
 0. The adjustment is applied on top on any adjustment applied to the global ref
 erence in the misc0 register.
      0 - REG0_ADJ_0 :
         No adjustment
      0x1 - REG0_ADJ_1 :
         + 0.25%
      0x2 - REG0_ADJ_2 :
         + 0.50%
      0x3 - REG0_ADJ_3 :
         + 0.75%
      0x4 - REG0_ADJ_4 :
         + 1.00%
      0x5 - REG0_ADJ_5 :
         + 1.25%
      0x6 - REG0_ADJ_6 :
         + 1.50%
      0x7 - REG0_ADJ_7 :
         + 1.75%
      0x8 - REG0_ADJ_8 :
         - 0.25%
      0x9 - REG0_ADJ_9 :
         - 0.50%
      0xA - REG0_ADJ_10 :
         - 0.75%
      0xB - REG0_ADJ_11 :
         - 1.00%
      0xC - REG0_ADJ_12 :
         - 1.25%
      0xD - REG0_ADJ_13 :
         - 1.50%
      0xE - REG0_ADJ_14 :
         - 1.75%
      0xF - REG0_ADJ_15 :
         - 2.00%
 (rw) (05)  [0;32mREG1_TARG[0m  - [13:09] -  This bit field defines the target voltage for the vpu/gpu power domain. Single 
 bit increments reflect 25mV core voltage steps. Not all steps will make sense t
 o use either because of input supply limitations or load operation.
      0 - REG1_TARG_0 :
         Power gated off
      0x1 - REG1_TARG_1 :
         Target core voltage = 0.725V
      0x2 - REG1_TARG_2 :
         Target core voltage = 0.750V
      0x3 - REG1_TARG_3 :
         Target core voltage = 0.775V
      0x10 - REG1_TARG_16 :
         Target core voltage = 1.100V
      0x1E - REG1_TARG_30 :
         Target core voltage = 1.450V
      0x1F - REG1_TARG_31 :
         Power FET switched full on. No regulation.
 (rw) (04)  [0;32mREG1_ADJ[0m  - [17:14] -  This bit field defines the adjustment bits to calibrate the target value of Reg
 1. The adjustment is applied on top on any adjustment applied to the global ref
 erence in the misc0 register.
      0 - REG1_ADJ_0 :
         No adjustment
      0x1 - REG1_ADJ_1 :
         + 0.25%
      0x2 - REG1_ADJ_2 :
         + 0.50%
      0x3 - REG1_ADJ_3 :
         + 0.75%
      0x4 - REG1_ADJ_4 :
         + 1.00%
      0x5 - REG1_ADJ_5 :
         + 1.25%
      0x6 - REG1_ADJ_6 :
         + 1.50%
      0x7 - REG1_ADJ_7 :
         + 1.75%
      0x8 - REG1_ADJ_8 :
         - 0.25%
      0x9 - REG1_ADJ_9 :
         - 0.50%
      0xA - REG1_ADJ_10 :
         - 0.75%
      0xB - REG1_ADJ_11 :
         - 1.00%
      0xC - REG1_ADJ_12 :
         - 1.25%
      0xD - REG1_ADJ_13 :
         - 1.50%
      0xE - REG1_ADJ_14 :
         - 1.75%
      0xF - REG1_ADJ_15 :
         - 2.00%
 (rw) (05)  [0;32mREG2_TARG[0m  - [22:18] -  This field defines the target voltage for the SOC power domain
      0 - REG2_TARG_0 :
         Power gated off
      0x1 - REG2_TARG_1 :
         Target core voltage = 0.725V
      0x2 - REG2_TARG_2 :
         Target core voltage = 0.750V
      0x3 - REG2_TARG_3 :
         Target core voltage = 0.775V
      0x10 - REG2_TARG_16 :
         Target core voltage = 1.100V
      0x1E - REG2_TARG_30 :
         Target core voltage = 1.450V
      0x1F - REG2_TARG_31 :
         Power FET switched full on. No regulation.
 (rw) (04)  [0;32mREG2_ADJ[0m  - [26:23] -  This bit field defines the adjustment bits to calibrate the target value of Reg
 2. The adjustment is applied on top on any adjustment applied to the global ref
 erence in the misc0 register.
      0 - REG2_ADJ_0 :
         No adjustment
      0x1 - REG2_ADJ_1 :
         + 0.25%
      0x2 - REG2_ADJ_2 :
         + 0.50%
      0x3 - REG2_ADJ_3 :
         + 0.75%
      0x4 - REG2_ADJ_4 :
         + 1.00%
      0x5 - REG2_ADJ_5 :
         + 1.25%
      0x6 - REG2_ADJ_6 :
         + 1.50%
      0x7 - REG2_ADJ_7 :
         + 1.75%
      0x8 - REG2_ADJ_8 :
         - 0.25%
      0x9 - REG2_ADJ_9 :
         - 0.50%
      0xA - REG2_ADJ_10 :
         - 0.75%
      0xB - REG2_ADJ_11 :
         - 1.00%
      0xC - REG2_ADJ_12 :
         - 1.25%
      0xD - REG2_ADJ_13 :
         - 1.50%
      0xE - REG2_ADJ_14 :
         - 1.75%
      0xF - REG2_ADJ_15 :
         - 2.00%
 (rw) (02)  [0;32mRAMP_RATE[0m  - [28:27] -  Regulator voltage ramp rate.
      0 - RAMP_RATE_0 :
         Fast
      0x1 - RAMP_RATE_1 :
         Medium Fast
      0x2 - RAMP_RATE_2 :
         Medium Slow
      0x3 - RAMP_RATE_3 :
         Slow
 (rw) (01)  [0;32mFET_ODRIVE[0m  - [29:29] -  If set, increases the gate drive on power gating FETs to reduce leakage in the 
 off state
</lang>
#### p.PMU.MISC0_SET
<lang=dft>
 (rw)  [1;33m0x400d8154[0m (0x400d8000 + 0x0154)
Miscellaneous Register 0
 (rw) (01)  [0;32mREFTOP_PWD[0m  - [00:00] -  Control bit to power-down the analog bandgap reference circuitry
 (rw) (01)  [0;32mREFTOP_SELFBIASOFF[0m  - [03:03] -  Control bit to disable the self-bias circuit in the analog bandgap
      0 - REFTOP_SELFBIASOFF_0 :
         Uses coarse bias currents for startup
      0x1 - REFTOP_SELFBIASOFF_1 :
         Uses bandgap-based bias currents for best performance.
 (rw) (03)  [0;32mREFTOP_VBGADJ[0m  - [06:04] -  no description available
      0 - REFTOP_VBGADJ_0 :
         Nominal VBG
      0x1 - REFTOP_VBGADJ_1 :
         VBG+0.78%
      0x2 - REFTOP_VBGADJ_2 :
         VBG+1.56%
      0x3 - REFTOP_VBGADJ_3 :
         VBG+2.34%
      0x4 - REFTOP_VBGADJ_4 :
         VBG-0.78%
      0x5 - REFTOP_VBGADJ_5 :
         VBG-1.56%
      0x6 - REFTOP_VBGADJ_6 :
         VBG-2.34%
      0x7 - REFTOP_VBGADJ_7 :
         VBG-3.12%
 (rw) (01)  [0;32mREFTOP_VBGUP[0m  - [07:07] -  Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable
 .
 (rw) (02)  [0;32mSTOP_MODE_CONFIG[0m  - [11:10] -  Configure the analog behavior in stop mode.
      0 - STOP_MODE_CONFIG_0 :
         SUSPEND (DSM)
      0x1 - STANDBY :
         Analog regulators are ON.
      0x2 - STOP_MODE_CONFIG_2 :
         STOP (lower power)
      0x3 - STOP_MODE_CONFIG_3 :
         STOP (very lower power)
 (rw) (01)  [0;32mDISCON_HIGH_SNVS[0m  - [12:12] -  This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      0 - DISCON_HIGH_SNVS_0 :
         Turn on the switch
      0x1 - DISCON_HIGH_SNVS_1 :
         Turn off the switch
 (rw) (02)  [0;32mOSC_I[0m  - [14:13] -  This field determines the bias current in the 24MHz oscillator
      0 - NOMINAL :
         Nominal
      0x1 - MINUS_12_5_PERCENT :
         Decrease current by 12.5%
      0x2 - MINUS_25_PERCENT :
         Decrease current by 25.0%
      0x3 - MINUS_37_5_PERCENT :
         Decrease current by 37.5%
 (ro) (01)  [0;32mOSC_XTALOK[0m  - [15:15] -  Status bit that signals that the output of the 24-MHz crystal oscillator is sta
 ble
 (rw) (01)  [0;32mOSC_XTALOK_EN[0m  - [16:16] -  This bit enables the detector that signals when the 24MHz crystal oscillator is
  stable
 (rw) (01)  [0;32mCLKGATE_CTRL[0m  - [25:25] -  This bit allows disabling the clock gate (always ungated) for the xtal 24MHz cl
 ock that clocks the digital logic in the analog block
      0 - ALLOW_AUTO_GATE :
         Allow the logic to automatically gate the clock when the XTAL is powere
         d down.
      0x1 - NO_AUTO_GATE :
         Prevent the logic from ever gating off the clock.
 (rw) (03)  [0;32mCLKGATE_DELAY[0m  - [28:26] -  This field specifies the delay between powering up the XTAL 24MHz clock and rel
 easing the clock to the digital logic inside the analog block
      0 - CLKGATE_DELAY_0 :
         0.5ms
      0x1 - CLKGATE_DELAY_1 :
         1.0ms
      0x2 - CLKGATE_DELAY_2 :
         2.0ms
      0x3 - CLKGATE_DELAY_3 :
         3.0ms
      0x4 - CLKGATE_DELAY_4 :
         4.0ms
      0x5 - CLKGATE_DELAY_5 :
         5.0ms
      0x6 - CLKGATE_DELAY_6 :
         6.0ms
      0x7 - CLKGATE_DELAY_7 :
         7.0ms
 (ro) (01)  [0;32mRTC_XTAL_SOURCE[0m  - [29:29] -  This field indicates which chip source is being used for the rtc clock.
      0 - RTC_XTAL_SOURCE_0 :
         Internal ring oscillator
      0x1 - RTC_XTAL_SOURCE_1 :
         RTC_XTAL
 (rw) (01)  [0;32mXTAL_24M_PWD[0m  - [30:30] -  This field powers down the 24M crystal oscillator if set true.
 (rw) (01)  [0;32mVID_PLL_PREDIV[0m  - [31:31] -  Predivider for the source clock of the PLL's.
      0 - VID_PLL_PREDIV_0 :
         Divide by 1
      0x1 - VID_PLL_PREDIV_1 :
         Divide by 2
</lang>
#### pmu.misc1
<link=p.PMU.MISC1>
#### p.pmu.misc1_clr
<link=p.PMU.MISC1_CLR>
#### p.PMU.MISC2
<lang=dft>
 (rw)  [1;33m0x400d8170[0m (0x400d8000 + 0x0170)
Miscellaneous Control Register
 (ro) (03)  [0;32mREG0_BO_OFFSET[0m  - [02:00] -  This field defines the brown out voltage offset for the CORE power domain
      0x4 - REG0_BO_OFFSET_4 :
         Brownout offset = 0.100V
      0x7 - REG0_BO_OFFSET_7 :
         Brownout offset = 0.175V
 (ro) (01)  [0;32mREG0_BO_STATUS[0m  - [03:03] -  Reg0 brownout status bit.
      0x1 - REG0_BO_STATUS_1 :
         Brownout, supply is below target minus brownout offset.
 (rw) (01)  [0;32mREG0_ENABLE_BO[0m  - [05:05] -  Enables the brownout detection.
 (rw) (01)  [0;32mPLL3_disable[0m  - [07:07] -  Default value of "0"
 (ro) (03)  [0;32mREG1_BO_OFFSET[0m  - [10:08] -  This field defines the brown out voltage offset for the xPU power domain
      0x4 - REG1_BO_OFFSET_4 :
         Brownout offset = 0.100V
      0x7 - REG1_BO_OFFSET_7 :
         Brownout offset = 0.175V
 (ro) (01)  [0;32mREG1_BO_STATUS[0m  - [11:11] -  Reg1 brownout status bit.
      0x1 - REG1_BO_STATUS_1 :
         Brownout, supply is below target minus brownout offset.
 (rw) (01)  [0;32mREG1_ENABLE_BO[0m  - [13:13] -  Enables the brownout detection.
 (rw) (01)  [0;32mAUDIO_DIV_LSB[0m  - [15:15] -  LSB of Post-divider for Audio PLL
      0 - AUDIO_DIV_LSB_0 :
         divide by 1 (Default)
      0x1 - AUDIO_DIV_LSB_1 :
         divide by 2
 (ro) (03)  [0;32mREG2_BO_OFFSET[0m  - [18:16] -  This field defines the brown out voltage offset for the xPU power domain
      0x4 - REG2_BO_OFFSET_4 :
         Brownout offset = 0.100V
      0x7 - REG2_BO_OFFSET_7 :
         Brownout offset = 0.175V
 (ro) (01)  [0;32mREG2_BO_STATUS[0m  - [19:19] -  Reg2 brownout status bit.
 (rw) (01)  [0;32mREG2_ENABLE_BO[0m  - [21:21] -  Enables the brownout detection.
 (ro) (01)  [0;32mREG2_OK[0m  - [22:22] -  Signals that the voltage is above the brownout level for the SOC supply
 (rw) (01)  [0;32mAUDIO_DIV_MSB[0m  - [23:23] -  MSB of Post-divider for Audio PLL
      0 - AUDIO_DIV_MSB_0 :
         divide by 1 (Default)
      0x1 - AUDIO_DIV_MSB_1 :
         divide by 2
 (rw) (02)  [0;32mREG0_STEP_TIME[0m  - [25:24] -  Number of clock periods (24MHz clock).
      0 - 64_CLOCKS :
         64
      0x1 - 128_CLOCKS :
         128
      0x2 - 256_CLOCKS :
         256
      0x3 - 512_CLOCKS :
         512
 (rw) (02)  [0;32mREG1_STEP_TIME[0m  - [27:26] -  Number of clock periods (24MHz clock).
      0 - 64_CLOCKS :
         64
      0x1 - 128_CLOCKS :
         128
      0x2 - 256_CLOCKS :
         256
      0x3 - 512_CLOCKS :
         512
 (rw) (02)  [0;32mREG2_STEP_TIME[0m  - [29:28] -  Number of clock periods (24MHz clock).
      0 - 64_CLOCKS :
         64
      0x1 - 128_CLOCKS :
         128
      0x2 - 256_CLOCKS :
         256
      0x3 - 512_CLOCKS :
         512
 (rw) (02)  [0;32mVIDEO_DIV[0m  - [31:30] -  Post-divider for video
      0 - VIDEO_DIV_0 :
         divide by 1 (Default)
      0x1 - VIDEO_DIV_1 :
         divide by 2
      0x2 - VIDEO_DIV_2 :
         divide by 1
      0x3 - VIDEO_DIV_3 :
         divide by 4
</lang>
#### PMU.MISC2
<link=p.PMU.MISC2>
#### p.TEMPMON.TEMPSENSE1
<lang=dft>
 (rw)  [1;33m0x400d8190[0m (0x400d8000 + 0x0190)
Tempsensor Control Register 1
 (rw) (16)  [0;32mMEASURE_FREQ[0m  - [15:00] -  This bits determines how many RTC clocks to wait before automatically repeating
  a temperature measurement
</lang>
#### p.tempmon.tempsense1_set
<link=p.TEMPMON.TEMPSENSE1_SET>
#### p.TEMPMON.TEMPSENSE1_TOG
<lang=dft>
 (rw)  [1;33m0x400d819c[0m (0x400d8000 + 0x019c)
Tempsensor Control Register 1
 (rw) (16)  [0;32mMEASURE_FREQ[0m  - [15:00] -  This bits determines how many RTC clocks to wait before automatically repeating
  a temperature measurement
</lang>
#### p.USB_ANALOG.USB1_VBUS_DETECT_TOG
<lang=dft>
 (rw)  [1;33m0x400d81ac[0m (0x400d8000 + 0x01ac)
USB VBUS Detect Register
 (rw) (03)  [0;32mVBUSVALID_THRESH[0m  - [02:00] -  Set the threshold for the VBUSVALID comparator
      0 - 4V0 :
         4.0V
      0x1 - 4V1 :
         4.1V
      0x2 - 4V2 :
         4.2V
      0x3 - 4V3 :
         4.3V
      0x4 - 4V4 :
         4.4V (default)
      0x5 - 4V5 :
         4.5V
      0x6 - 4V6 :
         4.6V
      0x7 - 4V7 :
         4.7V
 (rw) (01)  [0;32mVBUSVALID_PWRUP_CMPS[0m  - [20:20] -  Powers up comparators for vbus_valid detector.
 (rw) (01)  [0;32mDISCHARGE_VBUS[0m  - [26:26] -  USB OTG discharge VBUS.
 (rw) (01)  [0;32mCHARGE_VBUS[0m  - [27:27] -  USB OTG charge VBUS.
</lang>
#### USB_ANALOG.USB1_CHRG_DETECT_STAT
<link=p.USB_ANALOG.USB1_CHRG_DETECT_STAT>
#### p.USB_ANALOG.USB1_LOOPBACK
<lang=dft>
 (rw)  [1;33m0x400d81e0[0m (0x400d8000 + 0x01e0)
USB Loopback Test Register
 (rw) (01)  [0;32mUTMI_TESTSTART[0m  - [00:00] -  Setting this bit can enable 1
</lang>
#### p.usb_analog.usb1_loopback_clr
<link=p.USB_ANALOG.USB1_LOOPBACK_CLR>
#### p.USB_ANALOG.USB1_LOOPBACK_TOG
<lang=dft>
 (rw)  [1;33m0x400d81ec[0m (0x400d8000 + 0x01ec)
USB Loopback Test Register
 (rw) (01)  [0;32mUTMI_TESTSTART[0m  - [00:00] -  Setting this bit can enable 1
</lang>
#### p.USB_ANALOG.USB1_MISC_SET
<lang=dft>
 (rw)  [1;33m0x400d81f4[0m (0x400d8000 + 0x01f4)
USB Misc Register
 (rw) (01)  [0;32mHS_USE_EXTERNAL_R[0m  - [00:00] -  Use external resistor to generate the current bias for the high speed transmitt
 er
 (rw) (01)  [0;32mEN_DEGLITCH[0m  - [01:01] -  Enable the deglitching circuit of the USB PLL output.
 (rw) (01)  [0;32mEN_CLK_UTMI[0m  - [30:30] -  Enables the clk to the UTMI block.
</lang>
#### p.usb_analog.usb2_vbus_detect_stat
<link=p.USB_ANALOG.USB2_VBUS_DETECT_STAT>
#### p.usb_analog.usb2_chrg_detect_stat
<link=p.USB_ANALOG.USB2_CHRG_DETECT_STAT>
#### p.USB_ANALOG.USB2_LOOPBACK
<lang=dft>
 (rw)  [1;33m0x400d8240[0m (0x400d8000 + 0x0240)
USB Loopback Test Register
 (rw) (01)  [0;32mUTMI_TESTSTART[0m  - [00:00] -  Setting this bit can enable 1
</lang>
#### p.usb_analog.usb2_loopback_clr
<link=p.USB_ANALOG.USB2_LOOPBACK_CLR>
#### usb_analog.usb2_loopback_clr
<link=p.USB_ANALOG.USB2_LOOPBACK_CLR>
#### xtalosc24m.misc0_set
<link=p.XTALOSC24M.MISC0_SET>
#### p.XTALOSC24M.MISC0_CLR
<lang=dft>
 (rw)  [1;33m0x400d8158[0m (0x400d8000 + 0x0158)
Miscellaneous Register 0
 (rw) (01)  [0;32mREFTOP_PWD[0m  - [00:00] -  Control bit to power-down the analog bandgap reference circuitry
 (rw) (01)  [0;32mREFTOP_SELFBIASOFF[0m  - [03:03] -  Control bit to disable the self-bias circuit in the analog bandgap
      0 - REFTOP_SELFBIASOFF_0 :
         Uses coarse bias currents for startup
      0x1 - REFTOP_SELFBIASOFF_1 :
         Uses bandgap-based bias currents for best performance.
 (rw) (03)  [0;32mREFTOP_VBGADJ[0m  - [06:04] -  Not related to oscillator.
      0 - REFTOP_VBGADJ_0 :
         Nominal VBG
      0x1 - REFTOP_VBGADJ_1 :
         VBG+0.78%
      0x2 - REFTOP_VBGADJ_2 :
         VBG+1.56%
      0x3 - REFTOP_VBGADJ_3 :
         VBG+2.34%
      0x4 - REFTOP_VBGADJ_4 :
         VBG-0.78%
      0x5 - REFTOP_VBGADJ_5 :
         VBG-1.56%
      0x6 - REFTOP_VBGADJ_6 :
         VBG-2.34%
      0x7 - REFTOP_VBGADJ_7 :
         VBG-3.12%
 (rw) (01)  [0;32mREFTOP_VBGUP[0m  - [07:07] -  Status bit that signals the analog bandgap voltage is up and stable
 (rw) (02)  [0;32mSTOP_MODE_CONFIG[0m  - [11:10] -  Configure the analog behavior in stop mode.Not related to oscillator.
      0 - STOP_MODE_CONFIG_0 :
         All analog except rtc powered down on stop mode assertion. XtalOsc=on, 
         RCOsc=off;
      0x1 - STOP_MODE_CONFIG_1 :
         Certain analog functions such as certain regulators left up. XtalOsc=on
         , RCOsc=off;
      0x2 - STOP_MODE_CONFIG_2 :
         XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.
      0x3 - STOP_MODE_CONFIG_3 :
         XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.
 (rw) (01)  [0;32mDISCON_HIGH_SNVS[0m  - [12:12] -  This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.
      0 - DISCON_HIGH_SNVS_0 :
         Turn on the switch
      0x1 - DISCON_HIGH_SNVS_1 :
         Turn off the switch
 (rw) (02)  [0;32mOSC_I[0m  - [14:13] -  This field determines the bias current in the 24MHz oscillator
      0 - NOMINAL :
         Nominal
      0x1 - MINUS_12_5_PERCENT :
         Decrease current by 12.5%
      0x2 - MINUS_25_PERCENT :
         Decrease current by 25.0%
      0x3 - MINUS_37_5_PERCENT :
         Decrease current by 37.5%
 (ro) (01)  [0;32mOSC_XTALOK[0m  - [15:15] -  Status bit that signals that the output of the 24-MHz crystal oscillator is sta
 ble
 (rw) (01)  [0;32mOSC_XTALOK_EN[0m  - [16:16] -  This bit enables the detector that signals when the 24MHz crystal oscillator is
  stable.
 (rw) (01)  [0;32mCLKGATE_CTRL[0m  - [25:25] -  This bit allows disabling the clock gate (always ungated) for the xtal 24MHz cl
 ock that clocks the digital logic in the analog block
      0 - ALLOW_AUTO_GATE :
         Allow the logic to automatically gate the clock when the XTAL is powere
         d down.
      0x1 - NO_AUTO_GATE :
         Prevent the logic from ever gating off the clock.
 (rw) (03)  [0;32mCLKGATE_DELAY[0m  - [28:26] -  This field specifies the delay between powering up the XTAL 24MHz clock and rel
 easing the clock to the digital logic inside the analog block
      0 - CLKGATE_DELAY_0 :
         0.5ms
      0x1 - CLKGATE_DELAY_1 :
         1.0ms
      0x2 - CLKGATE_DELAY_2 :
         2.0ms
      0x3 - CLKGATE_DELAY_3 :
         3.0ms
      0x4 - CLKGATE_DELAY_4 :
         4.0ms
      0x5 - CLKGATE_DELAY_5 :
         5.0ms
      0x6 - CLKGATE_DELAY_6 :
         6.0ms
      0x7 - CLKGATE_DELAY_7 :
         7.0ms
 (ro) (01)  [0;32mRTC_XTAL_SOURCE[0m  - [29:29] -  This field indicates which chip source is being used for the rtc clock.
      0 - RTC_XTAL_SOURCE_0 :
         Internal ring oscillator
      0x1 - RTC_XTAL_SOURCE_1 :
         RTC_XTAL
 (rw) (01)  [0;32mXTAL_24M_PWD[0m  - [30:30] -  This field powers down the 24M crystal oscillator if set true.
 (rw) (01)  [0;32mVID_PLL_PREDIV[0m  - [31:31] -  Predivider for the source clock of the PLL's. Not related to oscillator.
      0 - VID_PLL_PREDIV_0 :
         Divide by 1
      0x1 - VID_PLL_PREDIV_1 :
         Divide by 2
</lang>
#### p.xtalosc24m.lowpwr_ctrl
<link=p.XTALOSC24M.LOWPWR_CTRL>
#### p.xtalosc24m.osc_config0
<link=p.XTALOSC24M.OSC_CONFIG0>
#### xtalosc24m.osc_config0_set
<link=p.XTALOSC24M.OSC_CONFIG0_SET>
#### xtalosc24m.osc_config1
<link=p.XTALOSC24M.OSC_CONFIG1>
#### p.XTALOSC24M.OSC_CONFIG1_TOG
<lang=dft>
 (rw)  [1;33m0x400d82bc[0m (0x400d8000 + 0x02bc)
XTAL OSC Configuration 1 Register
 (rw) (12)  [0;32mCOUNT_RC_TRG[0m  - [11:00] -  The target count used to tune the RC OSC frequency
 (rw) (12)  [0;32mCOUNT_RC_CUR[0m  - [31:20] -  The current tuning value in use.
</lang>
#### p.xtalosc24m.osc_config1_tog
<link=p.XTALOSC24M.OSC_CONFIG1_TOG>
#### xtalosc24m.osc_config2_clr
<link=p.XTALOSC24M.OSC_CONFIG2_CLR>
#### USBPHY1.PWD
<link=p.USBPHY1.PWD>
#### p.USBPHY1.CTRL
<lang=dft>
 (rw)  [1;33m0x400d9030[0m (0x400d9000 + 0x0030)
USB PHY General Control Register
 (rw) (01)  [0;32mENOTG_ID_CHG_IRQ[0m  - [00:00] -  Enable OTG_ID_CHG_IRQ.
 (rw) (01)  [0;32mENHOSTDISCONDETECT[0m  - [01:01] -  For host mode, enables high-speed disconnect detector
 (rw) (01)  [0;32mENIRQHOSTDISCON[0m  - [02:02] -  Enables interrupt for detection of disconnection to Device when in high-speed h
 ost mode
 (rw) (01)  [0;32mHOSTDISCONDETECT_IRQ[0m  - [03:03] -  Indicates that the device has disconnected in high-speed mode
 (rw) (01)  [0;32mENDEVPLUGINDETECT[0m  - [04:04] -  For device mode, enables 200-KOhm pullups for detecting connectivity to the hos
 t.
 (rw) (01)  [0;32mDEVPLUGIN_POLARITY[0m  - [05:05] -  For device mode, if this bit is cleared to 0, then it trips the interrupt if th
 e device is plugged in
 (rw) (01)  [0;32mOTG_ID_CHG_IRQ[0m  - [06:06] -  OTG ID change interrupt. Indicates the value of ID pin changed.
 (rw) (01)  [0;32mENOTGIDDETECT[0m  - [07:07] -  Enables circuit to detect resistance of MiniAB ID pin.
 (rw) (01)  [0;32mRESUMEIRQSTICKY[0m  - [08:08] -  Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it
 (rw) (01)  [0;32mENIRQRESUMEDETECT[0m  - [09:09] -  Enables interrupt for detection of a non-J state on the USB line
 (rw) (01)  [0;32mRESUME_IRQ[0m  - [10:10] -  Indicates that the host is sending a wake-up after suspend
 (rw) (01)  [0;32mENIRQDEVPLUGIN[0m  - [11:11] -  Enables interrupt for the detection of connectivity to the USB line.
 (rw) (01)  [0;32mDEVPLUGIN_IRQ[0m  - [12:12] -  Indicates that the device is connected
 (rw) (01)  [0;32mDATA_ON_LRADC[0m  - [13:13] -  Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB mode
 s only.
 (rw) (01)  [0;32mENUTMILEVEL2[0m  - [14:14] -  Enables UTMI+ Level2. This should be enabled if needs to support LS device
 (rw) (01)  [0;32mENUTMILEVEL3[0m  - [15:15] -  Enables UTMI+ Level3
 (rw) (01)  [0;32mENIRQWAKEUP[0m  - [16:16] -  Enables interrupt for the wakeup events.
 (rw) (01)  [0;32mWAKEUP_IRQ[0m  - [17:17] -  Indicates that there is a wakeup event
 (rw) (01)  [0;32mENAUTO_PWRON_PLL[0m  - [18:18] -  Enables the feature to auto-enable the POWER bit of HW_CLKCTRL_PLLxCTRL0 if the
 re is wakeup event if USB is suspended
 (rw) (01)  [0;32mENAUTOCLR_CLKGATE[0m  - [19:19] -  Enables the feature to auto-clear the CLKGATE bit if there is wakeup event whil
 e USB is suspended
 (rw) (01)  [0;32mENAUTOCLR_PHY_PWD[0m  - [20:20] -  Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there
  is wakeup event while USB is suspended
 (rw) (01)  [0;32mENDPDMCHG_WKUP[0m  - [21:21] -  Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended
 (rw) (01)  [0;32mENIDCHG_WKUP[0m  - [22:22] -  Enables the feature to wakeup USB if ID is toggled when USB is suspended.
 (rw) (01)  [0;32mENVBUSCHG_WKUP[0m  - [23:23] -  Enables the feature to wakeup USB if VBUS is toggled when USB is suspended.
 (rw) (01)  [0;32mFSDLL_RST_EN[0m  - [24:24] -  Enables the feature to reset the FSDLL lock detection logic at the end of each 
 TX packet.
 (ro) (02)  [0;32mRSVD1[0m  - [26:25] -  Reserved.
 (ro) (01)  [0;32mOTG_ID_VALUE[0m  - [27:27] -  Almost same as OTGID_STATUS in USBPHYx_STATUS Register
 (rw) (01)  [0;32mHOST_FORCE_LS_SE0[0m  - [28:28] -  Forces the next FS packet that is transmitted to have a EOP with LS timing
 (ro) (01)  [0;32mUTMI_SUSPENDM[0m  - [29:29] -  Used by the PHY to indicate a powered-down state
 (rw) (01)  [0;32mCLKGATE[0m  - [30:30] -  Gate UTMI Clocks
 (rw) (01)  [0;32mSFTRST[0m  - [31:31] -  Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX
 , and USBPHYx_CTRL registers
</lang>
#### usbphy1.ctrl_clr
<link=p.USBPHY1.CTRL_CLR>
#### USBPHY1.DEBUG1
<link=p.USBPHY1.DEBUG1>
#### p.usbphy1.debug1_set
<link=p.USBPHY1.DEBUG1_SET>
#### p.USBPHY2.TX_SET
<lang=dft>
 (rw)  [1;33m0x400da014[0m (0x400da000 + 0x0014)
USB PHY Transmitter Control Register
 (rw) (04)  [0;32mD_CAL[0m  - [03:00] -  Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25%
 (rw) (04)  [0;32mRSVD0[0m  - [07:04] -  Reserved. Note: This bit should remain clear.
 (rw) (04)  [0;32mTXCAL45DN[0m  - [11:08] -  Decode to select a 45-Ohm resistance to the USB_DN output pin
 (rw) (04)  [0;32mRSVD1[0m  - [15:12] -  Reserved. Note: This bit should remain clear.
 (rw) (04)  [0;32mTXCAL45DP[0m  - [19:16] -  Decode to select a 45-Ohm resistance to the USB_DP output pin
 (ro) (06)  [0;32mRSVD2[0m  - [25:20] -  Reserved.
 (rw) (03)  [0;32mUSBPHY_TX_EDGECTRL[0m  - [28:26] -  Controls the edge-rate of the current sensing transistors used in HS transmit
 (ro) (03)  [0;32mRSVD5[0m  - [31:29] -  Reserved.
</lang>
#### p.usbphy2.status
<link=p.USBPHY2.STATUS>
#### p.usbphy2.debug_tog
<link=p.USBPHY2.DEBUG_TOG>
#### usbphy2.debug1_set
<link=p.USBPHY2.DEBUG1_SET>
#### USBPHY2.VERSION
<link=p.USBPHY2.VERSION>
#### csu.csl1
<link=p.CSU.CSL1>
#### CSU.CSL1
<link=p.CSU.CSL1>
#### p.CSU.CSL4
<lang=dft>
 (rw)  [1;33m0x400dc010[0m (0x400dc000 + 0x0010)
Config security level register
 (rw) (01)  [0;32mSUR_S2[0m  - [00:00] -  Secure user read access control for the second slave
      0 - SUR_S2_0 :
         The secure user read access is disabled for the second slave.
      0x1 - SUR_S2_1 :
         The secure user read access is enabled for the second slave.
 (rw) (01)  [0;32mSSR_S2[0m  - [01:01] -  Secure supervisor read access control for the second slave
      0 - SSR_S2_0 :
         The secure supervisor read access is disabled for the second slave.
      0x1 - SSR_S2_1 :
         The secure supervisor read access is enabled for the second slave.
 (rw) (01)  [0;32mNUR_S2[0m  - [02:02] -  Non-secure user read access control for the second slave
      0 - NUR_S2_0 :
         The non-secure user read access is disabled for the second slave.
      0x1 - NUR_S2_1 :
         The non-secure user read access is enabled for the second slave.
 (rw) (01)  [0;32mNSR_S2[0m  - [03:03] -  Non-secure supervisor read access control for the second slave
      0 - NSR_S2_0 :
         The non-secure supervisor read access is disabled for the second slave.
      0x1 - NSR_S2_1 :
         The non-secure supervisor read access is enabled for the second slave.
 (rw) (01)  [0;32mSUW_S2[0m  - [04:04] -  Secure user write access control for the second slave
      0 - SUW_S2_0 :
         The secure user write access is disabled for the second slave.
      0x1 - SUW_S2_1 :
         The secure user write access is enabled for the second slave.
 (rw) (01)  [0;32mSSW_S2[0m  - [05:05] -  Secure supervisor write access control for the second slave
      0 - SSW_S2_0 :
         The secure supervisor write access is disabled for the second slave.
      0x1 - SSW_S2_1 :
         The secure supervisor write access is enabled for the second slave.
 (rw) (01)  [0;32mNUW_S2[0m  - [06:06] -  Non-secure user write access control for the second slave
      0 - NUW_S2_0 :
         The non-secure user write access is disabled for the second slave.
      0x1 - NUW_S2_1 :
         The non-secure user write access is enabled for the second slave.
 (rw) (01)  [0;32mNSW_S2[0m  - [07:07] -  Non-secure supervisor write access control for the second slave
      0 - NSW_S2_0 :
         The non-secure supervisor write access is disabled for the second slave
         .
      0x1 - NSW_S2_1 :
         The non-secure supervisor write access is enabled for the second slave.
 (rw) (01)  [0;32mLOCK_S2[0m  - [08:08] -  The lock bit corresponding to the second slave. It is written by the secure sof
 tware.
      0 - LOCK_S2_0 :
         Not locked. Bits 7-0 can be written by the software.
      0x1 - LOCK_S2_1 :
         Bits 7-0 are locked and cannot be written by the software
 (rw) (01)  [0;32mSUR_S1[0m  - [16:16] -  Secure user read access control for the first slave
      0 - SUR_S1_0 :
         The secure user read access is disabled for the first slave.
      0x1 - SUR_S1_1 :
         The secure user read access is enabled for the first slave.
 (rw) (01)  [0;32mSSR_S1[0m  - [17:17] -  Secure supervisor read access control for the first slave
      0 - SSR_S1_0 :
         The secure supervisor read access is disabled for the first slave.
      0x1 - SSR_S1_1 :
         The secure supervisor read access is enabled for the first slave.
 (rw) (01)  [0;32mNUR_S1[0m  - [18:18] -  Non-secure user read access control for the first slave
      0 - NUR_S1_0 :
         The non-secure user read access is disabled for the first slave.
      0x1 - NUR_S1_1 :
         The non-secure user read access is enabled for the first slave.
 (rw) (01)  [0;32mNSR_S1[0m  - [19:19] -  Non-secure supervisor read access control for the first slave
      0 - NSR_S1_0 :
         The non-secure supervisor read access is disabled for the first slave.
      0x1 - NSR_S1_1 :
         The non-secure supervisor read access is enabled for the first slave.
 (rw) (01)  [0;32mSUW_S1[0m  - [20:20] -  Secure user write access control for the first slave
      0 - SUW_S1_0 :
         The secure user write access is disabled for the first slave.
      0x1 - SUW_S1_1 :
         The secure user write access is enabled for the first slave.
 (rw) (01)  [0;32mSSW_S1[0m  - [21:21] -  Secure supervisor write access control for the first slave
      0 - SSW_S1_0 :
         The secure supervisor write access is disabled for the first slave.
      0x1 - SSW_S1_1 :
         The secure supervisor write access is enabled for the first slave.
 (rw) (01)  [0;32mNUW_S1[0m  - [22:22] -  Non-secure user write access control for the first slave
      0 - NUW_S1_0 :
         The non-secure user write access is disabled for the first slave.
      0x1 - NUW_S1_1 :
         The non-secure user write access is enabled for the first slave.
 (rw) (01)  [0;32mNSW_S1[0m  - [23:23] -  Non-secure supervisor write access control for the first slave
      0 - NSW_S1_0 :
         The non-secure supervisor write access is disabled for the first slave.
      0x1 - NSW_S1_1 :
         The non-secure supervisor write access is enabled for the first slave
 (rw) (01)  [0;32mLOCK_S1[0m  - [24:24] -  The lock bit corresponding to the first slave. It is written by the secure soft
 ware.
      0 - LOCK_S1_0 :
         Not locked. The bits 16-23 can be written by the software.
      0x1 - LOCK_S1_1 :
         The bits 16-23 are locked and can't be written by the software.
</lang>
#### p.csu.csl4
<link=p.CSU.CSL4>
#### csu.csl14
<link=p.CSU.CSL14>
#### CSU.CSL14
<link=p.CSU.CSL14>
#### p.csu.sa
<link=p.CSU.SA>
#### tsc.pre_charge_time
<link=p.TSC.PRE_CHARGE_TIME>
#### p.tsc.int_sig_en
<link=p.TSC.INT_SIG_EN>
#### p.DMA0
<lang=dft>
base: 0x400e8000
CDNE            CEEI            CERQ            CERR            
CINT            CR              DCHPRI0         DCHPRI1         
DCHPRI10        DCHPRI11        DCHPRI12        DCHPRI13        
DCHPRI14        DCHPRI15        DCHPRI16        DCHPRI17        
DCHPRI18        DCHPRI19        DCHPRI2         DCHPRI20        
DCHPRI21        DCHPRI22        DCHPRI23        DCHPRI24        
DCHPRI25        DCHPRI26        DCHPRI27        DCHPRI28        
DCHPRI29        DCHPRI3         DCHPRI30        DCHPRI31        
DCHPRI4         DCHPRI5         DCHPRI6         DCHPRI7         
DCHPRI8         DCHPRI9         EARS            EEI             
ERQ             ERR             ES              HRS             
INT             SEEI            SERQ            SSRT            
TCD0_ATTR       TCD0_BITER_ELINKNO  TCD0_BITER_ELINKYES  TCD0_CITER_ELINKNO  
TCD0_CITER_ELINKYES  TCD0_CSR        TCD0_DADDR      TCD0_DLASTSGA   
TCD0_DOFF       TCD0_NBYTES_MLNO  TCD0_NBYTES_MLOFFNO  TCD0_NBYTES_MLOFFYES  
TCD0_SADDR      TCD0_SLAST      TCD0_SOFF       TCD10_ATTR      
TCD10_BITER_ELINKNO  TCD10_BITER_ELINKYES  TCD10_CITER_ELINKNO  
TCD10_CITER_ELINKYES  TCD10_CSR       TCD10_DADDR     TCD10_DLASTSGA  
TCD10_DOFF      TCD10_NBYTES_MLNO  TCD10_NBYTES_MLOFFNO  TCD10_NBYTES_MLOFFYES  
TCD10_SADDR     TCD10_SLAST     TCD10_SOFF      TCD11_ATTR      
TCD11_BITER_ELINKNO  TCD11_BITER_ELINKYES  TCD11_CITER_ELINKNO  
TCD11_CITER_ELINKYES  TCD11_CSR       TCD11_DADDR     TCD11_DLASTSGA  
TCD11_DOFF      TCD11_NBYTES_MLNO  TCD11_NBYTES_MLOFFNO  TCD11_NBYTES_MLOFFYES  
TCD11_SADDR     TCD11_SLAST     TCD11_SOFF      TCD12_ATTR      
TCD12_BITER_ELINKNO  TCD12_BITER_ELINKYES  TCD12_CITER_ELINKNO  
TCD12_CITER_ELINKYES  TCD12_CSR       TCD12_DADDR     TCD12_DLASTSGA  
TCD12_DOFF      TCD12_NBYTES_MLNO  TCD12_NBYTES_MLOFFNO  TCD12_NBYTES_MLOFFYES  
TCD12_SADDR     TCD12_SLAST     TCD12_SOFF      TCD13_ATTR      
TCD13_BITER_ELINKNO  TCD13_BITER_ELINKYES  TCD13_CITER_ELINKNO  
TCD13_CITER_ELINKYES  TCD13_CSR       TCD13_DADDR     TCD13_DLASTSGA  
TCD13_DOFF      TCD13_NBYTES_MLNO  TCD13_NBYTES_MLOFFNO  TCD13_NBYTES_MLOFFYES  
TCD13_SADDR     TCD13_SLAST     TCD13_SOFF      TCD14_ATTR      
TCD14_BITER_ELINKNO  TCD14_BITER_ELINKYES  TCD14_CITER_ELINKNO  
TCD14_CITER_ELINKYES  TCD14_CSR       TCD14_DADDR     TCD14_DLASTSGA  
TCD14_DOFF      TCD14_NBYTES_MLNO  TCD14_NBYTES_MLOFFNO  TCD14_NBYTES_MLOFFYES  
TCD14_SADDR     TCD14_SLAST     TCD14_SOFF      TCD15_ATTR      
TCD15_BITER_ELINKNO  TCD15_BITER_ELINKYES  TCD15_CITER_ELINKNO  
TCD15_CITER_ELINKYES  TCD15_CSR       TCD15_DADDR     TCD15_DLASTSGA  
TCD15_DOFF      TCD15_NBYTES_MLNO  TCD15_NBYTES_MLOFFNO  TCD15_NBYTES_MLOFFYES  
TCD15_SADDR     TCD15_SLAST     TCD15_SOFF      TCD16_ATTR      
TCD16_BITER_ELINKNO  TCD16_BITER_ELINKYES  TCD16_CITER_ELINKNO  
TCD16_CITER_ELINKYES  TCD16_CSR       TCD16_DADDR     TCD16_DLASTSGA  
TCD16_DOFF      TCD16_NBYTES_MLNO  TCD16_NBYTES_MLOFFNO  TCD16_NBYTES_MLOFFYES  
TCD16_SADDR     TCD16_SLAST     TCD16_SOFF      TCD17_ATTR      
TCD17_BITER_ELINKNO  TCD17_BITER_ELINKYES  TCD17_CITER_ELINKNO  
TCD17_CITER_ELINKYES  TCD17_CSR       TCD17_DADDR     TCD17_DLASTSGA  
TCD17_DOFF      TCD17_NBYTES_MLNO  TCD17_NBYTES_MLOFFNO  TCD17_NBYTES_MLOFFYES  
TCD17_SADDR     TCD17_SLAST     TCD17_SOFF      TCD18_ATTR      
TCD18_BITER_ELINKNO  TCD18_BITER_ELINKYES  TCD18_CITER_ELINKNO  
TCD18_CITER_ELINKYES  TCD18_CSR       TCD18_DADDR     TCD18_DLASTSGA  
TCD18_DOFF      TCD18_NBYTES_MLNO  TCD18_NBYTES_MLOFFNO  TCD18_NBYTES_MLOFFYES  
TCD18_SADDR     TCD18_SLAST     TCD18_SOFF      TCD19_ATTR      
TCD19_BITER_ELINKNO  TCD19_BITER_ELINKYES  TCD19_CITER_ELINKNO  
TCD19_CITER_ELINKYES  TCD19_CSR       TCD19_DADDR     TCD19_DLASTSGA  
TCD19_DOFF      TCD19_NBYTES_MLNO  TCD19_NBYTES_MLOFFNO  TCD19_NBYTES_MLOFFYES  
TCD19_SADDR     TCD19_SLAST     TCD19_SOFF      TCD1_ATTR       
TCD1_BITER_ELINKNO  TCD1_BITER_ELINKYES  TCD1_CITER_ELINKNO  TCD1_CITER_ELINKYES  
TCD1_CSR        TCD1_DADDR      TCD1_DLASTSGA   TCD1_DOFF       
TCD1_NBYTES_MLNO  TCD1_NBYTES_MLOFFNO  TCD1_NBYTES_MLOFFYES  TCD1_SADDR      
TCD1_SLAST      TCD1_SOFF       TCD20_ATTR      TCD20_BITER_ELINKNO  
TCD20_BITER_ELINKYES  TCD20_CITER_ELINKNO  TCD20_CITER_ELINKYES  
TCD20_CSR       TCD20_DADDR     TCD20_DLASTSGA  TCD20_DOFF      
TCD20_NBYTES_MLNO  TCD20_NBYTES_MLOFFNO  TCD20_NBYTES_MLOFFYES  
TCD20_SADDR     TCD20_SLAST     TCD20_SOFF      TCD21_ATTR      
TCD21_BITER_ELINKNO  TCD21_BITER_ELINKYES  TCD21_CITER_ELINKNO  
TCD21_CITER_ELINKYES  TCD21_CSR       TCD21_DADDR     TCD21_DLASTSGA  
TCD21_DOFF      TCD21_NBYTES_MLNO  TCD21_NBYTES_MLOFFNO  TCD21_NBYTES_MLOFFYES  
TCD21_SADDR     TCD21_SLAST     TCD21_SOFF      TCD22_ATTR      
TCD22_BITER_ELINKNO  TCD22_BITER_ELINKYES  TCD22_CITER_ELINKNO  
TCD22_CITER_ELINKYES  TCD22_CSR       TCD22_DADDR     TCD22_DLASTSGA  
TCD22_DOFF      TCD22_NBYTES_MLNO  TCD22_NBYTES_MLOFFNO  TCD22_NBYTES_MLOFFYES  
TCD22_SADDR     TCD22_SLAST     TCD22_SOFF      TCD23_ATTR      
TCD23_BITER_ELINKNO  TCD23_BITER_ELINKYES  TCD23_CITER_ELINKNO  
TCD23_CITER_ELINKYES  TCD23_CSR       TCD23_DADDR     TCD23_DLASTSGA  
TCD23_DOFF      TCD23_NBYTES_MLNO  TCD23_NBYTES_MLOFFNO  TCD23_NBYTES_MLOFFYES  
TCD23_SADDR     TCD23_SLAST     TCD23_SOFF      TCD24_ATTR      
TCD24_BITER_ELINKNO  TCD24_BITER_ELINKYES  TCD24_CITER_ELINKNO  
TCD24_CITER_ELINKYES  TCD24_CSR       TCD24_DADDR     TCD24_DLASTSGA  
TCD24_DOFF      TCD24_NBYTES_MLNO  TCD24_NBYTES_MLOFFNO  TCD24_NBYTES_MLOFFYES  
TCD24_SADDR     TCD24_SLAST     TCD24_SOFF      TCD25_ATTR      
TCD25_BITER_ELINKNO  TCD25_BITER_ELINKYES  TCD25_CITER_ELINKNO  
TCD25_CITER_ELINKYES  TCD25_CSR       TCD25_DADDR     TCD25_DLASTSGA  
TCD25_DOFF      TCD25_NBYTES_MLNO  TCD25_NBYTES_MLOFFNO  TCD25_NBYTES_MLOFFYES  
TCD25_SADDR     TCD25_SLAST     TCD25_SOFF      TCD26_ATTR      
TCD26_BITER_ELINKNO  TCD26_BITER_ELINKYES  TCD26_CITER_ELINKNO  
TCD26_CITER_ELINKYES  TCD26_CSR       TCD26_DADDR     TCD26_DLASTSGA  
TCD26_DOFF      TCD26_NBYTES_MLNO  TCD26_NBYTES_MLOFFNO  TCD26_NBYTES_MLOFFYES  
TCD26_SADDR     TCD26_SLAST     TCD26_SOFF      TCD27_ATTR      
TCD27_BITER_ELINKNO  TCD27_BITER_ELINKYES  TCD27_CITER_ELINKNO  
TCD27_CITER_ELINKYES  TCD27_CSR       TCD27_DADDR     TCD27_DLASTSGA  
TCD27_DOFF      TCD27_NBYTES_MLNO  TCD27_NBYTES_MLOFFNO  TCD27_NBYTES_MLOFFYES  
TCD27_SADDR     TCD27_SLAST     TCD27_SOFF      TCD28_ATTR      
TCD28_BITER_ELINKNO  TCD28_BITER_ELINKYES  TCD28_CITER_ELINKNO  
TCD28_CITER_ELINKYES  TCD28_CSR       TCD28_DADDR     TCD28_DLASTSGA  
TCD28_DOFF      TCD28_NBYTES_MLNO  TCD28_NBYTES_MLOFFNO  TCD28_NBYTES_MLOFFYES  
TCD28_SADDR     TCD28_SLAST     TCD28_SOFF      TCD29_ATTR      
TCD29_BITER_ELINKNO  TCD29_BITER_ELINKYES  TCD29_CITER_ELINKNO  
TCD29_CITER_ELINKYES  TCD29_CSR       TCD29_DADDR     TCD29_DLASTSGA  
TCD29_DOFF      TCD29_NBYTES_MLNO  TCD29_NBYTES_MLOFFNO  TCD29_NBYTES_MLOFFYES  
TCD29_SADDR     TCD29_SLAST     TCD29_SOFF      TCD2_ATTR       
TCD2_BITER_ELINKNO  TCD2_BITER_ELINKYES  TCD2_CITER_ELINKNO  TCD2_CITER_ELINKYES  
TCD2_CSR        TCD2_DADDR      TCD2_DLASTSGA   TCD2_DOFF       
TCD2_NBYTES_MLNO  TCD2_NBYTES_MLOFFNO  TCD2_NBYTES_MLOFFYES  TCD2_SADDR      
TCD2_SLAST      TCD2_SOFF       TCD30_ATTR      TCD30_BITER_ELINKNO  
TCD30_BITER_ELINKYES  TCD30_CITER_ELINKNO  TCD30_CITER_ELINKYES  
TCD30_CSR       TCD30_DADDR     TCD30_DLASTSGA  TCD30_DOFF      
TCD30_NBYTES_MLNO  TCD30_NBYTES_MLOFFNO  TCD30_NBYTES_MLOFFYES  
TCD30_SADDR     TCD30_SLAST     TCD30_SOFF      TCD31_ATTR      
TCD31_BITER_ELINKNO  TCD31_BITER_ELINKYES  TCD31_CITER_ELINKNO  
TCD31_CITER_ELINKYES  TCD31_CSR       TCD31_DADDR     TCD31_DLASTSGA  
TCD31_DOFF      TCD31_NBYTES_MLNO  TCD31_NBYTES_MLOFFNO  TCD31_NBYTES_MLOFFYES  
TCD31_SADDR     TCD31_SLAST     TCD31_SOFF      TCD3_ATTR       
TCD3_BITER_ELINKNO  TCD3_BITER_ELINKYES  TCD3_CITER_ELINKNO  TCD3_CITER_ELINKYES  
TCD3_CSR        TCD3_DADDR      TCD3_DLASTSGA   TCD3_DOFF       
TCD3_NBYTES_MLNO  TCD3_NBYTES_MLOFFNO  TCD3_NBYTES_MLOFFYES  TCD3_SADDR      
TCD3_SLAST      TCD3_SOFF       TCD4_ATTR       TCD4_BITER_ELINKNO  
TCD4_BITER_ELINKYES  TCD4_CITER_ELINKNO  TCD4_CITER_ELINKYES  TCD4_CSR        
TCD4_DADDR      TCD4_DLASTSGA   TCD4_DOFF       TCD4_NBYTES_MLNO  
TCD4_NBYTES_MLOFFNO  TCD4_NBYTES_MLOFFYES  TCD4_SADDR      TCD4_SLAST      
TCD4_SOFF       TCD5_ATTR       TCD5_BITER_ELINKNO  TCD5_BITER_ELINKYES  
TCD5_CITER_ELINKNO  TCD5_CITER_ELINKYES  TCD5_CSR        TCD5_DADDR      
TCD5_DLASTSGA   TCD5_DOFF       TCD5_NBYTES_MLNO  TCD5_NBYTES_MLOFFNO  
TCD5_NBYTES_MLOFFYES  TCD5_SADDR      TCD5_SLAST      TCD5_SOFF       
TCD6_ATTR       TCD6_BITER_ELINKNO  TCD6_BITER_ELINKYES  TCD6_CITER_ELINKNO  
TCD6_CITER_ELINKYES  TCD6_CSR        TCD6_DADDR      TCD6_DLASTSGA   
TCD6_DOFF       TCD6_NBYTES_MLNO  TCD6_NBYTES_MLOFFNO  TCD6_NBYTES_MLOFFYES  
TCD6_SADDR      TCD6_SLAST      TCD6_SOFF       TCD7_ATTR       
TCD7_BITER_ELINKNO  TCD7_BITER_ELINKYES  TCD7_CITER_ELINKNO  TCD7_CITER_ELINKYES  
TCD7_CSR        TCD7_DADDR      TCD7_DLASTSGA   TCD7_DOFF       
TCD7_NBYTES_MLNO  TCD7_NBYTES_MLOFFNO  TCD7_NBYTES_MLOFFYES  TCD7_SADDR      
TCD7_SLAST      TCD7_SOFF       TCD8_ATTR       TCD8_BITER_ELINKNO  
TCD8_BITER_ELINKYES  TCD8_CITER_ELINKNO  TCD8_CITER_ELINKYES  TCD8_CSR        
TCD8_DADDR      TCD8_DLASTSGA   TCD8_DOFF       TCD8_NBYTES_MLNO  
TCD8_NBYTES_MLOFFNO  TCD8_NBYTES_MLOFFYES  TCD8_SADDR      TCD8_SLAST      
TCD8_SOFF       TCD9_ATTR       TCD9_BITER_ELINKNO  TCD9_BITER_ELINKYES  
TCD9_CITER_ELINKNO  TCD9_CITER_ELINKYES  TCD9_CSR        TCD9_DADDR      
TCD9_DLASTSGA   TCD9_DOFF       TCD9_NBYTES_MLNO  TCD9_NBYTES_MLOFFNO  
TCD9_NBYTES_MLOFFYES  TCD9_SADDR      TCD9_SLAST      TCD9_SOFF       
ËæìÂÖ• p.DMA0.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.DMA0.{reg_name} to check details of registers
</lang>
#### p.dma0.serq
<link=p.DMA0.SERQ>
#### p.DMA0.CDNE
<lang=dft>
 (rw)  [1;33m0x400e801c[0m (0x400e8000 + 0x001c)
Clear DONE Status Bit Register
 (rw) (05)  [0;32mCDNE[0m  - [04:00] -  Clear DONE Bit
 (rw) (01)  [0;32mCADN[0m  - [06:06] -  Clears All DONE Bits
      0 - CADN_0 :
         Clears only the TCDn_CSR[DONE] bit specified in the CDNE field
      0x1 - CADN_1 :
         Clears all bits in TCDn_CSR[DONE]
 (rw) (01)  [0;32mNOP[0m  - [07:07] -  No Op enable
      0 - NOP_0 :
         Normal operation
      0x1 - NOP_1 :
         No operation, ignore the other bits in this register
</lang>
#### DMA0.CINT
<link=p.DMA0.CINT>
#### p.dma0.dchpri3
<link=p.DMA0.DCHPRI3>
#### DMA0.DCHPRI8
<link=p.DMA0.DCHPRI8>
#### dma0.dchpri14
<link=p.DMA0.DCHPRI14>
#### DMA0.DCHPRI17
<link=p.DMA0.DCHPRI17>
#### dma0.dchpri21
<link=p.DMA0.DCHPRI21>
#### p.dma0.dchpri25
<link=p.DMA0.DCHPRI25>
#### DMA0.DCHPRI29
<link=p.DMA0.DCHPRI29>
#### p.dma0.tcd0_attr
<link=p.DMA0.TCD0_ATTR>
#### dma0.tcd0_slast
<link=p.DMA0.TCD0_SLAST>
#### DMA0.TCD0_DOFF
<link=p.DMA0.TCD0_DOFF>
#### p.DMA0.TCD1_SADDR
<lang=dft>
 (rw)  [1;33m0x400e9020[0m (0x400e8000 + 0x1020)
TCD Source Address
 (rw) (32)  [0;32mSADDR[0m  - [31:00] -  Source Address
</lang>
#### DMA0.TCD1_NBYTES_MLOFFNO
<link=p.DMA0.TCD1_NBYTES_MLOFFNO>
#### p.DMA0.TCD1_CITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e9036[0m (0x400e8000 + 0x1036)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mCITER[0m  - [14:00] -  Current Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd2_soff
<link=p.DMA0.TCD2_SOFF>
#### p.DMA0.TCD2_CITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e9056[0m (0x400e8000 + 0x1056)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mCITER[0m  - [14:00] -  Current Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### p.dma0.tcd2_dlastsga
<link=p.DMA0.TCD2_DLASTSGA>
#### DMA0.TCD2_CSR
<link=p.DMA0.TCD2_CSR>
#### dma0.tcd3_attr
<link=p.DMA0.TCD3_ATTR>
#### p.DMA0.TCD3_NBYTES_MLOFFYES
<lang=dft>
 (rw)  [1;33m0x400e9068[0m (0x400e8000 + 0x1068)
TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
 (rw) (10)  [0;32mNBYTES[0m  - [09:00] -  Minor Byte Transfer Count
 (rw) (20)  [0;32mMLOFF[0m  - [29:10] -  If SMLOE or DMLOE is set, this field represents a sign-extended offset applied 
 to the source or destination address to form the next-state value after the min
 or loop completes.
 (rw) (01)  [0;32mDMLOE[0m  - [30:30] -  Destination Minor Loop Offset enable
      0 - DMLOE_0 :
         The minor loop offset is not applied to the DADDR
      0x1 - DMLOE_1 :
         The minor loop offset is applied to the DADDR
 (rw) (01)  [0;32mSMLOE[0m  - [31:31] -  Source Minor Loop Offset Enable
      0 - SMLOE_0 :
         The minor loop offset is not applied to the SADDR
      0x1 - SMLOE_1 :
         The minor loop offset is applied to the SADDR
</lang>
#### DMA0.TCD3_NBYTES_MLOFFYES
<link=p.DMA0.TCD3_NBYTES_MLOFFYES>
#### DMA0.TCD3_DADDR
<link=p.DMA0.TCD3_DADDR>
#### p.dma0.tcd3_citer_elinkno
<link=p.DMA0.TCD3_CITER_ELINKNO>
#### p.dma0.tcd3_dlastsga
<link=p.DMA0.TCD3_DLASTSGA>
#### dma0.tcd5_nbytes_mloffyes
<link=p.DMA0.TCD5_NBYTES_MLOFFYES>
#### p.DMA0.TCD6_NBYTES_MLNO
<lang=dft>
 (rw)  [1;33m0x400e90c8[0m (0x400e8000 + 0x10c8)
TCD Minor Byte Count (Minor Loop Mapping Disabled)
 (rw) (32)  [0;32mNBYTES[0m  - [31:00] -  Minor Byte Transfer Count
</lang>
#### p.DMA0.TCD6_DOFF
<lang=dft>
 (rw)  [1;33m0x400e90d4[0m (0x400e8000 + 0x10d4)
TCD Signed Destination Address Offset
 (rw) (16)  [0;32mDOFF[0m  - [15:00] -  Destination Address Signed Offset
</lang>
#### p.dma0.tcd6_biter_elinkyes
<link=p.DMA0.TCD6_BITER_ELINKYES>
#### dma0.tcd6_biter_elinkyes
<link=p.DMA0.TCD6_BITER_ELINKYES>
#### p.DMA0.TCD7_DADDR
<lang=dft>
 (rw)  [1;33m0x400e90f0[0m (0x400e8000 + 0x10f0)
TCD Destination Address
 (rw) (32)  [0;32mDADDR[0m  - [31:00] -  Destination Address
</lang>
#### DMA0.TCD7_CITER_ELINKYES
<link=p.DMA0.TCD7_CITER_ELINKYES>
#### p.DMA0.TCD7_BITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e90fe[0m (0x400e8000 + 0x10fe)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mBITER[0m  - [14:00] -  Starting Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd7_biter_elinkno
<link=p.DMA0.TCD7_BITER_ELINKNO>
#### dma0.tcd8_doff
<link=p.DMA0.TCD8_DOFF>
#### p.DMA0.TCD8_CSR
<lang=dft>
 (rw)  [1;33m0x400e911c[0m (0x400e8000 + 0x111c)
TCD Control and Status
 (rw) (01)  [0;32mSTART[0m  - [00:00] -  Channel Start
      0 - START_0 :
         The channel is not explicitly started.
      0x1 - START_1 :
         The channel is explicitly started via a software initiated service requ
         est.
 (rw) (01)  [0;32mINTMAJOR[0m  - [01:01] -  Enable an interrupt when major iteration count completes.
      0 - INTMAJOR_0 :
         The end-of-major loop interrupt is disabled.
      0x1 - INTMAJOR_1 :
         The end-of-major loop interrupt is enabled.
 (rw) (01)  [0;32mINTHALF[0m  - [02:02] -  Enable an interrupt when major counter is half complete.
      0 - INTHALF_0 :
         The half-point interrupt is disabled.
      0x1 - INTHALF_1 :
         The half-point interrupt is enabled.
 (rw) (01)  [0;32mDREQ[0m  - [03:03] -  Disable Request
      0 - DREQ_0 :
         The channel's ERQ bit is not affected.
      0x1 - DREQ_1 :
         The channel's ERQ bit is cleared when the major loop is complete.
 (rw) (01)  [0;32mESG[0m  - [04:04] -  Enable Scatter/Gather Processing
      0 - ESG_0 :
         The current channel's TCD is normal format.
      0x1 - ESG_1 :
         The current channel's TCD specifies a scatter gather format. The DLASTS
         GA field provides a memory pointer to the next TCD to be loaded into th
         is channel after the major loop completes its execution.
 (rw) (01)  [0;32mMAJORELINK[0m  - [05:05] -  Enable channel-to-channel linking on major loop complete
      0 - MAJORELINK_0 :
         The channel-to-channel linking is disabled.
      0x1 - MAJORELINK_1 :
         The channel-to-channel linking is enabled.
 (ro) (01)  [0;32mACTIVE[0m  - [06:06] -  Channel Active
 (rw) (01)  [0;32mDONE[0m  - [07:07] -  Channel Done
 (rw) (05)  [0;32mMAJORLINKCH[0m  - [12:08] -  Major Loop Link Channel Number
 (rw) (02)  [0;32mBWC[0m  - [15:14] -  Bandwidth Control
      0 - BWC_0 :
         No eDMA engine stalls.
      0x2 - BWC_2 :
         eDMA engine stalls for 4 cycles after each R/W.
      0x3 - BWC_3 :
         eDMA engine stalls for 8 cycles after each R/W.
</lang>
#### dma0.tcd8_csr
<link=p.DMA0.TCD8_CSR>
#### DMA0.TCD8_BITER_ELINKYES
<link=p.DMA0.TCD8_BITER_ELINKYES>
#### DMA0.TCD9_SOFF
<link=p.DMA0.TCD9_SOFF>
#### DMA0.TCD9_ATTR
<link=p.DMA0.TCD9_ATTR>
#### p.dma0.tcd9_nbytes_mlno
<link=p.DMA0.TCD9_NBYTES_MLNO>
#### p.dma0.tcd9_slast
<link=p.DMA0.TCD9_SLAST>
#### DMA0.TCD10_NBYTES_MLOFFNO
<link=p.DMA0.TCD10_NBYTES_MLOFFNO>
#### dma0.tcd10_nbytes_mloffyes
<link=p.DMA0.TCD10_NBYTES_MLOFFYES>
#### DMA0.TCD10_DOFF
<link=p.DMA0.TCD10_DOFF>
#### p.dma0.tcd10_citer_elinkyes
<link=p.DMA0.TCD10_CITER_ELINKYES>
#### dma0.tcd10_citer_elinkyes
<link=p.DMA0.TCD10_CITER_ELINKYES>
#### p.dma0.tcd11_nbytes_mloffyes
<link=p.DMA0.TCD11_NBYTES_MLOFFYES>
#### DMA0.TCD11_DADDR
<link=p.DMA0.TCD11_DADDR>
#### DMA0.TCD11_DOFF
<link=p.DMA0.TCD11_DOFF>
#### dma0.tcd12_attr
<link=p.DMA0.TCD12_ATTR>
#### DMA0.TCD13_SADDR
<link=p.DMA0.TCD13_SADDR>
#### p.DMA0.TCD13_SOFF
<lang=dft>
 (rw)  [1;33m0x400e91a4[0m (0x400e8000 + 0x11a4)
TCD Signed Source Address Offset
 (rw) (16)  [0;32mSOFF[0m  - [15:00] -  Source address signed offset
</lang>
#### DMA0.TCD13_BITER_ELINKYES
<link=p.DMA0.TCD13_BITER_ELINKYES>
#### p.DMA0.TCD14_SADDR
<lang=dft>
 (rw)  [1;33m0x400e91c0[0m (0x400e8000 + 0x11c0)
TCD Source Address
 (rw) (32)  [0;32mSADDR[0m  - [31:00] -  Source Address
</lang>
#### p.dma0.tcd14_attr
<link=p.DMA0.TCD14_ATTR>
#### DMA0.TCD14_SLAST
<link=p.DMA0.TCD14_SLAST>
#### p.DMA0.TCD14_CITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e91d6[0m (0x400e8000 + 0x11d6)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mCITER[0m  - [14:00] -  Current Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### p.dma0.tcd14_citer_elinkno
<link=p.DMA0.TCD14_CITER_ELINKNO>
#### p.dma0.tcd15_nbytes_mlno
<link=p.DMA0.TCD15_NBYTES_MLNO>
#### DMA0.TCD15_NBYTES_MLOFFYES
<link=p.DMA0.TCD15_NBYTES_MLOFFYES>
#### DMA0.TCD15_SLAST
<link=p.DMA0.TCD15_SLAST>
#### p.DMA0.TCD15_DADDR
<lang=dft>
 (rw)  [1;33m0x400e91f0[0m (0x400e8000 + 0x11f0)
TCD Destination Address
 (rw) (32)  [0;32mDADDR[0m  - [31:00] -  Destination Address
</lang>
#### DMA0.TCD15_DLASTSGA
<link=p.DMA0.TCD15_DLASTSGA>
#### DMA0.TCD15_BITER_ELINKNO
<link=p.DMA0.TCD15_BITER_ELINKNO>
#### p.DMA0.TCD15_BITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e91fe[0m (0x400e8000 + 0x11fe)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mBITER[0m  - [08:00] -  Starting major iteration count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd16_daddr
<link=p.DMA0.TCD16_DADDR>
#### p.dma0.tcd16_citer_elinkyes
<link=p.DMA0.TCD16_CITER_ELINKYES>
#### dma0.tcd16_citer_elinkyes
<link=p.DMA0.TCD16_CITER_ELINKYES>
#### dma0.tcd17_nbytes_mloffno
<link=p.DMA0.TCD17_NBYTES_MLOFFNO>
#### p.DMA0.TCD17_CITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e9236[0m (0x400e8000 + 0x1236)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mCITER[0m  - [14:00] -  Current Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd18_soff
<link=p.DMA0.TCD18_SOFF>
#### dma0.tcd18_daddr
<link=p.DMA0.TCD18_DADDR>
#### p.DMA0.TCD18_CITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e9256[0m (0x400e8000 + 0x1256)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mCITER[0m  - [14:00] -  Current Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### p.dma0.tcd18_citer_elinkno
<link=p.DMA0.TCD18_CITER_ELINKNO>
#### DMA0.TCD18_BITER_ELINKYES
<link=p.DMA0.TCD18_BITER_ELINKYES>
#### dma0.tcd19_nbytes_mloffyes
<link=p.DMA0.TCD19_NBYTES_MLOFFYES>
#### p.dma0.tcd19_csr
<link=p.DMA0.TCD19_CSR>
#### DMA0.TCD19_BITER_ELINKNO
<link=p.DMA0.TCD19_BITER_ELINKNO>
#### dma0.tcd19_biter_elinkyes
<link=p.DMA0.TCD19_BITER_ELINKYES>
#### p.DMA0.TCD20_SADDR
<lang=dft>
 (rw)  [1;33m0x400e9280[0m (0x400e8000 + 0x1280)
TCD Source Address
 (rw) (32)  [0;32mSADDR[0m  - [31:00] -  Source Address
</lang>
#### p.DMA0.TCD20_NBYTES_MLNO
<lang=dft>
 (rw)  [1;33m0x400e9288[0m (0x400e8000 + 0x1288)
TCD Minor Byte Count (Minor Loop Mapping Disabled)
 (rw) (32)  [0;32mNBYTES[0m  - [31:00] -  Minor Byte Transfer Count
</lang>
#### p.dma0.tcd20_nbytes_mlno
<link=p.DMA0.TCD20_NBYTES_MLNO>
#### p.dma0.tcd20_nbytes_mloffno
<link=p.DMA0.TCD20_NBYTES_MLOFFNO>
#### dma0.tcd20_nbytes_mloffno
<link=p.DMA0.TCD20_NBYTES_MLOFFNO>
#### p.DMA0.TCD20_NBYTES_MLOFFYES
<lang=dft>
 (rw)  [1;33m0x400e9288[0m (0x400e8000 + 0x1288)
TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled)
 (rw) (10)  [0;32mNBYTES[0m  - [09:00] -  Minor Byte Transfer Count
 (rw) (20)  [0;32mMLOFF[0m  - [29:10] -  If SMLOE or DMLOE is set, this field represents a sign-extended offset applied 
 to the source or destination address to form the next-state value after the min
 or loop completes.
 (rw) (01)  [0;32mDMLOE[0m  - [30:30] -  Destination Minor Loop Offset enable
      0 - DMLOE_0 :
         The minor loop offset is not applied to the DADDR
      0x1 - DMLOE_1 :
         The minor loop offset is applied to the DADDR
 (rw) (01)  [0;32mSMLOE[0m  - [31:31] -  Source Minor Loop Offset Enable
      0 - SMLOE_0 :
         The minor loop offset is not applied to the SADDR
      0x1 - SMLOE_1 :
         The minor loop offset is applied to the SADDR
</lang>
#### dma0.tcd20_nbytes_mloffyes
<link=p.DMA0.TCD20_NBYTES_MLOFFYES>
#### DMA0.TCD20_DLASTSGA
<link=p.DMA0.TCD20_DLASTSGA>
#### p.DMA0.TCD20_BITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e929e[0m (0x400e8000 + 0x129e)
TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mBITER[0m  - [14:00] -  Starting Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enables channel-to-channel linking on minor loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### DMA0.TCD21_SADDR
<link=p.DMA0.TCD21_SADDR>
#### p.DMA0.TCD21_ATTR
<lang=dft>
 (rw)  [1;33m0x400e92a6[0m (0x400e8000 + 0x12a6)
TCD Transfer Attributes
 (rw) (03)  [0;32mDSIZE[0m  - [02:00] -  Destination data transfer size
 (rw) (05)  [0;32mDMOD[0m  - [07:03] -  Destination Address Modulo
 (rw) (03)  [0;32mSSIZE[0m  - [10:08] -  Source data transfer size
      0 - SSIZE_0 :
         8-bit
      0x1 - SSIZE_1 :
         16-bit
      0x2 - SSIZE_2 :
         32-bit
      0x3 - SSIZE_3 :
         64-bit
      0x5 - SSIZE_5 :
         32-byte burst (4 beats of 64 bits)
 (rw) (05)  [0;32mSMOD[0m  - [15:11] -  Source Address Modulo
      0 - SMOD_0 :
         Source address modulo feature is disabled
      0x1 - SMOD_1 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x2 - SMOD_2 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x3 - SMOD_3 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x4 - SMOD_4 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x5 - SMOD_5 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x6 - SMOD_6 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x7 - SMOD_7 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x8 - SMOD_8 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
      0x9 - SMOD_9 :
         This value defines a specific address range specified to be the value a
         fter SADDR + SOFF calculation is performed on the original register val
         ue. Setting this field provides the ability to implement a circular dat
         a queue easily. For data queues requiring power-of-2 size bytes, the qu
         eue should start at a 0-modulo-size address and the SMOD field should b
         e set to the appropriate value for the queue, freezing the desired numb
         er of upper address bits. The value programmed into this field specifie
         s the number of lower address bits allowed to change. For a circular qu
         eue application, the SOFF is typically set to the transfer size to impl
         ement post-increment addressing with the SMOD function constraining the
          addresses to a 0-modulo-size range.
</lang>
#### DMA0.TCD21_NBYTES_MLOFFYES
<link=p.DMA0.TCD21_NBYTES_MLOFFYES>
#### dma0.tcd21_daddr
<link=p.DMA0.TCD21_DADDR>
#### p.DMA0.TCD22_NBYTES_MLNO
<lang=dft>
 (rw)  [1;33m0x400e92c8[0m (0x400e8000 + 0x12c8)
TCD Minor Byte Count (Minor Loop Mapping Disabled)
 (rw) (32)  [0;32mNBYTES[0m  - [31:00] -  Minor Byte Transfer Count
</lang>
#### p.dma0.tcd22_doff
<link=p.DMA0.TCD22_DOFF>
#### p.DMA0.TCD22_CITER_ELINKNO
<lang=dft>
 (rw)  [1;33m0x400e92d6[0m (0x400e8000 + 0x12d6)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled)
 (rw) (15)  [0;32mCITER[0m  - [14:00] -  Current Major Iteration Count
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### dma0.tcd23_attr
<link=p.DMA0.TCD23_ATTR>
#### dma0.tcd23_daddr
<link=p.DMA0.TCD23_DADDR>
#### dma0.tcd23_biter_elinkno
<link=p.DMA0.TCD23_BITER_ELINKNO>
#### DMA0.TCD23_BITER_ELINKYES
<link=p.DMA0.TCD23_BITER_ELINKYES>
#### p.DMA0.TCD24_CITER_ELINKYES
<lang=dft>
 (rw)  [1;33m0x400e9316[0m (0x400e8000 + 0x1316)
TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)
 (rw) (09)  [0;32mCITER[0m  - [08:00] -  Current Major Iteration Count
 (rw) (05)  [0;32mLINKCH[0m  - [13:09] -  Minor Loop Link Channel Number
 (rw) (01)  [0;32mELINK[0m  - [15:15] -  Enable channel-to-channel linking on minor-loop complete
      0 - ELINK_0 :
         The channel-to-channel linking is disabled
      0x1 - ELINK_1 :
         The channel-to-channel linking is enabled
</lang>
#### DMA0.TCD24_CSR
<link=p.DMA0.TCD24_CSR>
#### dma0.tcd24_biter_elinkno
<link=p.DMA0.TCD24_BITER_ELINKNO>
#### dma0.tcd24_biter_elinkyes
<link=p.DMA0.TCD24_BITER_ELINKYES>
#### DMA0.TCD25_CITER_ELINKYES
<link=p.DMA0.TCD25_CITER_ELINKYES>
#### p.DMA0.TCD25_DLASTSGA
<lang=dft>
 (rw)  [1;33m0x400e9338[0m (0x400e8000 + 0x1338)
TCD Last Destination Address Adjustment/Scatter Gather Address
 (rw) (32)  [0;32mDLASTSGA[0m  - [31:00] -  DLASTSGA
</lang>
#### p.DMA0.TCD25_CSR
<lang=dft>
 (rw)  [1;33m0x400e933c[0m (0x400e8000 + 0x133c)
TCD Control and Status
 (rw) (01)  [0;32mSTART[0m  - [00:00] -  Channel Start
      0 - START_0 :
         The channel is not explicitly started.
      0x1 - START_1 :
         The channel is explicitly started via a software initiated service requ
         est.
 (rw) (01)  [0;32mINTMAJOR[0m  - [01:01] -  Enable an interrupt when major iteration count completes.
      0 - INTMAJOR_0 :
         The end-of-major loop interrupt is disabled.
      0x1 - INTMAJOR_1 :
         The end-of-major loop interrupt is enabled.
 (rw) (01)  [0;32mINTHALF[0m  - [02:02] -  Enable an interrupt when major counter is half complete.
      0 - INTHALF_0 :
         The half-point interrupt is disabled.
      0x1 - INTHALF_1 :
         The half-point interrupt is enabled.
 (rw) (01)  [0;32mDREQ[0m  - [03:03] -  Disable Request
      0 - DREQ_0 :
         The channel's ERQ bit is not affected.
      0x1 - DREQ_1 :
         The channel's ERQ bit is cleared when the major loop is complete.
 (rw) (01)  [0;32mESG[0m  - [04:04] -  Enable Scatter/Gather Processing
      0 - ESG_0 :
         The current channel's TCD is normal format.
      0x1 - ESG_1 :
         The current channel's TCD specifies a scatter gather format. The DLASTS
         GA field provides a memory pointer to the next TCD to be loaded into th
         is channel after the major loop completes its execution.
 (rw) (01)  [0;32mMAJORELINK[0m  - [05:05] -  Enable channel-to-channel linking on major loop complete
      0 - MAJORELINK_0 :
         The channel-to-channel linking is disabled.
      0x1 - MAJORELINK_1 :
         The channel-to-channel linking is enabled.
 (ro) (01)  [0;32mACTIVE[0m  - [06:06] -  Channel Active
 (rw) (01)  [0;32mDONE[0m  - [07:07] -  Channel Done
 (rw) (05)  [0;32mMAJORLINKCH[0m  - [12:08] -  Major Loop Link Channel Number
 (rw) (02)  [0;32mBWC[0m  - [15:14] -  Bandwidth Control
      0 - BWC_0 :
         No eDMA engine stalls.
      0x2 - BWC_2 :
         eDMA engine stalls for 4 cycles after each R/W.
      0x3 - BWC_3 :
         eDMA engine stalls for 8 cycles after each R/W.
</lang>
#### dma0.tcd25_csr
<link=p.DMA0.TCD25_CSR>
#### dma0.tcd26_soff
<link=p.DMA0.TCD26_SOFF>
#### DMA0.TCD27_SOFF
<link=p.DMA0.TCD27_SOFF>
#### p.DMA0.TCD27_SLAST
<lang=dft>
 (rw)  [1;33m0x400e936c[0m (0x400e8000 + 0x136c)
TCD Last Source Address Adjustment
 (rw) (32)  [0;32mSLAST[0m  - [31:00] -  Last Source Address Adjustment
</lang>
#### DMA0.TCD28_SADDR
<link=p.DMA0.TCD28_SADDR>
#### p.dma0.tcd28_attr
<link=p.DMA0.TCD28_ATTR>
#### dma0.tcd28_csr
<link=p.DMA0.TCD28_CSR>
#### dma0.tcd28_biter_elinkno
<link=p.DMA0.TCD28_BITER_ELINKNO>
#### DMA0.TCD29_DLASTSGA
<link=p.DMA0.TCD29_DLASTSGA>
#### p.dma0.tcd30_nbytes_mloffno
<link=p.DMA0.TCD30_NBYTES_MLOFFNO>
#### dma0.tcd30_nbytes_mloffno
<link=p.DMA0.TCD30_NBYTES_MLOFFNO>
#### p.DMA0.TCD30_DADDR
<lang=dft>
 (rw)  [1;33m0x400e93d0[0m (0x400e8000 + 0x13d0)
TCD Destination Address
 (rw) (32)  [0;32mDADDR[0m  - [31:00] -  Destination Address
</lang>
#### p.DMA0.TCD30_DOFF
<lang=dft>
 (rw)  [1;33m0x400e93d4[0m (0x400e8000 + 0x13d4)
TCD Signed Destination Address Offset
 (rw) (16)  [0;32mDOFF[0m  - [15:00] -  Destination Address Signed Offset
</lang>
#### p.dma0.tcd30_citer_elinkyes
<link=p.DMA0.TCD30_CITER_ELINKYES>
#### dma0.tcd30_citer_elinkyes
<link=p.DMA0.TCD30_CITER_ELINKYES>
#### p.DMA0.TCD31_DOFF
<lang=dft>
 (rw)  [1;33m0x400e93f4[0m (0x400e8000 + 0x13f4)
TCD Signed Destination Address Offset
 (rw) (16)  [0;32mDOFF[0m  - [15:00] -  Destination Address Signed Offset
</lang>
#### p.dma0.tcd31_doff
<link=p.DMA0.TCD31_DOFF>
#### dma0.tcd31_citer_elinkno
<link=p.DMA0.TCD31_CITER_ELINKNO>
#### DMA0.TCD31_CSR
<link=p.DMA0.TCD31_CSR>
#### p.DMAMUX.CHCFG[8]
<lang=dft>
 (rw)  [1;33m0x400ec020[0m (0x400ec000 + 0x0020)
Channel 0 Configuration Register
 (rw) (07)  [0;32mSOURCE[0m  - [06:00] -  DMA Channel Source (Slot Number)
 (rw) (01)  [0;32mA_ON[0m  - [29:29] -  DMA Channel Always Enable
      0 - A_ON_0 :
         DMA Channel Always ON function is disabled
      0x1 - A_ON_1 :
         DMA Channel Always ON function is enabled
 (rw) (01)  [0;32mTRIG[0m  - [30:30] -  DMA Channel Trigger Enable
      0 - TRIG_0 :
         Triggering is disabled. If triggering is disabled and ENBL is set, the 
         DMA Channel will simply route the specified source to the DMA channel. 
         (Normal mode)
      0x1 - TRIG_1 :
         Triggering is enabled. If triggering is enabled and ENBL is set, the DM
         A_CH_MUX is in Periodic Trigger mode.
 (rw) (01)  [0;32mENBL[0m  - [31:31] -  DMA Mux Channel Enable
      0 - ENBL_0 :
         DMA Mux channel is disabled
      0x1 - ENBL_1 :
         DMA Mux channel is enabled
</lang>
#### DMAMUX.CHCFG[10]
<link=p.DMAMUX.CHCFG[10]>
#### dmamux.chcfg[15]
<link=p.DMAMUX.CHCFG[15]>
#### dmamux.chcfg[18]
<link=p.DMAMUX.CHCFG[18]>
#### DMAMUX.CHCFG[21]
<link=p.DMAMUX.CHCFG[21]>
#### dmamux.chcfg[23]
<link=p.DMAMUX.CHCFG[23]>
#### p.DMAMUX.CHCFG[24]
<lang=dft>
 (rw)  [1;33m0x400ec060[0m (0x400ec000 + 0x0060)
Channel 0 Configuration Register
 (rw) (07)  [0;32mSOURCE[0m  - [06:00] -  DMA Channel Source (Slot Number)
 (rw) (01)  [0;32mA_ON[0m  - [29:29] -  DMA Channel Always Enable
      0 - A_ON_0 :
         DMA Channel Always ON function is disabled
      0x1 - A_ON_1 :
         DMA Channel Always ON function is enabled
 (rw) (01)  [0;32mTRIG[0m  - [30:30] -  DMA Channel Trigger Enable
      0 - TRIG_0 :
         Triggering is disabled. If triggering is disabled and ENBL is set, the 
         DMA Channel will simply route the specified source to the DMA channel. 
         (Normal mode)
      0x1 - TRIG_1 :
         Triggering is enabled. If triggering is enabled and ENBL is set, the DM
         A_CH_MUX is in Periodic Trigger mode.
 (rw) (01)  [0;32mENBL[0m  - [31:31] -  DMA Mux Channel Enable
      0 - ENBL_0 :
         DMA Mux channel is disabled
      0x1 - ENBL_1 :
         DMA Mux channel is enabled
</lang>
#### dmamux.chcfg[29]
<link=p.DMAMUX.CHCFG[29]>
#### GPC.IMR1
<link=p.GPC.IMR1>
#### p.GPC.IMR4
<lang=dft>
 (rw)  [1;33m0x400f4014[0m (0x400f4000 + 0x0014)
IRQ masking register 4
 (rw) (32)  [0;32mIMR4[0m  - [31:00] -  IRQ[127:96] masking bits: 1-irq masked, 0-irq is not masked
</lang>
#### p.GPC.ISR1
<lang=dft>
 (ro)  [1;33m0x400f4018[0m (0x400f4000 + 0x0018)
IRQ status resister 1
 (ro) (32)  [0;32mISR1[0m  - [31:00] -  IRQ[31:0] status, read only
</lang>
#### GPC.ISR5
<link=p.GPC.ISR5>
#### p.pgc.mega_sr
<link=p.PGC.MEGA_SR>
#### src.sbmr2
<link=p.SRC.SBMR2>
#### p.src.gpr3
<link=p.SRC.GPR3>
#### SRC.GPR3
<link=p.SRC.GPR3>
#### p.SRC.GPR8
<lang=dft>
 (rw)  [1;33m0x400f803c[0m (0x400f8000 + 0x003c)
SRC General Purpose Register 8
</lang>
#### SRC.GPR10
<link=p.SRC.GPR10>
#### p.CCM.CACRR
<lang=dft>
 (rw)  [1;33m0x400fc010[0m (0x400fc000 + 0x0010)
CCM Arm Clock Root Register
 (rw) (03)  [0;32mARM_PODF[0m  - [02:00] -  Divider for ARM clock root
      0 - ARM_PODF_0 :
         divide by 1
      0x1 - ARM_PODF_1 :
         divide by 2
      0x2 - ARM_PODF_2 :
         divide by 3
      0x3 - ARM_PODF_3 :
         divide by 4
      0x4 - ARM_PODF_4 :
         divide by 5
      0x5 - ARM_PODF_5 :
         divide by 6
      0x6 - ARM_PODF_6 :
         divide by 7
      0x7 - ARM_PODF_7 :
         divide by 8
</lang>
#### CCM.CACRR
<link=p.CCM.CACRR>
#### ccm.cscdr3
<link=p.CCM.CSCDR3>
#### CCM.CLPCR
<link=p.CCM.CLPCR>
#### CCM.CISR
<link=p.CCM.CISR>
#### CCM.CCOSR
<link=p.CCM.CCOSR>
#### p.ccm.ccgr4
<link=p.CCM.CCGR4>
#### p.CCM.CCGR6
<lang=dft>
 (rw)  [1;33m0x400fc080[0m (0x400fc000 + 0x0080)
CCM Clock Gating Register 6
 (rw) (02)  [0;32mCG0[0m  - [01:00] -  usboh3 clock (usboh3_clk_enable)
 (rw) (02)  [0;32mCG1[0m  - [03:02] -  usdhc1 clocks (usdhc1_clk_enable)
 (rw) (02)  [0;32mCG2[0m  - [05:04] -  usdhc2 clocks (usdhc2_clk_enable)
 (rw) (02)  [0;32mCG3[0m  - [07:06] -  dcdc clocks (dcdc_clk_enable)
 (rw) (02)  [0;32mCG4[0m  - [09:08] -  ipmux4 clock (ipmux4_clk_enable)
 (rw) (02)  [0;32mCG5[0m  - [11:10] -  flexspi clocks (flexspi_clk_enable) sim_ems_clk_enable must also be cleared, wh
 en flexspi_clk_enable is cleared
 (rw) (02)  [0;32mCG6[0m  - [13:12] -  trng clock (trng_clk_enable)
 (rw) (02)  [0;32mCG7[0m  - [15:14] -  lpuart8 clocks (lpuart8_clk_enable)
 (rw) (02)  [0;32mCG8[0m  - [17:16] -  timer4 clocks (timer4_clk_enable)
 (rw) (02)  [0;32mCG9[0m  - [19:18] -  aips_tz3 clock (aips_tz3_clk_enable)
 (rw) (02)  [0;32mCG10[0m  - [21:20] -  sim_axbs_p_clk_enable
 (rw) (02)  [0;32mCG11[0m  - [23:22] -  anadig clocks (anadig_clk_enable)
 (rw) (02)  [0;32mCG12[0m  - [25:24] -  lpi2c4 serial clock (lpi2c4_serial_clk_enable)
 (rw) (02)  [0;32mCG13[0m  - [27:26] -  timer1 clocks (timer1_clk_enable)
 (rw) (02)  [0;32mCG14[0m  - [29:28] -  timer2 clocks (timer2_clk_enable)
 (rw) (02)  [0;32mCG15[0m  - [31:30] -  timer3 clocks (timer3_clk_enable)
</lang>
#### CCM.CMEOR
<link=p.CCM.CMEOR>
#### p.ROMC.ROMPATCH7D
<lang=dft>
 (rw)  [1;33m0x401800d4[0m (0x40180000 + 0x00d4)
ROMC Data Registers
 (rw) (32)  [0;32mDATAX[0m  - [31:00] -  Data Fix Registers - Stores the data used for 1-word data fix operations
</lang>
#### romc.rompatch7d
<link=p.ROMC.ROMPATCH7D>
#### p.romc.rompatchenl
<link=p.ROMC.ROMPATCHENL>
#### p.ROMC.ROMPATCH4A
<lang=dft>
 (rw)  [1;33m0x40180110[0m (0x40180000 + 0x0110)
ROMC Address Registers
 (rw) (01)  [0;32mTHUMBX[0m  - [00:00] -  THUMB Comparator Select - Indicates that this address will trigger a THUMB opco
 de patch or an Arm opcode patch
      0 - THUMBX_0 :
         Arm patch
      0x1 - THUMBX_1 :
         THUMB patch (ignore if data fix)
 (rw) (22)  [0;32mADDRX[0m  - [22:01] -  Address Comparator Registers - Indicates the memory address to be watched
</lang>
#### romc.rompatch4a
<link=p.ROMC.ROMPATCH4A>
#### romc.rompatch11a
<link=p.ROMC.ROMPATCH11A>
#### p.ROMC.ROMPATCH14A
<lang=dft>
 (rw)  [1;33m0x40180138[0m (0x40180000 + 0x0138)
ROMC Address Registers
 (rw) (01)  [0;32mTHUMBX[0m  - [00:00] -  THUMB Comparator Select - Indicates that this address will trigger a THUMB opco
 de patch or an Arm opcode patch
      0 - THUMBX_0 :
         Arm patch
      0x1 - THUMBX_1 :
         THUMB patch (ignore if data fix)
 (rw) (22)  [0;32mADDRX[0m  - [22:01] -  Address Comparator Registers - Indicates the memory address to be watched
</lang>
#### ROMC.ROMPATCH15A
<link=p.ROMC.ROMPATCH15A>
#### LPUART1.PINCFG
<link=p.LPUART1.PINCFG>
#### p.lpuart1.match
<link=p.LPUART1.MATCH>
#### LPUART2.CTRL
<link=p.LPUART2.CTRL>
#### lpuart2.fifo
<link=p.LPUART2.FIFO>
#### LPUART2.FIFO
<link=p.LPUART2.FIFO>
#### p.LPUART3.GLOBAL
<lang=dft>
 (rw)  [1;33m0x4018c008[0m (0x4018c000 + 0x0008)
LPUART Global Register
 (rw) (01)  [0;32mRST[0m  - [01:01] -  Software Reset
      0 - RST_0 :
         Module is not reset.
      0x1 - RST_1 :
         Module is reset.
</lang>
#### p.lpuart3.global
<link=p.LPUART3.GLOBAL>
#### p.lpuart5.verid
<link=p.LPUART5.VERID>
#### LPUART5.PARAM
<link=p.LPUART5.PARAM>
#### p.LPUART5.STAT
<lang=dft>
 (rw)  [1;33m0x40194014[0m (0x40194000 + 0x0014)
LPUART Status Register
 (rw) (01)  [0;32mMA2F[0m  - [14:14] -  Match 2 Flag
      0 - MA2F_0 :
         Received data is not equal to MA2
      0x1 - MA2F_1 :
         Received data is equal to MA2
 (rw) (01)  [0;32mMA1F[0m  - [15:15] -  Match 1 Flag
      0 - MA1F_0 :
         Received data is not equal to MA1
      0x1 - MA1F_1 :
         Received data is equal to MA1
 (rw) (01)  [0;32mPF[0m  - [16:16] -  Parity Error Flag
      0 - PF_0 :
         No parity error.
      0x1 - PF_1 :
         Parity error.
 (rw) (01)  [0;32mFE[0m  - [17:17] -  Framing Error Flag
      0 - FE_0 :
         No framing error detected. This does not guarantee the framing is corre
         ct.
      0x1 - FE_1 :
         Framing error.
 (rw) (01)  [0;32mNF[0m  - [18:18] -  Noise Flag
      0 - NF_0 :
         No noise detected.
      0x1 - NF_1 :
         Noise detected in the received character in the DATA register.
 (rw) (01)  [0;32mOR[0m  - [19:19] -  Receiver Overrun Flag
      0 - OR_0 :
         No overrun.
      0x1 - OR_1 :
         Receive overrun (new LPUART data lost).
 (rw) (01)  [0;32mIDLE[0m  - [20:20] -  Idle Line Flag
      0 - IDLE_0 :
         No idle line detected.
      0x1 - IDLE_1 :
         Idle line was detected.
 (ro) (01)  [0;32mRDRF[0m  - [21:21] -  Receive Data Register Full Flag
      0 - RDRF_0 :
         Receive data buffer empty.
      0x1 - RDRF_1 :
         Receive data buffer full.
 (ro) (01)  [0;32mTC[0m  - [22:22] -  Transmission Complete Flag
      0 - TC_0 :
         Transmitter active (sending data, a preamble, or a break).
      0x1 - TC_1 :
         Transmitter idle (transmission activity complete).
 (ro) (01)  [0;32mTDRE[0m  - [23:23] -  Transmit Data Register Empty Flag
      0 - TDRE_0 :
         Transmit data buffer full.
      0x1 - TDRE_1 :
         Transmit data buffer empty.
 (ro) (01)  [0;32mRAF[0m  - [24:24] -  Receiver Active Flag
      0 - RAF_0 :
         LPUART receiver idle waiting for a start bit.
      0x1 - RAF_1 :
         LPUART receiver active (RXD input not idle).
 (rw) (01)  [0;32mLBKDE[0m  - [25:25] -  LIN Break Detection Enable
      0 - LBKDE_0 :
         LIN break detect is disabled, normal break character can be detected.
      0x1 - LBKDE_1 :
         LIN break detect is enabled. LIN break character is detected at length 
         of 11 bit times (if M = 0) or 12 (if M = 1) or 13 (M10 = 1).
 (rw) (01)  [0;32mBRK13[0m  - [26:26] -  Break Character Generation Length
      0 - BRK13_0 :
         Break character is transmitted with length of 9 to 13 bit times.
      0x1 - BRK13_1 :
         Break character is transmitted with length of 12 to 15 bit times.
 (rw) (01)  [0;32mRWUID[0m  - [27:27] -  Receive Wake Up Idle Detect
      0 - RWUID_0 :
         During receive standby state (RWU = 1), the IDLE bit does not get set u
         pon detection of an idle character. During address match wakeup, the ID
         LE bit does not set when an address does not match.
      0x1 - RWUID_1 :
         During receive standby state (RWU = 1), the IDLE bit gets set upon dete
         ction of an idle character. During address match wakeup, the IDLE bit d
         oes set when an address does not match.
 (rw) (01)  [0;32mRXINV[0m  - [28:28] -  Receive Data Inversion
      0 - RXINV_0 :
         Receive data not inverted.
      0x1 - RXINV_1 :
         Receive data inverted.
 (rw) (01)  [0;32mMSBF[0m  - [29:29] -  MSB First
      0 - MSBF_0 :
         LSB (bit0) is the first bit that is transmitted following the start bit
         . Further, the first bit received after the start bit is identified as 
         bit0.
      0x1 - MSBF_1 :
         MSB (bit9, bit8, bit7 or bit6) is the first bit that is transmitted fol
         lowing the start bit depending on the setting of CTRL[M], CTRL[PE] and 
         BAUD[M10]. Further, the first bit received after the start bit is ident
         ified as bit9, bit8, bit7 or bit6 depending on the setting of CTRL[M] a
         nd CTRL[PE].
 (rw) (01)  [0;32mRXEDGIF[0m  - [30:30] -  RXD Pin Active Edge Interrupt Flag
      0 - RXEDGIF_0 :
         No active edge on the receive pin has occurred.
      0x1 - RXEDGIF_1 :
         An active edge on the receive pin has occurred.
 (rw) (01)  [0;32mLBKDIF[0m  - [31:31] -  LIN Break Detect Interrupt Flag
      0 - LBKDIF_0 :
         No LIN break character has been detected.
      0x1 - LBKDIF_1 :
         LIN break character has been detected.
</lang>
#### p.LPUART5.MATCH
<lang=dft>
 (rw)  [1;33m0x40194020[0m (0x40194000 + 0x0020)
LPUART Match Address Register
 (rw) (10)  [0;32mMA1[0m  - [09:00] -  Match Address 1
 (rw) (10)  [0;32mMA2[0m  - [25:16] -  Match Address 2
</lang>
#### p.lpuart5.fifo
<link=p.LPUART5.FIFO>
#### p.LPUART6.PINCFG
<lang=dft>
 (rw)  [1;33m0x4019800c[0m (0x40198000 + 0x000c)
LPUART Pin Configuration Register
 (rw) (02)  [0;32mTRGSEL[0m  - [01:00] -  Trigger Select
      0 - TRGSEL_0 :
         Input trigger is disabled.
      0x1 - TRGSEL_1 :
         Input trigger is used instead of RXD pin input.
      0x2 - TRGSEL_2 :
         Input trigger is used instead of CTS_B pin input.
      0x3 - TRGSEL_3 :
         Input trigger is used to modulate the TXD pin output. The TXD pin outpu
         t (after TXINV configuration) is ANDed with the input trigger.
</lang>
#### p.LPUART6.MODIR
<lang=dft>
 (rw)  [1;33m0x40198024[0m (0x40198000 + 0x0024)
LPUART Modem IrDA Register
 (rw) (01)  [0;32mTXCTSE[0m  - [00:00] -  Transmitter clear-to-send enable
      0 - TXCTSE_0 :
         CTS has no effect on the transmitter.
      0x1 - TXCTSE_1 :
         Enables clear-to-send operation. The transmitter checks the state of CT
         S each time it is ready to send a character. If CTS is asserted, the ch
         aracter is sent. If CTS is deasserted, the signal TXD remains in the ma
         rk state and transmission is delayed until CTS is asserted. Changes in 
         CTS as a character is being sent do not affect its transmission.
 (rw) (01)  [0;32mTXRTSE[0m  - [01:01] -  Transmitter request-to-send enable
      0 - TXRTSE_0 :
         The transmitter has no effect on RTS.
      0x1 - TXRTSE_1 :
         When a character is placed into an empty transmitter data buffer , RTS 
         asserts one bit time before the start bit is transmitted. RTS deasserts
          one bit time after all characters in the transmitter data buffer and s
         hift register are completely sent, including the last stop bit.
 (rw) (01)  [0;32mTXRTSPOL[0m  - [02:02] -  Transmitter request-to-send polarity
      0 - TXRTSPOL_0 :
         Transmitter RTS is active low.
      0x1 - TXRTSPOL_1 :
         Transmitter RTS is active high.
 (rw) (01)  [0;32mRXRTSE[0m  - [03:03] -  Receiver request-to-send enable
      0 - RXRTSE_0 :
         The receiver has no effect on RTS.
      0x1 - RXRTSE_1 :
         RTS is deasserted if the receiver data register is full or a start bit 
         has been detected that would cause the receiver data register to become
          full. RTS is asserted if the receiver data register is not full and ha
         s not detected a start bit that would cause the receiver data register 
         to become full.
 (rw) (01)  [0;32mTXCTSC[0m  - [04:04] -  Transmit CTS Configuration
      0 - TXCTSC_0 :
         CTS input is sampled at the start of each character.
      0x1 - TXCTSC_1 :
         CTS input is sampled when the transmitter is idle.
 (rw) (01)  [0;32mTXCTSSRC[0m  - [05:05] -  Transmit CTS Source
      0 - TXCTSSRC_0 :
         CTS input is the CTS_B pin.
      0x1 - TXCTSSRC_1 :
         CTS input is the inverted Receiver Match result.
 (rw) (02)  [0;32mRTSWATER[0m  - [09:08] -  Receive RTS Configuration
 (rw) (02)  [0;32mTNP[0m  - [17:16] -  Transmitter narrow pulse
      0 - TNP_0 :
         1/OSR.
      0x1 - TNP_1 :
         2/OSR.
      0x2 - TNP_2 :
         3/OSR.
      0x3 - TNP_3 :
         4/OSR.
 (rw) (01)  [0;32mIREN[0m  - [18:18] -  Infrared enable
      0 - IREN_0 :
         IR disabled.
      0x1 - IREN_1 :
         IR enabled.
</lang>
#### LPUART7.VERID
<link=p.LPUART7.VERID>
#### p.LPUART7.BAUD
<lang=dft>
 (rw)  [1;33m0x4019c010[0m (0x4019c000 + 0x0010)
LPUART Baud Rate Register
 (rw) (13)  [0;32mSBR[0m  - [12:00] -  Baud Rate Modulo Divisor.
 (rw) (01)  [0;32mSBNS[0m  - [13:13] -  Stop Bit Number Select
      0 - SBNS_0 :
         One stop bit.
      0x1 - SBNS_1 :
         Two stop bits.
 (rw) (01)  [0;32mRXEDGIE[0m  - [14:14] -  RX Input Active Edge Interrupt Enable
      0 - RXEDGIE_0 :
         Hardware interrupts from STAT[RXEDGIF] are disabled.
      0x1 - RXEDGIE_1 :
         Hardware interrupt is requested when STAT[RXEDGIF] flag is 1.
 (rw) (01)  [0;32mLBKDIE[0m  - [15:15] -  LIN Break Detect Interrupt Enable
      0 - LBKDIE_0 :
         Hardware interrupts from STAT[LBKDIF] flag are disabled (use polling).
      0x1 - LBKDIE_1 :
         Hardware interrupt requested when STAT[LBKDIF] flag is 1.
 (rw) (01)  [0;32mRESYNCDIS[0m  - [16:16] -  Resynchronization Disable
      0 - RESYNCDIS_0 :
         Resynchronization during received data word is supported
      0x1 - RESYNCDIS_1 :
         Resynchronization during received data word is disabled
 (rw) (01)  [0;32mBOTHEDGE[0m  - [17:17] -  Both Edge Sampling
      0 - BOTHEDGE_0 :
         Receiver samples input data using the rising edge of the baud rate cloc
         k.
      0x1 - BOTHEDGE_1 :
         Receiver samples input data using the rising and falling edge of the ba
         ud rate clock.
 (rw) (02)  [0;32mMATCFG[0m  - [19:18] -  Match Configuration
      0 - MATCFG_0 :
         Address Match Wakeup
      0x1 - MATCFG_1 :
         Idle Match Wakeup
      0x2 - MATCFG_2 :
         Match On and Match Off
      0x3 - MATCFG_3 :
         Enables RWU on Data Match and Match On/Off for transmitter CTS input
 (rw) (01)  [0;32mRIDMAE[0m  - [20:20] -  Receiver Idle DMA Enable
      0 - RIDMAE_0 :
         DMA request disabled.
      0x1 - RIDMAE_1 :
         DMA request enabled.
 (rw) (01)  [0;32mRDMAE[0m  - [21:21] -  Receiver Full DMA Enable
      0 - RDMAE_0 :
         DMA request disabled.
      0x1 - RDMAE_1 :
         DMA request enabled.
 (rw) (01)  [0;32mTDMAE[0m  - [23:23] -  Transmitter DMA Enable
      0 - TDMAE_0 :
         DMA request disabled.
      0x1 - TDMAE_1 :
         DMA request enabled.
 (rw) (05)  [0;32mOSR[0m  - [28:24] -  Oversampling Ratio
      0 - OSR_0 :
         Writing 0 to this field will result in an oversampling ratio of 16
      0x3 - OSR_3 :
         Oversampling ratio of 4, requires BOTHEDGE to be set.
      0x4 - OSR_4 :
         Oversampling ratio of 5, requires BOTHEDGE to be set.
      0x5 - OSR_5 :
         Oversampling ratio of 6, requires BOTHEDGE to be set.
      0x6 - OSR_6 :
         Oversampling ratio of 7, requires BOTHEDGE to be set.
      0x7 - OSR_7 :
         Oversampling ratio of 8.
      0x8 - OSR_8 :
         Oversampling ratio of 9.
      0x9 - OSR_9 :
         Oversampling ratio of 10.
      0xA - OSR_10 :
         Oversampling ratio of 11.
      0xB - OSR_11 :
         Oversampling ratio of 12.
      0xC - OSR_12 :
         Oversampling ratio of 13.
      0xD - OSR_13 :
         Oversampling ratio of 14.
      0xE - OSR_14 :
         Oversampling ratio of 15.
      0xF - OSR_15 :
         Oversampling ratio of 16.
      0x10 - OSR_16 :
         Oversampling ratio of 17.
      0x11 - OSR_17 :
         Oversampling ratio of 18.
      0x12 - OSR_18 :
         Oversampling ratio of 19.
      0x13 - OSR_19 :
         Oversampling ratio of 20.
      0x14 - OSR_20 :
         Oversampling ratio of 21.
      0x15 - OSR_21 :
         Oversampling ratio of 22.
      0x16 - OSR_22 :
         Oversampling ratio of 23.
      0x17 - OSR_23 :
         Oversampling ratio of 24.
      0x18 - OSR_24 :
         Oversampling ratio of 25.
      0x19 - OSR_25 :
         Oversampling ratio of 26.
      0x1A - OSR_26 :
         Oversampling ratio of 27.
      0x1B - OSR_27 :
         Oversampling ratio of 28.
      0x1C - OSR_28 :
         Oversampling ratio of 29.
      0x1D - OSR_29 :
         Oversampling ratio of 30.
      0x1E - OSR_30 :
         Oversampling ratio of 31.
      0x1F - OSR_31 :
         Oversampling ratio of 32.
 (rw) (01)  [0;32mM10[0m  - [29:29] -  10-bit Mode select
      0 - M10_0 :
         Receiver and transmitter use 7-bit to 9-bit data characters.
      0x1 - M10_1 :
         Receiver and transmitter use 10-bit data characters.
 (rw) (01)  [0;32mMAEN2[0m  - [30:30] -  Match Address Mode Enable 2
      0 - MAEN2_0 :
         Normal operation.
      0x1 - MAEN2_1 :
         Enables automatic address matching or data matching mode for MATCH[MA2]
         .
 (rw) (01)  [0;32mMAEN1[0m  - [31:31] -  Match Address Mode Enable 1
      0 - MAEN1_0 :
         Normal operation.
      0x1 - MAEN1_1 :
         Enables automatic address matching or data matching mode for MATCH[MA1]
         .
</lang>
#### p.LPUART7.DATA
<lang=dft>
 (rw)  [1;33m0x4019c01c[0m (0x4019c000 + 0x001c)
LPUART Data Register
 (rw) (01)  [0;32mR0T0[0m  - [00:00] -  R0T0
 (rw) (01)  [0;32mR1T1[0m  - [01:01] -  R1T1
 (rw) (01)  [0;32mR2T2[0m  - [02:02] -  R2T2
 (rw) (01)  [0;32mR3T3[0m  - [03:03] -  R3T3
 (rw) (01)  [0;32mR4T4[0m  - [04:04] -  R4T4
 (rw) (01)  [0;32mR5T5[0m  - [05:05] -  R5T5
 (rw) (01)  [0;32mR6T6[0m  - [06:06] -  R6T6
 (rw) (01)  [0;32mR7T7[0m  - [07:07] -  R7T7
 (rw) (01)  [0;32mR8T8[0m  - [08:08] -  R8T8
 (rw) (01)  [0;32mR9T9[0m  - [09:09] -  R9T9
 (ro) (01)  [0;32mIDLINE[0m  - [11:11] -  Idle Line
      0 - IDLINE_0 :
         Receiver was not idle before receiving this character.
      0x1 - IDLINE_1 :
         Receiver was idle before receiving this character.
 (ro) (01)  [0;32mRXEMPT[0m  - [12:12] -  Receive Buffer Empty
      0 - RXEMPT_0 :
         Receive buffer contains valid data.
      0x1 - RXEMPT_1 :
         Receive buffer is empty, data returned on read is not valid.
 (rw) (01)  [0;32mFRETSC[0m  - [13:13] -  Frame Error / Transmit Special Character
      0 - FRETSC_0 :
         The dataword was received without a frame error on read, or transmit a 
         normal character on write.
      0x1 - FRETSC_1 :
         The dataword was received with a frame error, or transmit an idle or br
         eak character on transmit.
 (ro) (01)  [0;32mPARITYE[0m  - [14:14] -  PARITYE
      0 - PARITYE_0 :
         The dataword was received without a parity error.
      0x1 - PARITYE_1 :
         The dataword was received with a parity error.
 (ro) (01)  [0;32mNOISY[0m  - [15:15] -  NOISY
      0 - NOISY_0 :
         The dataword was received without noise.
      0x1 - NOISY_1 :
         The data was received with noise.
</lang>
#### lpuart7.fifo
<link=p.LPUART7.FIFO>
#### lpuart7.water
<link=p.LPUART7.WATER>
#### p.lpuart8
<link=p.LPUART8>
#### p.LPUART8.PINCFG
<lang=dft>
 (rw)  [1;33m0x401a000c[0m (0x401a0000 + 0x000c)
LPUART Pin Configuration Register
 (rw) (02)  [0;32mTRGSEL[0m  - [01:00] -  Trigger Select
      0 - TRGSEL_0 :
         Input trigger is disabled.
      0x1 - TRGSEL_1 :
         Input trigger is used instead of RXD pin input.
      0x2 - TRGSEL_2 :
         Input trigger is used instead of CTS_B pin input.
      0x3 - TRGSEL_3 :
         Input trigger is used to modulate the TXD pin output. The TXD pin outpu
         t (after TXINV configuration) is ANDed with the input trigger.
</lang>
#### p.LPUART8.FIFO
<lang=dft>
 (rw)  [1;33m0x401a0028[0m (0x401a0000 + 0x0028)
LPUART FIFO Register
 (ro) (03)  [0;32mRXFIFOSIZE[0m  - [02:00] -  Receive FIFO Buffer Depth
      0 - RXFIFOSIZE_0 :
         Receive FIFO/Buffer depth = 1 dataword.
      0x1 - RXFIFOSIZE_1 :
         Receive FIFO/Buffer depth = 4 datawords.
      0x2 - RXFIFOSIZE_2 :
         Receive FIFO/Buffer depth = 8 datawords.
      0x3 - RXFIFOSIZE_3 :
         Receive FIFO/Buffer depth = 16 datawords.
      0x4 - RXFIFOSIZE_4 :
         Receive FIFO/Buffer depth = 32 datawords.
      0x5 - RXFIFOSIZE_5 :
         Receive FIFO/Buffer depth = 64 datawords.
      0x6 - RXFIFOSIZE_6 :
         Receive FIFO/Buffer depth = 128 datawords.
      0x7 - RXFIFOSIZE_7 :
         Receive FIFO/Buffer depth = 256 datawords.
 (rw) (01)  [0;32mRXFE[0m  - [03:03] -  Receive FIFO Enable
      0 - RXFE_0 :
         Receive FIFO is not enabled. Buffer is depth 1.
      0x1 - RXFE_1 :
         Receive FIFO is enabled. Buffer is depth indicted by RXFIFOSIZE.
 (ro) (03)  [0;32mTXFIFOSIZE[0m  - [06:04] -  Transmit FIFO Buffer Depth
      0 - TXFIFOSIZE_0 :
         Transmit FIFO/Buffer depth = 1 dataword.
      0x1 - TXFIFOSIZE_1 :
         Transmit FIFO/Buffer depth = 4 datawords.
      0x2 - TXFIFOSIZE_2 :
         Transmit FIFO/Buffer depth = 8 datawords.
      0x3 - TXFIFOSIZE_3 :
         Transmit FIFO/Buffer depth = 16 datawords.
      0x4 - TXFIFOSIZE_4 :
         Transmit FIFO/Buffer depth = 32 datawords.
      0x5 - TXFIFOSIZE_5 :
         Transmit FIFO/Buffer depth = 64 datawords.
      0x6 - TXFIFOSIZE_6 :
         Transmit FIFO/Buffer depth = 128 datawords.
      0x7 - TXFIFOSIZE_7 :
         Transmit FIFO/Buffer depth = 256 datawords
 (rw) (01)  [0;32mTXFE[0m  - [07:07] -  Transmit FIFO Enable
      0 - TXFE_0 :
         Transmit FIFO is not enabled. Buffer is depth 1.
      0x1 - TXFE_1 :
         Transmit FIFO is enabled. Buffer is depth indicated by TXFIFOSIZE.
 (rw) (01)  [0;32mRXUFE[0m  - [08:08] -  Receive FIFO Underflow Interrupt Enable
      0 - RXUFE_0 :
         RXUF flag does not generate an interrupt to the host.
      0x1 - RXUFE_1 :
         RXUF flag generates an interrupt to the host.
 (rw) (01)  [0;32mTXOFE[0m  - [09:09] -  Transmit FIFO Overflow Interrupt Enable
      0 - TXOFE_0 :
         TXOF flag does not generate an interrupt to the host.
      0x1 - TXOFE_1 :
         TXOF flag generates an interrupt to the host.
 (rw) (03)  [0;32mRXIDEN[0m  - [12:10] -  Receiver Idle Empty Enable
      0 - RXIDEN_0 :
         Disable RDRF assertion due to partially filled FIFO when receiver is id
         le.
      0x1 - RXIDEN_1 :
         Enable RDRF assertion due to partially filled FIFO when receiver is idl
         e for 1 character.
      0x2 - RXIDEN_2 :
         Enable RDRF assertion due to partially filled FIFO when receiver is idl
         e for 2 characters.
      0x3 - RXIDEN_3 :
         Enable RDRF assertion due to partially filled FIFO when receiver is idl
         e for 4 characters.
      0x4 - RXIDEN_4 :
         Enable RDRF assertion due to partially filled FIFO when receiver is idl
         e for 8 characters.
      0x5 - RXIDEN_5 :
         Enable RDRF assertion due to partially filled FIFO when receiver is idl
         e for 16 characters.
      0x6 - RXIDEN_6 :
         Enable RDRF assertion due to partially filled FIFO when receiver is idl
         e for 32 characters.
      0x7 - RXIDEN_7 :
         Enable RDRF assertion due to partially filled FIFO when receiver is idl
         e for 64 characters.
 (rw) (01)  [0;32mRXFLUSH[0m  - [14:14] -  Receive FIFO/Buffer Flush
      0 - RXFLUSH_0 :
         No flush operation occurs.
      0x1 - RXFLUSH_1 :
         All data in the receive FIFO/buffer is cleared out.
 (rw) (01)  [0;32mTXFLUSH[0m  - [15:15] -  Transmit FIFO/Buffer Flush
      0 - TXFLUSH_0 :
         No flush operation occurs.
      0x1 - TXFLUSH_1 :
         All data in the transmit FIFO/Buffer is cleared out.
 (rw) (01)  [0;32mRXUF[0m  - [16:16] -  Receiver Buffer Underflow Flag
      0 - RXUF_0 :
         No receive buffer underflow has occurred since the last time the flag w
         as cleared.
      0x1 - RXUF_1 :
         At least one receive buffer underflow has occurred since the last time 
         the flag was cleared.
 (rw) (01)  [0;32mTXOF[0m  - [17:17] -  Transmitter Buffer Overflow Flag
      0 - TXOF_0 :
         No transmit buffer overflow has occurred since the last time the flag w
         as cleared.
      0x1 - TXOF_1 :
         At least one transmit buffer overflow has occurred since the last time 
         the flag was cleared.
 (ro) (01)  [0;32mRXEMPT[0m  - [22:22] -  Receive Buffer/FIFO Empty
      0 - RXEMPT_0 :
         Receive buffer is not empty.
      0x1 - RXEMPT_1 :
         Receive buffer is empty.
 (ro) (01)  [0;32mTXEMPT[0m  - [23:23] -  Transmit Buffer/FIFO Empty
      0 - TXEMPT_0 :
         Transmit buffer is not empty.
      0x1 - TXEMPT_1 :
         Transmit buffer is empty.
</lang>
#### LPUART8.WATER
<link=p.LPUART8.WATER>
#### FLEXIO1.VERID
<link=p.FLEXIO1.VERID>
#### p.flexio1.shiftstat
<link=p.FLEXIO1.SHIFTSTAT>
#### flexio1.shiftctl[3]
<link=p.FLEXIO1.SHIFTCTL[3]>
#### p.flexio1.shiftbufbis[1]
<link=p.FLEXIO1.SHIFTBUFBIS[1]>
#### flexio1.shiftbufbis[1]
<link=p.FLEXIO1.SHIFTBUFBIS[1]>
#### FLEXIO1.SHIFTBUFBIS[2]
<link=p.FLEXIO1.SHIFTBUFBIS[2]>
#### p.FLEXIO1.SHIFTBUFBYS[1]
<lang=dft>
 (rw)  [1;33m0x401ac304[0m (0x401ac000 + 0x0304)
Shifter Buffer N Byte Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBYS[0m  - [31:00] -  Shift Buffer
</lang>
#### flexio1.shiftbufbbs[1]
<link=p.FLEXIO1.SHIFTBUFBBS[1]>
#### flexio1.timctl[2]
<link=p.FLEXIO1.TIMCTL[2]>
#### FLEXIO1.TIMCTL[2]
<link=p.FLEXIO1.TIMCTL[2]>
#### p.flexio1.shiftbufhws[1]
<link=p.FLEXIO1.SHIFTBUFHWS[1]>
#### FLEXIO1.SHIFTBUFHWS[2]
<link=p.FLEXIO1.SHIFTBUFHWS[2]>
#### FLEXIO1.SHIFTBUFNIS[1]
<link=p.FLEXIO1.SHIFTBUFNIS[1]>
#### p.FLEXIO2.SHIFTCFG[1]
<lang=dft>
 (rw)  [1;33m0x401b0104[0m (0x401b0000 + 0x0104)
Shifter Configuration N Register
 (rw) (02)  [0;32mSSTART[0m  - [01:00] -  Shifter Start bit
      0 - SSTART_0 :
         Start bit disabled for transmitter/receiver/match store, transmitter lo
         ads data on enable
      0x1 - SSTART_1 :
         Start bit disabled for transmitter/receiver/match store, transmitter lo
         ads data on first shift
      0x2 - SSTART_2 :
         Transmitter outputs start bit value 0 before loading data on first shif
         t, receiver/match store sets error flag if start bit is not 0
      0x3 - SSTART_3 :
         Transmitter outputs start bit value 1 before loading data on first shif
         t, receiver/match store sets error flag if start bit is not 1
 (rw) (02)  [0;32mSSTOP[0m  - [05:04] -  Shifter Stop bit
      0 - SSTOP_0 :
         Stop bit disabled for transmitter/receiver/match store
      0x2 - SSTOP_2 :
         Transmitter outputs stop bit value 0 on store, receiver/match store set
         s error flag if stop bit is not 0
      0x3 - SSTOP_3 :
         Transmitter outputs stop bit value 1 on store, receiver/match store set
         s error flag if stop bit is not 1
 (rw) (01)  [0;32mINSRC[0m  - [08:08] -  Input Source
      0 - INSRC_0 :
         Pin
      0x1 - INSRC_1 :
         Shifter N+1 Output
 (rw) (04)  [0;32mPWIDTH[0m  - [19:16] -  Parallel Width
</lang>
#### p.flexio2.shiftbufbis[2]
<link=p.FLEXIO2.SHIFTBUFBIS[2]>
#### flexio2.shiftbufbis[2]
<link=p.FLEXIO2.SHIFTBUFBIS[2]>
#### FLEXIO2.SHIFTBUFBYS[3]
<link=p.FLEXIO2.SHIFTBUFBYS[3]>
#### p.FLEXIO2.SHIFTBUFBBS[0]
<lang=dft>
 (rw)  [1;33m0x401b0380[0m (0x401b0000 + 0x0380)
Shifter Buffer N Bit Byte Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBBS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.flexio2.shiftbufbbs[1]
<link=p.FLEXIO2.SHIFTBUFBBS[1]>
#### flexio2.shiftbufbbs[3]
<link=p.FLEXIO2.SHIFTBUFBBS[3]>
#### p.FLEXIO2.TIMCTL[0]
<lang=dft>
 (rw)  [1;33m0x401b0400[0m (0x401b0000 + 0x0400)
Timer Control N Register
 (rw) (02)  [0;32mTIMOD[0m  - [01:00] -  Timer Mode
      0 - TIMOD_0 :
         Timer Disabled.
      0x1 - TIMOD_1 :
         Dual 8-bit counters baud mode.
      0x2 - TIMOD_2 :
         Dual 8-bit counters PWM high mode.
      0x3 - TIMOD_3 :
         Single 16-bit counter mode.
 (rw) (01)  [0;32mPINPOL[0m  - [07:07] -  Timer Pin Polarity
      0 - PINPOL_0 :
         Pin is active high
      0x1 - PINPOL_1 :
         Pin is active low
 (rw) (04)  [0;32mPINSEL[0m  - [11:08] -  Timer Pin Select
 (rw) (02)  [0;32mPINCFG[0m  - [17:16] -  Timer Pin Configuration
      0 - PINCFG_0 :
         Timer pin output disabled
      0x1 - PINCFG_1 :
         Timer pin open drain or bidirectional output enable
      0x2 - PINCFG_2 :
         Timer pin bidirectional output data
      0x3 - PINCFG_3 :
         Timer pin output
 (rw) (01)  [0;32mTRGSRC[0m  - [22:22] -  Trigger Source
      0 - TRGSRC_0 :
         External trigger selected
      0x1 - TRGSRC_1 :
         Internal trigger selected
 (rw) (01)  [0;32mTRGPOL[0m  - [23:23] -  Trigger Polarity
      0 - TRGPOL_0 :
         Trigger active high
      0x1 - TRGPOL_1 :
         Trigger active low
 (rw) (05)  [0;32mTRGSEL[0m  - [28:24] -  Trigger Select
</lang>
#### flexio2.timctl[2]
<link=p.FLEXIO2.TIMCTL[2]>
#### FLEXIO2.TIMCFG[0]
<link=p.FLEXIO2.TIMCFG[0]>
#### FLEXIO2.SHIFTBUFHWS[0]
<link=p.FLEXIO2.SHIFTBUFHWS[0]>
#### p.flexio2.shiftbufhws[1]
<link=p.FLEXIO2.SHIFTBUFHWS[1]>
#### FLEXIO3.PARAM
<link=p.FLEXIO3.PARAM>
#### FLEXIO3.PIN
<link=p.FLEXIO3.PIN>
#### p.flexio3.timstat
<link=p.FLEXIO3.TIMSTAT>
#### FLEXIO3.SHIFTCFG[3]
<link=p.FLEXIO3.SHIFTCFG[3]>
#### FLEXIO3.SHIFTBUF[2]
<link=p.FLEXIO3.SHIFTBUF[2]>
#### p.FLEXIO3.SHIFTBUFBYS[1]
<lang=dft>
 (rw)  [1;33m0x42020304[0m (0x42020000 + 0x0304)
Shifter Buffer N Byte Swapped Register
 (rw) (32)  [0;32mSHIFTBUFBYS[0m  - [31:00] -  Shift Buffer
</lang>
#### p.FLEXIO3.TIMCMP[0]
<lang=dft>
 (rw)  [1;33m0x42020500[0m (0x42020000 + 0x0500)
Timer Compare N Register
 (rw) (16)  [0;32mCMP[0m  - [15:00] -  Timer Compare Value
</lang>
#### p.flexio3.shiftbufnbs[3]
<link=p.FLEXIO3.SHIFTBUFNBS[3]>
#### p.flexio3.shiftbufhws[3]
<link=p.FLEXIO3.SHIFTBUFHWS[3]>
#### FLEXIO3.SHIFTBUFNIS[1]
<link=p.FLEXIO3.SHIFTBUFNIS[1]>
#### p.GPIO1
<lang=dft>
base: 0x401b8000
DR              DR_CLEAR        DR_SET          DR_TOGGLE       
EDGE_SEL        GDIR            ICR1            ICR2            
IMR             ISR             PSR             
ËæìÂÖ• p.GPIO1.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.GPIO1.{reg_name} to check details of registers
</lang>
#### p.GPIO1.ICR2
<lang=dft>
 (rw)  [1;33m0x401b8010[0m (0x401b8000 + 0x0010)
GPIO interrupt configuration register2
 (rw) (02)  [0;32mICR16[0m  - [01:00] -  ICR16
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR17[0m  - [03:02] -  ICR17
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR18[0m  - [05:04] -  ICR18
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR19[0m  - [07:06] -  ICR19
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR20[0m  - [09:08] -  ICR20
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR21[0m  - [11:10] -  ICR21
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR22[0m  - [13:12] -  ICR22
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR23[0m  - [15:14] -  ICR23
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR24[0m  - [17:16] -  ICR24
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR25[0m  - [19:18] -  ICR25
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR26[0m  - [21:20] -  ICR26
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR27[0m  - [23:22] -  ICR27
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR28[0m  - [25:24] -  ICR28
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR29[0m  - [27:26] -  ICR29
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR30[0m  - [29:28] -  ICR30
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
 (rw) (02)  [0;32mICR31[0m  - [31:30] -  ICR31
      0 - LOW_LEVEL :
         Interrupt n is low-level sensitive.
      0x1 - HIGH_LEVEL :
         Interrupt n is high-level sensitive.
      0x2 - RISING_EDGE :
         Interrupt n is rising-edge sensitive.
      0x3 - FALLING_EDGE :
         Interrupt n is falling-edge sensitive.
</lang>
#### p.gpio1.dr_set
<link=p.GPIO1.DR_SET>
#### gpio1.dr_set
<link=p.GPIO1.DR_SET>
#### p.gpio5
<link=p.GPIO5>
#### p.GPIO5.DR_TOGGLE
<lang=dft>
 (wo)  [1;33m0x400c008c[0m (0x400c0000 + 0x008c)
GPIO data register TOGGLE
 (wo) (32)  [0;32mDR_TOGGLE[0m  - [31:00] -  DR_TOGGLE
</lang>
#### gpio2.psr
<link=p.GPIO2.PSR>
#### gpio2.dr_set
<link=p.GPIO2.DR_SET>
#### p.GPIO3.DR
<lang=dft>
 (rw)  [1;33m0x401c0000[0m (0x401c0000 + 0x0000)
GPIO data register
 (rw) (32)  [0;32mDR[0m  - [31:00] -  DR
</lang>
#### GPIO3.DR_SET
<link=p.GPIO3.DR_SET>
#### gpio4.gdir
<link=p.GPIO4.GDIR>
#### GPIO4.GDIR
<link=p.GPIO4.GDIR>
#### p.GPIO4.PSR
<lang=dft>
 (ro)  [1;33m0x401c4008[0m (0x401c4000 + 0x0008)
GPIO pad status register
 (ro) (32)  [0;32mPSR[0m  - [31:00] -  PSR
</lang>
#### p.gpio4.imr
<link=p.GPIO4.IMR>
#### p.GPIO4.DR_CLEAR
<lang=dft>
 (wo)  [1;33m0x401c4088[0m (0x401c4000 + 0x0088)
GPIO data register CLEAR
 (wo) (32)  [0;32mDR_CLEAR[0m  - [31:00] -  DR_CLEAR
</lang>
#### p.GPIO6.ISR
<lang=dft>
 (rw)  [1;33m0x42000018[0m (0x42000000 + 0x0018)
GPIO interrupt status register
 (rw) (32)  [0;32mISR[0m  - [31:00] -  ISR
</lang>
#### gpio6.dr_toggle
<link=p.GPIO6.DR_TOGGLE>
#### gpio7.dr_clear
<link=p.GPIO7.DR_CLEAR>
#### gpio8.gdir
<link=p.GPIO8.GDIR>
#### GPIO8.GDIR
<link=p.GPIO8.GDIR>
#### gpio8.psr
<link=p.GPIO8.PSR>
#### p.gpio8.icr2
<link=p.GPIO8.ICR2>
#### GPIO9.ICR2
<link=p.GPIO9.ICR2>
#### gpio9.isr
<link=p.GPIO9.ISR>
#### p.can1
<link=p.CAN1>
#### CAN1.CTRL1
<link=p.CAN1.CTRL1>
#### p.can1.timer
<link=p.CAN1.TIMER>
#### can1.rxmgmask
<link=p.CAN1.RXMGMASK>
#### CAN1.IMASK1
<link=p.CAN1.IMASK1>
#### can1.rxfgmask
<link=p.CAN1.RXFGMASK>
#### CAN1.RXFGMASK
<link=p.CAN1.RXFGMASK>
#### can1.rxfir
<link=p.CAN1.RXFIR>
#### p.can1.rximr2
<link=p.CAN1.RXIMR2>
#### can1.rximr5
<link=p.CAN1.RXIMR5>
#### p.CAN1.RXIMR11
<lang=dft>
 (rw)  [1;33m0x401d08ac[0m (0x401d0000 + 0x08ac)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can1.rximr12
<link=p.CAN1.RXIMR12>
#### p.can1.rximr20
<link=p.CAN1.RXIMR20>
#### p.CAN1.RXIMR24
<lang=dft>
 (rw)  [1;33m0x401d08e0[0m (0x401d0000 + 0x08e0)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### CAN1.RXIMR25
<link=p.CAN1.RXIMR25>
#### can1.rximr45
<link=p.CAN1.RXIMR45>
#### CAN1.RXIMR46
<link=p.CAN1.RXIMR46>
#### p.CAN1.RXIMR47
<lang=dft>
 (rw)  [1;33m0x401d093c[0m (0x401d0000 + 0x093c)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.can1.rximr51
<link=p.CAN1.RXIMR51>
#### CAN1.RXIMR51
<link=p.CAN1.RXIMR51>
#### p.CAN1.GFWR
<lang=dft>
 (rw)  [1;33m0x401d09e0[0m (0x401d0000 + 0x09e0)
Glitch Filter Width Registers
 (rw) (08)  [0;32mGFWR[0m  - [07:00] -  It determines the Glitch Filter Width
</lang>
#### p.CAN2.CTRL1
<lang=dft>
 (rw)  [1;33m0x401d4004[0m (0x401d4000 + 0x0004)
Control 1 Register
 (rw) (03)  [0;32mPROPSEG[0m  - [02:00] -  This 3-bit field defines the length of the Propagation Segment in the bit time
 (rw) (01)  [0;32mLOM[0m  - [03:03] -  This bit configures FLEXCAN to operate in Listen Only Mode
      0 - LOM_0 :
         Listen Only Mode is deactivated
      0x1 - LOM_1 :
         FLEXCAN module operates in Listen Only Mode
 (rw) (01)  [0;32mLBUF[0m  - [04:04] -  This bit defines the ordering mechanism for Message Buffer transmission
      0 - LBUF_0 :
         Buffer with highest priority is transmitted first
      0x1 - LBUF_1 :
         Lowest number buffer is transmitted first
 (rw) (01)  [0;32mTSYN[0m  - [05:05] -  This bit enables a mechanism that resets the free-running timer each time a mes
 sage is received in Message Buffer 0
      0 - TSYN_0 :
         Timer Sync feature disabled
      0x1 - TSYN_1 :
         Timer Sync feature enabled
 (rw) (01)  [0;32mBOFFREC[0m  - [06:06] -  This bit defines how FLEXCAN recovers from Bus Off state
      0 - BOFFREC_0 :
         Automatic recovering from Bus Off state enabled, according to CAN Spec 
         2.0 part B
      0x1 - BOFFREC_1 :
         Automatic recovering from Bus Off state disabled
 (rw) (01)  [0;32mSMP[0m  - [07:07] -  This bit defines the sampling mode of CAN bits at the FLEXCAN_RX
      0 - SMP_0 :
         Just one sample is used to determine the bit value
      0x1 - SMP_1 :
         Three samples are used to determine the value of the received bit: the 
         regular one (sample point) and 2 preceding samples, a majority rule is 
         used
 (rw) (01)  [0;32mRWRNMSK[0m  - [10:10] -  This bit provides a mask for the Rx Warning Interrupt associated with the RWRN_
 INT flag in the Error and Status Register
      0 - RWRNMSK_0 :
         Rx Warning Interrupt disabled
      0x1 - RWRNMSK_1 :
         Rx Warning Interrupt enabled
 (rw) (01)  [0;32mTWRNMSK[0m  - [11:11] -  This bit provides a mask for the Tx Warning Interrupt associated with the TWRN_
 INT flag in the Error and Status Register
      0 - TWRNMSK_0 :
         Tx Warning Interrupt disabled
      0x1 - TWRNMSK_1 :
         Tx Warning Interrupt enabled
 (rw) (01)  [0;32mLPB[0m  - [12:12] -  This bit configures FlexCAN to operate in Loop-Back Mode
      0 - LPB_0 :
         Loop Back disabled
      0x1 - LPB_1 :
         Loop Back enabled
 (rw) (01)  [0;32mERRMSK[0m  - [14:14] -  This bit provides a mask for the Error Interrupt.
      0 - ERRMSK_0 :
         Error interrupt disabled
      0x1 - ERRMSK_1 :
         Error interrupt enabled
 (rw) (01)  [0;32mBOFFMSK[0m  - [15:15] -  This bit provides a mask for the Bus Off Interrupt.
      0 - BOFFMSK_0 :
         Bus Off interrupt disabled
      0x1 - BOFFMSK_1 :
         Bus Off interrupt enabled
 (rw) (03)  [0;32mPSEG2[0m  - [18:16] -  This 3-bit field defines the length of Phase Buffer Segment 2 in the bit time
 (rw) (03)  [0;32mPSEG1[0m  - [21:19] -  This 3-bit field defines the length of Phase Buffer Segment 1 in the bit time
 (rw) (02)  [0;32mRJW[0m  - [23:22] -  This 2-bit field defines the maximum number of time quanta One time quantum is 
 equal to the Sclock period
 (rw) (08)  [0;32mPRESDIV[0m  - [31:24] -  This 8-bit field defines the ratio between the PE clock frequency and the Seria
 l Clock (Sclock) frequency
</lang>
#### CAN2.ESR1
<link=p.CAN2.ESR1>
#### p.can2.imask1
<link=p.CAN2.IMASK1>
#### can2.rximr0
<link=p.CAN2.RXIMR0>
#### p.CAN2.RXIMR3
<lang=dft>
 (rw)  [1;33m0x401d488c[0m (0x401d4000 + 0x088c)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can2.rximr11
<link=p.CAN2.RXIMR11>
#### CAN2.RXIMR17
<link=p.CAN2.RXIMR17>
#### can2.rximr20
<link=p.CAN2.RXIMR20>
#### p.CAN2.RXIMR23
<lang=dft>
 (rw)  [1;33m0x401d48dc[0m (0x401d4000 + 0x08dc)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.can2.rximr27
<link=p.CAN2.RXIMR27>
#### p.can2.rximr30
<link=p.CAN2.RXIMR30>
#### can2.rximr37
<link=p.CAN2.RXIMR37>
#### CAN2.RXIMR38
<link=p.CAN2.RXIMR38>
#### p.CAN2.RXIMR41
<lang=dft>
 (rw)  [1;33m0x401d4924[0m (0x401d4000 + 0x0924)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### can2.rximr42
<link=p.CAN2.RXIMR42>
#### CAN2.RXIMR49
<link=p.CAN2.RXIMR49>
#### p.can2.rximr52
<link=p.CAN2.RXIMR52>
#### p.CAN2.RXIMR56
<lang=dft>
 (rw)  [1;33m0x401d4960[0m (0x401d4000 + 0x0960)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  These bits mask both Mailbox filter and Rx FIFO ID Filter Table element in dist
 inct ways
      0 - MI_0 :
         the corresponding bit in the filter is "don't care"
      0x1 - MI_1 :
         The corresponding bit in the filter is checked
</lang>
#### p.CAN3.RXMGMASK
<lang=dft>
 (rw)  [1;33m0x401d8010[0m (0x401d8000 + 0x0010)
Rx Mailboxes Global Mask Register
 (rw) (32)  [0;32mMG[0m  - [31:00] -  Rx Mailboxes Global Mask Bits
</lang>
#### CAN3.RXMGMASK
<link=p.CAN3.RXMGMASK>
#### p.CAN3.IFLAG1
<lang=dft>
 (rw)  [1;33m0x401d8030[0m (0x401d8000 + 0x0030)
Interrupt Flags 1 register
 (rw) (01)  [0;32mBUF0I[0m  - [00:00] -  Buffer MB0 Interrupt Or Clear Legacy FIFO bit
      0 - BUF0I_0 :
         The corresponding buffer has no occurrence of successfully completed tr
         ansmission or reception when CAN_MCR[RFEN]=0.
      0x1 - BUF0I_1 :
         The corresponding buffer has successfully completed transmission or rec
         eption when CAN_MCR[RFEN]=0.
 (rw) (04)  [0;32mBUF4TO1I[0m  - [04:01] -  Buffer MB i Interrupt Or "reserved"
 (rw) (01)  [0;32mBUF5I[0m  - [05:05] -  Buffer MB5 Interrupt Or "Frames available in Legacy Rx FIFO"
      0 - BUF5I_0 :
         No occurrence of MB5 completing transmission/reception when CAN_MCR[RFE
         N]=0, or of frame(s) available in the Legacy FIFO, when CAN_MCR[RFEN]=1
      0x1 - BUF5I_1 :
         MB5 completed transmission/reception when CAN_MCR[RFEN]=0, or frame(s) 
         available in the Legacy Rx FIFO when CAN_MCR[RFEN]=1. It generates a DM
         A request in case of CAN_MCR[RFEN] and CAN_MCR[DMA] are enabled.
 (rw) (01)  [0;32mBUF6I[0m  - [06:06] -  Buffer MB6 Interrupt Or "Legacy Rx FIFO Warning"
      0 - BUF6I_0 :
         No occurrence of MB6 completing transmission/reception when CAN_MCR[RFE
         N]=0, or of Legacy Rx FIFO almost full when CAN_MCR[RFEN]=1
      0x1 - BUF6I_1 :
         MB6 completed transmission/reception when CAN_MCR[RFEN]=0, or Legacy Rx
          FIFO almost full when CAN_MCR[RFEN]=1
 (rw) (01)  [0;32mBUF7I[0m  - [07:07] -  Buffer MB7 Interrupt Or "Legacy Rx FIFO Overflow"
      0 - BUF7I_0 :
         No occurrence of MB7 completing transmission/reception when CAN_MCR[RFE
         N]=0, or of Legacy Rx FIFO overflow when CAN_MCR[RFEN]=1
      0x1 - BUF7I_1 :
         MB7 completed transmission/reception when CAN_MCR[RFEN]=0, or Legacy Rx
          FIFO overflow when CAN_MCR[RFEN]=1
 (rw) (24)  [0;32mBUF31TO8I[0m  - [31:08] -  Buffer MBi Interrupt
</lang>
#### CAN3.ESR2
<link=p.CAN3.ESR2>
#### p.can3.rxfgmask
<link=p.CAN3.RXFGMASK>
#### can3.mb0_16b_word0
<link=p.CAN3.MB0_16B_WORD0>
#### p.CAN3.MB0_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8088[0m (0x401d8000 + 0x0088)
Message Buffer 0 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.WORD10
<lang=dft>
 (rw)  [1;33m0x401d808c[0m (0x401d8000 + 0x008c)
Message Buffer 0 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.id1
<link=p.CAN3.ID1>
#### CAN3.MB0_64B_WORD3
<link=p.CAN3.MB0_64B_WORD3>
#### can3.mb1_8b_id
<link=p.CAN3.MB1_8B_ID>
#### p.can3.mb0_32b_word4
<link=p.CAN3.MB0_32B_WORD4>
#### p.can3.mb1_8b_word1
<link=p.CAN3.MB1_8B_WORD1>
#### p.can3.mb0_64b_word6
<link=p.CAN3.MB0_64B_WORD6>
#### CAN3.MB2_8B_WORD0
<link=p.CAN3.MB2_8B_WORD0>
#### p.CAN3.MB0_64B_WORD9
<lang=dft>
 (rw)  [1;33m0x401d80ac[0m (0x401d8000 + 0x00ac)
Message Buffer 0 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_39[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_38[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_37[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_36[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.CS3
<link=p.CAN3.CS3>
#### CAN3.MB0_64B_WORD10
<link=p.CAN3.MB0_64B_WORD10>
#### p.CAN3.MB1_32B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d80b0[0m (0x401d8000 + 0x00b0)
Message Buffer 1 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB1_32B_WORD0
<link=p.CAN3.MB1_32B_WORD0>
#### CAN3.MB3_8B_CS
<link=p.CAN3.MB3_8B_CS>
#### p.can3.mb0_64b_word11
<link=p.CAN3.MB0_64B_WORD11>
#### p.can3.mb1_32b_word2
<link=p.CAN3.MB1_32B_WORD2>
#### can3.mb2_16b_word0
<link=p.CAN3.MB2_16B_WORD0>
#### can3.mb3_8b_word0
<link=p.CAN3.MB3_8B_WORD0>
#### CAN3.MB4_8B_ID
<link=p.CAN3.MB4_8B_ID>
#### p.can3.word04
<link=p.CAN3.WORD04>
#### p.CAN3.MB3_16B_ID
<lang=dft>
 (rw)  [1;33m0x401d80cc[0m (0x401d8000 + 0x00cc)
Message Buffer 3 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.can3.mb4_8b_word1
<link=p.CAN3.MB4_8B_WORD1>
#### CAN3.MB1_64B_WORD1
<link=p.CAN3.MB1_64B_WORD1>
#### p.CAN3.CS6
<lang=dft>
 (rw)  [1;33m0x401d80e0[0m (0x401d8000 + 0x00e0)
Message Buffer 6 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.mb2_32b_word4
<link=p.CAN3.MB2_32B_WORD4>
#### p.CAN3.MB4_16B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d80e8[0m (0x401d8000 + 0x00e8)
Message Buffer 4 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB4_16B_WORD2
<link=p.CAN3.MB4_16B_WORD2>
#### p.CAN3.MB3_32B_CS
<lang=dft>
 (rw)  [1;33m0x401d80f8[0m (0x401d8000 + 0x00f8)
Message Buffer 3 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB5_16B_CS
<link=p.CAN3.MB5_16B_CS>
#### CAN3.MB5_16B_ID
<link=p.CAN3.MB5_16B_ID>
#### can3.cs8
<link=p.CAN3.CS8>
#### can3.mb8_8b_id
<link=p.CAN3.MB8_8B_ID>
#### p.can3.mb1_64b_word14
<link=p.CAN3.MB1_64B_WORD14>
#### p.CAN3.MB3_32B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8108[0m (0x401d8000 + 0x0108)
Message Buffer 3 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb3_32b_word2
<link=p.CAN3.MB3_32B_WORD2>
#### can3.mb1_64b_word15
<link=p.CAN3.MB1_64B_WORD15>
#### p.can3.mb8_8b_word1
<link=p.CAN3.MB8_8B_WORD1>
#### CAN3.MB9_8B_ID
<link=p.CAN3.MB9_8B_ID>
#### p.can3.mb3_32b_word6
<link=p.CAN3.MB3_32B_WORD6>
#### CAN3.MB3_32B_WORD6
<link=p.CAN3.MB3_32B_WORD6>
#### p.CAN3.MB6_16B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8118[0m (0x401d8000 + 0x0118)
Message Buffer 6 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB6_16B_WORD0
<link=p.CAN3.MB6_16B_WORD0>
#### can3.word09
<link=p.CAN3.WORD09>
#### p.CAN3.MB2_64B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d811c[0m (0x401d8000 + 0x011c)
Message Buffer 2 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.CS10
<link=p.CAN3.CS10>
#### p.can3.mb10_8b_cs
<link=p.CAN3.MB10_8B_CS>
#### p.CAN3.ID10
<lang=dft>
 (rw)  [1;33m0x401d8124[0m (0x401d8000 + 0x0124)
Message Buffer 10 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### can3.mb10_8b_id
<link=p.CAN3.MB10_8B_ID>
#### can3.mb10_8b_word0
<link=p.CAN3.MB10_8B_WORD0>
#### p.can3.mb4_32b_word0
<link=p.CAN3.MB4_32B_WORD0>
#### can3.mb2_64b_word10
<link=p.CAN3.MB2_64B_WORD10>
#### p.can3.id12
<link=p.CAN3.ID12>
#### CAN3.MB8_16B_ID
<link=p.CAN3.MB8_16B_ID>
#### CAN3.MB5_32B_CS
<link=p.CAN3.MB5_32B_CS>
#### p.can3.mb8_16b_word1
<link=p.CAN3.MB8_16B_WORD1>
#### p.CAN3.MB2_64B_WORD14
<lang=dft>
 (rw)  [1;33m0x401d8150[0m (0x401d8000 + 0x0150)
Message Buffer 2 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_59[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_58[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_57[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_56[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb9_16b_cs
<link=p.CAN3.MB9_16B_CS>
#### p.can3.mb3_64b_id
<link=p.CAN3.MB3_64B_ID>
#### p.CAN3.MB5_32B_WORD4
<lang=dft>
 (rw)  [1;33m0x401d8160[0m (0x401d8000 + 0x0160)
Message Buffer 5 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_19[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_18[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_17[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_16[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB5_32B_WORD4
<link=p.CAN3.MB5_32B_WORD4>
#### p.can3.mb9_16b_word0
<link=p.CAN3.MB9_16B_WORD0>
#### CAN3.MB14_8B_ID
<link=p.CAN3.MB14_8B_ID>
#### p.CAN3.MB3_64B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d8164[0m (0x401d8000 + 0x0164)
Message Buffer 3 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb5_32b_word6
<link=p.CAN3.MB5_32B_WORD6>
#### p.CAN3.MB14_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d816c[0m (0x401d8000 + 0x016c)
Message Buffer 14 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb14_8b_word1
<link=p.CAN3.MB14_8B_WORD1>
#### CAN3.MB9_16B_WORD3
<link=p.CAN3.MB9_16B_WORD3>
#### p.CAN3.CS15
<lang=dft>
 (rw)  [1;33m0x401d8170[0m (0x401d8000 + 0x0170)
Message Buffer 15 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.mb10_16b_cs
<link=p.CAN3.MB10_16B_CS>
#### can3.id15
<link=p.CAN3.ID15>
#### p.can3.mb3_64b_word6
<link=p.CAN3.MB3_64B_WORD6>
#### p.can3.mb6_32b_word0
<link=p.CAN3.MB6_32B_WORD0>
#### p.can3.mb10_16b_word2
<link=p.CAN3.MB10_16B_WORD2>
#### CAN3.MB3_64B_WORD8
<link=p.CAN3.MB3_64B_WORD8>
#### CAN3.ID16
<link=p.CAN3.ID16>
#### p.CAN3.MB3_64B_WORD10
<lang=dft>
 (rw)  [1;33m0x401d8188[0m (0x401d8000 + 0x0188)
Message Buffer 3 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_43[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_42[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_41[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_40[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB11_16B_ID
<link=p.CAN3.MB11_16B_ID>
#### CAN3.WORD116
<link=p.CAN3.WORD116>
#### can3.mb11_16b_word0
<link=p.CAN3.MB11_16B_WORD0>
#### CAN3.MB17_8B_ID
<link=p.CAN3.MB17_8B_ID>
#### p.CAN3.MB17_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8198[0m (0x401d8000 + 0x0198)
Message Buffer 17 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb17_8b_word0
<link=p.CAN3.MB17_8B_WORD0>
#### p.CAN3.WORD117
<lang=dft>
 (rw)  [1;33m0x401d819c[0m (0x401d8000 + 0x019c)
Message Buffer 17 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.cs18
<link=p.CAN3.CS18>
#### can3.mb12_16b_id
<link=p.CAN3.MB12_16B_ID>
#### p.can3.mb18_8b_id
<link=p.CAN3.MB18_8B_ID>
#### p.can3.mb7_32b_word2
<link=p.CAN3.MB7_32B_WORD2>
#### CAN3.MB7_32B_WORD2
<link=p.CAN3.MB7_32B_WORD2>
#### CAN3.WORD018
<link=p.CAN3.WORD018>
#### p.can3.mb12_16b_word1
<link=p.CAN3.MB12_16B_WORD1>
#### p.CAN3.MB18_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d81ac[0m (0x401d8000 + 0x01ac)
Message Buffer 18 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb18_8b_word1
<link=p.CAN3.MB18_8B_WORD1>
#### p.can3.mb4_64b_word3
<link=p.CAN3.MB4_64B_WORD3>
#### can3.mb13_16b_cs
<link=p.CAN3.MB13_16B_CS>
#### p.CAN3.MB7_32B_WORD6
<lang=dft>
 (rw)  [1;33m0x401d81b8[0m (0x401d8000 + 0x01b8)
Message Buffer 7 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_27[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_26[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_25[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_24[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb7_32b_word6
<link=p.CAN3.MB7_32B_WORD6>
#### CAN3.MB4_64B_WORD6
<link=p.CAN3.MB4_64B_WORD6>
#### CAN3.MB13_16B_WORD2
<link=p.CAN3.MB13_16B_WORD2>
#### can3.mb13_16b_word3
<link=p.CAN3.MB13_16B_WORD3>
#### p.CAN3.MB4_64B_WORD10
<lang=dft>
 (rw)  [1;33m0x401d81d0[0m (0x401d8000 + 0x01d0)
Message Buffer 4 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_43[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_42[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_41[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_40[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB8_32B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d81d0[0m (0x401d8000 + 0x01d0)
Message Buffer 8 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB21_8B_ID
<link=p.CAN3.MB21_8B_ID>
#### CAN3.MB8_32B_WORD3
<link=p.CAN3.MB8_32B_WORD3>
#### can3.mb21_8b_word0
<link=p.CAN3.MB21_8B_WORD0>
#### can3.mb4_64b_word13
<link=p.CAN3.MB4_64B_WORD13>
#### p.can3.mb22_8b_cs
<link=p.CAN3.MB22_8B_CS>
#### can3.mb8_32b_word7
<link=p.CAN3.MB8_32B_WORD7>
#### p.can3.mb22_8b_word1
<link=p.CAN3.MB22_8B_WORD1>
#### p.can3.id23
<link=p.CAN3.ID23>
#### can3.word023
<link=p.CAN3.WORD023>
#### can3.cs24
<link=p.CAN3.CS24>
#### p.can3.mb16_16b_cs
<link=p.CAN3.MB16_16B_CS>
#### p.can3.mb24_8b_id
<link=p.CAN3.MB24_8B_ID>
#### CAN3.MB5_64B_WORD6
<link=p.CAN3.MB5_64B_WORD6>
#### CAN3.CS25
<link=p.CAN3.CS25>
#### p.can3.mb16_16b_word2
<link=p.CAN3.MB16_16B_WORD2>
#### CAN3.MB25_8B_CS
<link=p.CAN3.MB25_8B_CS>
#### p.can3.mb5_64b_word8
<link=p.CAN3.MB5_64B_WORD8>
#### p.CAN3.ID25
<lang=dft>
 (rw)  [1;33m0x401d8214[0m (0x401d8000 + 0x0214)
Message Buffer 25 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### p.CAN3.MB10_32B_ID
<lang=dft>
 (rw)  [1;33m0x401d8214[0m (0x401d8000 + 0x0214)
Message Buffer 10 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### can3.mb5_64b_word9
<link=p.CAN3.MB5_64B_WORD9>
#### p.CAN3.MB10_32B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8220[0m (0x401d8000 + 0x0220)
Message Buffer 10 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB5_64B_WORD12
<lang=dft>
 (rw)  [1;33m0x401d8220[0m (0x401d8000 + 0x0220)
Message Buffer 5 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_51[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_50[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_49[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_48[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.WORD026
<lang=dft>
 (rw)  [1;33m0x401d8228[0m (0x401d8000 + 0x0228)
Message Buffer 26 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.word126
<link=p.CAN3.WORD126>
#### can3.mb10_32b_word6
<link=p.CAN3.MB10_32B_WORD6>
#### CAN3.MB11_32B_CS
<link=p.CAN3.MB11_32B_CS>
#### p.CAN3.MB18_16B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d823c[0m (0x401d8000 + 0x023c)
Message Buffer 18 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.WORD127
<link=p.CAN3.WORD127>
#### p.CAN3.MB11_32B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d824c[0m (0x401d8000 + 0x024c)
Message Buffer 11 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb11_32b_word4
<link=p.CAN3.MB11_32B_WORD4>
#### p.CAN3.MB19_16B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d8254[0m (0x401d8000 + 0x0254)
Message Buffer 19 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb19_16b_word1
<link=p.CAN3.MB19_16B_WORD1>
#### can3.mb29_8b_id
<link=p.CAN3.MB29_8B_ID>
#### CAN3.WORD029
<link=p.CAN3.WORD029>
#### p.can3.mb6_64b_word9
<link=p.CAN3.MB6_64B_WORD9>
#### can3.mb20_16b_word0
<link=p.CAN3.MB20_16B_WORD0>
#### CAN3.WORD130
<link=p.CAN3.WORD130>
#### CAN3.MB12_32B_WORD2
<link=p.CAN3.MB12_32B_WORD2>
#### p.can3.mb20_16b_word2
<link=p.CAN3.MB20_16B_WORD2>
#### p.CAN3.MB31_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d8270[0m (0x401d8000 + 0x0270)
Message Buffer 31 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.mb21_16b_cs
<link=p.CAN3.MB21_16B_CS>
#### p.CAN3.MB31_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8278[0m (0x401d8000 + 0x0278)
Message Buffer 31 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb12_32b_word5
<link=p.CAN3.MB12_32B_WORD5>
#### p.CAN3.WORD131
<lang=dft>
 (rw)  [1;33m0x401d827c[0m (0x401d8000 + 0x027c)
Message Buffer 31 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB12_32B_WORD7
<lang=dft>
 (rw)  [1;33m0x401d8284[0m (0x401d8000 + 0x0284)
Message Buffer 12 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_31[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_30[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_29[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_28[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb21_16b_word1
<link=p.CAN3.MB21_16B_WORD1>
#### can3.mb21_16b_word1
<link=p.CAN3.MB21_16B_WORD1>
#### CAN3.MB32_8B_ID
<link=p.CAN3.MB32_8B_ID>
#### p.can3.mb7_64b_word1
<link=p.CAN3.MB7_64B_WORD1>
#### p.CAN3.MB32_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8288[0m (0x401d8000 + 0x0288)
Message Buffer 32 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb7_64b_word2
<link=p.CAN3.MB7_64B_WORD2>
#### p.CAN3.CS33
<lang=dft>
 (rw)  [1;33m0x401d8290[0m (0x401d8000 + 0x0290)
Message Buffer 33 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB7_64B_WORD4
<lang=dft>
 (rw)  [1;33m0x401d8290[0m (0x401d8000 + 0x0290)
Message Buffer 7 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_19[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_18[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_17[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_16[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb22_16b_word0
<link=p.CAN3.MB22_16B_WORD0>
#### CAN3.MB13_32B_WORD3
<link=p.CAN3.MB13_32B_WORD3>
#### p.CAN3.MB13_32B_WORD4
<lang=dft>
 (rw)  [1;33m0x401d82a0[0m (0x401d8000 + 0x02a0)
Message Buffer 13 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_19[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_18[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_17[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_16[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb22_16b_word2
<link=p.CAN3.MB22_16B_WORD2>
#### p.can3.mb34_8b_cs
<link=p.CAN3.MB34_8B_CS>
#### p.can3.id34
<link=p.CAN3.ID34>
#### can3.mb34_8b_id
<link=p.CAN3.MB34_8B_ID>
#### CAN3.MB23_16B_CS
<link=p.CAN3.MB23_16B_CS>
#### p.can3.mb7_64b_word10
<link=p.CAN3.MB7_64B_WORD10>
#### p.can3.mb13_32b_word7
<link=p.CAN3.MB13_32B_WORD7>
#### p.can3.mb35_8b_cs
<link=p.CAN3.MB35_8B_CS>
#### p.can3.mb23_16b_word1
<link=p.CAN3.MB23_16B_WORD1>
#### can3.mb23_16b_word1
<link=p.CAN3.MB23_16B_WORD1>
#### p.can3.mb35_8b_word0
<link=p.CAN3.MB35_8B_WORD0>
#### CAN3.MB7_64B_WORD15
<link=p.CAN3.MB7_64B_WORD15>
#### can3.mb14_32b_word2
<link=p.CAN3.MB14_32B_WORD2>
#### p.CAN3.ID36
<lang=dft>
 (rw)  [1;33m0x401d82c4[0m (0x401d8000 + 0x02c4)
Message Buffer 36 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### can3.mb8_64b_word0
<link=p.CAN3.MB8_64B_WORD0>
#### p.can3.word036
<link=p.CAN3.WORD036>
#### CAN3.MB24_16B_WORD1
<link=p.CAN3.MB24_16B_WORD1>
#### can3.cs37
<link=p.CAN3.CS37>
#### p.CAN3.MB14_32B_WORD6
<lang=dft>
 (rw)  [1;33m0x401d82d0[0m (0x401d8000 + 0x02d0)
Message Buffer 14 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_27[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_26[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_25[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_24[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB25_16B_CS
<link=p.CAN3.MB25_16B_CS>
#### p.can3.word137
<link=p.CAN3.WORD137>
#### p.can3.mb15_32b_word0
<link=p.CAN3.MB15_32B_WORD0>
#### p.CAN3.MB25_16B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d82e4[0m (0x401d8000 + 0x02e4)
Message Buffer 25 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB8_64B_WORD7
<lang=dft>
 (rw)  [1;33m0x401d82e4[0m (0x401d8000 + 0x02e4)
Message Buffer 8 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_31[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_30[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_29[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_28[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb25_16b_word2
<link=p.CAN3.MB25_16B_WORD2>
#### p.CAN3.WORD038
<lang=dft>
 (rw)  [1;33m0x401d82e8[0m (0x401d8000 + 0x02e8)
Message Buffer 38 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB8_64B_WORD9
<link=p.CAN3.MB8_64B_WORD9>
#### can3.word138
<link=p.CAN3.WORD138>
#### p.can3.cs39
<link=p.CAN3.CS39>
#### can3.mb8_64b_word11
<link=p.CAN3.MB8_64B_WORD11>
#### p.can3.mb39_8b_word0
<link=p.CAN3.MB39_8B_WORD0>
#### can3.word039
<link=p.CAN3.WORD039>
#### p.CAN3.MB15_32B_WORD7
<lang=dft>
 (rw)  [1;33m0x401d82fc[0m (0x401d8000 + 0x02fc)
Message Buffer 15 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_31[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_30[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_29[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_28[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.cs40
<link=p.CAN3.CS40>
#### can3.mb16_32b_cs
<link=p.CAN3.MB16_32B_CS>
#### p.can3.mb40_8b_cs
<link=p.CAN3.MB40_8B_CS>
#### CAN3.MB26_16B_WORD3
<link=p.CAN3.MB26_16B_WORD3>
#### can3.mb27_16b_cs
<link=p.CAN3.MB27_16B_CS>
#### can3.mb9_64b_cs
<link=p.CAN3.MB9_64B_CS>
#### p.can3.word040
<link=p.CAN3.WORD040>
#### can3.mb16_32b_word1
<link=p.CAN3.MB16_32B_WORD1>
#### p.CAN3.WORD140
<lang=dft>
 (rw)  [1;33m0x401d830c[0m (0x401d8000 + 0x030c)
Message Buffer 40 WORD1 Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.id41
<link=p.CAN3.ID41>
#### p.CAN3.MB16_32B_WORD3
<lang=dft>
 (rw)  [1;33m0x401d8314[0m (0x401d8000 + 0x0314)
Message Buffer 16 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_15[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_14[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_13[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_12[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB27_16B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d8314[0m (0x401d8000 + 0x0314)
Message Buffer 27 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB9_64B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d8314[0m (0x401d8000 + 0x0314)
Message Buffer 9 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB16_32B_WORD6
<link=p.CAN3.MB16_32B_WORD6>
#### p.CAN3.MB28_16B_CS
<lang=dft>
 (rw)  [1;33m0x401d8320[0m (0x401d8000 + 0x0320)
Message Buffer 28 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.can3.mb28_16b_cs
<link=p.CAN3.MB28_16B_CS>
#### p.CAN3.MB28_16B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8328[0m (0x401d8000 + 0x0328)
Message Buffer 28 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb42_8b_word1
<link=p.CAN3.MB42_8B_WORD1>
#### p.CAN3.MB17_32B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8330[0m (0x401d8000 + 0x0330)
Message Buffer 17 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB9_64B_WORD10
<lang=dft>
 (rw)  [1;33m0x401d8338[0m (0x401d8000 + 0x0338)
Message Buffer 9 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_43[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_42[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_41[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_40[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.WORD043
<link=p.CAN3.WORD043>
#### p.can3.mb17_32b_word3
<link=p.CAN3.MB17_32B_WORD3>
#### CAN3.MB44_8B_WORD0
<link=p.CAN3.MB44_8B_WORD0>
#### CAN3.MB17_32B_WORD7
<link=p.CAN3.MB17_32B_WORD7>
#### p.CAN3.MB18_32B_CS
<lang=dft>
 (rw)  [1;33m0x401d8350[0m (0x401d8000 + 0x0350)
Message Buffer 18 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### p.CAN3.MB30_16B_CS
<lang=dft>
 (rw)  [1;33m0x401d8350[0m (0x401d8000 + 0x0350)
Message Buffer 30 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB30_16B_WORD0
<link=p.CAN3.MB30_16B_WORD0>
#### can3.mb45_8b_word0
<link=p.CAN3.MB45_8B_WORD0>
#### p.CAN3.WORD045
<lang=dft>
 (rw)  [1;33m0x401d8358[0m (0x401d8000 + 0x0358)
Message Buffer 45 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.word145
<link=p.CAN3.WORD145>
#### can3.word145
<link=p.CAN3.WORD145>
#### p.CAN3.MB30_16B_WORD2
<lang=dft>
 (rw)  [1;33m0x401d8360[0m (0x401d8000 + 0x0360)
Message Buffer 30 WORD_16B Register
 (rw) (08)  [0;32mDATA_BYTE_11[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_10[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_9[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_8[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB10_64B_WORD3
<link=p.CAN3.MB10_64B_WORD3>
#### p.can3.mb46_8b_id
<link=p.CAN3.MB46_8B_ID>
#### p.can3.mb18_32b_word4
<link=p.CAN3.MB18_32B_WORD4>
#### p.can3.mb31_16b_id
<link=p.CAN3.MB31_16B_ID>
#### CAN3.WORD146
<link=p.CAN3.WORD146>
#### can3.cs47
<link=p.CAN3.CS47>
#### p.CAN3.MB47_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d8370[0m (0x401d8000 + 0x0370)
Message Buffer 47 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### can3.id47
<link=p.CAN3.ID47>
#### p.can3.mb10_64b_word7
<link=p.CAN3.MB10_64B_WORD7>
#### CAN3.CS48
<link=p.CAN3.CS48>
#### p.can3.mb10_64b_word10
<link=p.CAN3.MB10_64B_WORD10>
#### CAN3.MB10_64B_WORD12
<link=p.CAN3.MB10_64B_WORD12>
#### can3.word048
<link=p.CAN3.WORD048>
#### CAN3.MB32_16B_WORD3
<link=p.CAN3.MB32_16B_WORD3>
#### can3.mb19_32b_word6
<link=p.CAN3.MB19_32B_WORD6>
#### CAN3.MB19_32B_WORD6
<link=p.CAN3.MB19_32B_WORD6>
#### p.CAN3.MB49_8B_WORD0
<lang=dft>
 (rw)  [1;33m0x401d8398[0m (0x401d8000 + 0x0398)
Message Buffer 49 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB49_8B_WORD0
<link=p.CAN3.MB49_8B_WORD0>
#### p.CAN3.MB20_32B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d83ac[0m (0x401d8000 + 0x03ac)
Message Buffer 20 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB33_16B_WORD3
<link=p.CAN3.MB33_16B_WORD3>
#### p.can3.mb11_64b_word5
<link=p.CAN3.MB11_64B_WORD5>
#### can3.mb11_64b_word5
<link=p.CAN3.MB11_64B_WORD5>
#### CAN3.MB51_8B_WORD0
<link=p.CAN3.MB51_8B_WORD0>
#### p.CAN3.MB11_64B_WORD7
<lang=dft>
 (rw)  [1;33m0x401d83bc[0m (0x401d8000 + 0x03bc)
Message Buffer 11 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_31[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_30[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_29[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_28[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB34_16B_WORD3
<link=p.CAN3.MB34_16B_WORD3>
#### p.can3.mb21_32b_cs
<link=p.CAN3.MB21_32B_CS>
#### can3.mb52_8b_word0
<link=p.CAN3.MB52_8B_WORD0>
#### p.CAN3.WORD052
<lang=dft>
 (rw)  [1;33m0x401d83c8[0m (0x401d8000 + 0x03c8)
Message Buffer 52 WORD0 Register
 (rw) (08)  [0;32mDATA_BYTE_3[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_2[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_1[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_0[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.can3.mb21_32b_id
<link=p.CAN3.MB21_32B_ID>
#### can3.mb35_16b_id
<link=p.CAN3.MB35_16B_ID>
#### CAN3.MB52_8B_WORD1
<link=p.CAN3.MB52_8B_WORD1>
#### can3.word152
<link=p.CAN3.WORD152>
#### p.can3.cs53
<link=p.CAN3.CS53>
#### can3.mb35_16b_word0
<link=p.CAN3.MB35_16B_WORD0>
#### p.CAN3.MB53_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d83d0[0m (0x401d8000 + 0x03d0)
Message Buffer 53 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB21_32B_WORD1
<link=p.CAN3.MB21_32B_WORD1>
#### can3.word053
<link=p.CAN3.WORD053>
#### CAN3.MB35_16B_WORD3
<link=p.CAN3.MB35_16B_WORD3>
#### can3.cs54
<link=p.CAN3.CS54>
#### p.can3.mb54_8b_id
<link=p.CAN3.MB54_8B_ID>
#### CAN3.WORD054
<link=p.CAN3.WORD054>
#### CAN3.MB22_32B_ID
<link=p.CAN3.MB22_32B_ID>
#### p.can3.mb36_16b_word3
<link=p.CAN3.MB36_16B_WORD3>
#### p.CAN3.MB12_64B_WORD4
<lang=dft>
 (rw)  [1;33m0x401d83f8[0m (0x401d8000 + 0x03f8)
Message Buffer 12 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_19[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_18[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_17[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_16[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### p.CAN3.MB22_32B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d83fc[0m (0x401d8000 + 0x03fc)
Message Buffer 22 WORD_32B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB37_16B_ID
<link=p.CAN3.MB37_16B_ID>
#### p.CAN3.MB55_8B_WORD1
<lang=dft>
 (rw)  [1;33m0x401d83fc[0m (0x401d8000 + 0x03fc)
Message Buffer 55 WORD_8B Register
 (rw) (08)  [0;32mDATA_BYTE_7[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_6[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_5[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_4[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB37_16B_WORD0
<link=p.CAN3.MB37_16B_WORD0>
#### can3.mb37_16b_word1
<link=p.CAN3.MB37_16B_WORD1>
#### p.can3.word156
<link=p.CAN3.WORD156>
#### can3.mb57_8b_cs
<link=p.CAN3.MB57_8B_CS>
#### p.CAN3.MB12_64B_WORD11
<lang=dft>
 (rw)  [1;33m0x401d8414[0m (0x401d8000 + 0x0414)
Message Buffer 12 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_47[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_46[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_45[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_44[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### can3.mb57_8b_id
<link=p.CAN3.MB57_8B_ID>
#### p.can3.word057
<link=p.CAN3.WORD057>
#### p.CAN3.MB58_8B_CS
<lang=dft>
 (rw)  [1;33m0x401d8420[0m (0x401d8000 + 0x0420)
Message Buffer 58 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### CAN3.MB58_8B_CS
<link=p.CAN3.MB58_8B_CS>
#### can3.id58
<link=p.CAN3.ID58>
#### CAN3.MB12_64B_WORD15
<link=p.CAN3.MB12_64B_WORD15>
#### p.CAN3.MB58_8B_ID
<lang=dft>
 (rw)  [1;33m0x401d8424[0m (0x401d8000 + 0x0424)
Message Buffer 58 ID Register
 (rw) (18)  [0;32mEXT[0m  - [17:00] -  Contains extended (LOW word) identifier of message buffer.
 (rw) (11)  [0;32mSTD[0m  - [28:18] -  Contains standard/extended (HIGH word) identifier of message buffer.
 (rw) (03)  [0;32mPRIO[0m  - [31:29] -  Local priority. This 3-bit fieldis only used when LPRIO_EN bit is set in MCR an
 d it only makes sense for Tx buffers. These bits are not transmitted. They are 
 appended to the regular ID to define the transmission priority.
</lang>
#### CAN3.MB13_64B_WORD0
<link=p.CAN3.MB13_64B_WORD0>
#### CAN3.ID59
<link=p.CAN3.ID59>
#### p.CAN3.CS60
<lang=dft>
 (rw)  [1;33m0x401d8440[0m (0x401d8000 + 0x0440)
Message Buffer 60 CS Register
 (rw) (16)  [0;32mTIME_STAMP[0m  - [15:00] -  Free-Running Counter Time stamp. This 16-bit field is a copy of the Free-Runnin
 g Timer, captured for Tx and Rx frames at the time when the beginning of the Id
 entifier field appears on the CAN bus.
 (rw) (04)  [0;32mDLC[0m  - [19:16] -  Length of the data to be stored/transmitted.
 (rw) (01)  [0;32mRTR[0m  - [20:20] -  Remote Transmission Request. One/zero for remote/data frame.
 (rw) (01)  [0;32mIDE[0m  - [21:21] -  ID Extended. One/zero for extended/standard format frame.
 (rw) (01)  [0;32mSRR[0m  - [22:22] -  Substitute Remote Request. Contains a fixed recessive bit.
 (rw) (04)  [0;32mCODE[0m  - [27:24] -  Message Buffer Code. This 4-bit field can be accessed (read or write) by the CP
 U and by the FlexCAN module itself, as part of the message buffer matching and 
 arbitration process.
 (rw) (01)  [0;32mESI[0m  - [29:29] -  Error State Indicator. This bit indicates if the transmitting node is error act
 ive or error passive.
 (rw) (01)  [0;32mBRS[0m  - [30:30] -  Bit Rate Switch. This bit defines whether the bit rate is switched inside a CAN
  FD format frame.
 (rw) (01)  [0;32mEDL[0m  - [31:31] -  Extended Data Length. This bit distinguishes between CAN format and CAN FD form
 at frames. The EDL bit must not be set for Message Buffers configured to RANSWE
 R with code field 0b1010.
</lang>
#### can3.mb61_8b_cs
<link=p.CAN3.MB61_8B_CS>
#### can3.id61
<link=p.CAN3.ID61>
#### can3.mb40_16b_word3
<link=p.CAN3.MB40_16B_WORD3>
#### p.can3.mb13_64b_word12
<link=p.CAN3.MB13_64B_WORD12>
#### p.CAN3.MB13_64B_WORD13
<lang=dft>
 (rw)  [1;33m0x401d8464[0m (0x401d8000 + 0x0464)
Message Buffer 13 WORD_64B Register
 (rw) (08)  [0;32mDATA_BYTE_55[0m  - [07:00] -  Data byte 0 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_54[0m  - [15:08] -  Data byte 1 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_53[0m  - [23:16] -  Data byte 2 of Rx/Tx frame.
 (rw) (08)  [0;32mDATA_BYTE_52[0m  - [31:24] -  Data byte 3 of Rx/Tx frame.
</lang>
#### CAN3.MB13_64B_WORD13
<link=p.CAN3.MB13_64B_WORD13>
#### can3.mb13_64b_word14
<link=p.CAN3.MB13_64B_WORD14>
#### p.can3.mb41_16b_word2
<link=p.CAN3.MB41_16B_WORD2>
#### can3.mb41_16b_word3
<link=p.CAN3.MB41_16B_WORD3>
#### p.can3.rximr[0]
<link=p.CAN3.RXIMR[0]>
#### CAN3.RXIMR[2]
<link=p.CAN3.RXIMR[2]>
#### p.CAN3.RXIMR[7]
<lang=dft>
 (rw)  [1;33m0x401d889c[0m (0x401d8000 + 0x089c)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### CAN3.RXIMR[8]
<link=p.CAN3.RXIMR[8]>
#### p.can3.rximr[10]
<link=p.CAN3.RXIMR[10]>
#### p.CAN3.RXIMR[13]
<lang=dft>
 (rw)  [1;33m0x401d88b4[0m (0x401d8000 + 0x08b4)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### CAN3.RXIMR[13]
<link=p.CAN3.RXIMR[13]>
#### p.CAN3.RXIMR[14]
<lang=dft>
 (rw)  [1;33m0x401d88b8[0m (0x401d8000 + 0x08b8)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### CAN3.RXIMR[16]
<link=p.CAN3.RXIMR[16]>
#### p.CAN3.RXIMR[19]
<lang=dft>
 (rw)  [1;33m0x401d88cc[0m (0x401d8000 + 0x08cc)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### CAN3.RXIMR[19]
<link=p.CAN3.RXIMR[19]>
#### p.can3.rximr[21]
<link=p.CAN3.RXIMR[21]>
#### can3.rximr[23]
<link=p.CAN3.RXIMR[23]>
#### p.CAN3.RXIMR[25]
<lang=dft>
 (rw)  [1;33m0x401d88e4[0m (0x401d8000 + 0x08e4)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### p.CAN3.RXIMR[32]
<lang=dft>
 (rw)  [1;33m0x401d8900[0m (0x401d8000 + 0x0900)
Rx Individual Mask Registers
 (rw) (32)  [0;32mMI[0m  - [31:00] -  Individual Mask Bits
</lang>
#### p.can3.rximr[59]
<link=p.CAN3.RXIMR[59]>
#### CAN3.RXIMR[63]
<link=p.CAN3.RXIMR[63]>
#### CAN3.ENCBT
<link=p.CAN3.ENCBT>
#### p.can3.erfcr
<link=p.CAN3.ERFCR>
#### CAN3.ERFCR
<link=p.CAN3.ERFCR>
#### CAN3.HR_TIME_STAMP[2]
<link=p.CAN3.HR_TIME_STAMP[2]>
#### p.CAN3.HR_TIME_STAMP[4]
<lang=dft>
 (ro)  [1;33m0x401d8c40[0m (0x401d8000 + 0x0c40)
High Resolution Time Stamp
 (ro) (32)  [0;32mTS[0m  - [31:00] -  High Resolution Time Stamp
</lang>
#### p.can3.hr_time_stamp[9]
<link=p.CAN3.HR_TIME_STAMP[9]>
#### CAN3.HR_TIME_STAMP[9]
<link=p.CAN3.HR_TIME_STAMP[9]>
#### p.can3.hr_time_stamp[11]
<link=p.CAN3.HR_TIME_STAMP[11]>
#### p.CAN3.HR_TIME_STAMP[12]
<lang=dft>
 (ro)  [1;33m0x401d8c60[0m (0x401d8000 + 0x0c60)
High Resolution Time Stamp
 (ro) (32)  [0;32mTS[0m  - [31:00] -  High Resolution Time Stamp
</lang>
#### can3.hr_time_stamp[19]
<link=p.CAN3.HR_TIME_STAMP[19]>
#### p.can3.hr_time_stamp[27]
<link=p.CAN3.HR_TIME_STAMP[27]>
#### p.can3.hr_time_stamp[42]
<link=p.CAN3.HR_TIME_STAMP[42]>
#### CAN3.HR_TIME_STAMP[46]
<link=p.CAN3.HR_TIME_STAMP[46]>
#### can3.hr_time_stamp[53]
<link=p.CAN3.HR_TIME_STAMP[53]>
#### CAN3.HR_TIME_STAMP[55]
<link=p.CAN3.HR_TIME_STAMP[55]>
#### can3.hr_time_stamp[62]
<link=p.CAN3.HR_TIME_STAMP[62]>
#### p.CAN3.ERFFEL[17]
<lang=dft>
 (rw)  [1;33m0x401db044[0m (0x401d8000 + 0x3044)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[24]
<link=p.CAN3.ERFFEL[24]>
#### p.CAN3.ERFFEL[26]
<lang=dft>
 (rw)  [1;33m0x401db068[0m (0x401d8000 + 0x3068)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### CAN3.ERFFEL[27]
<link=p.CAN3.ERFFEL[27]>
#### CAN3.ERFFEL[28]
<link=p.CAN3.ERFFEL[28]>
#### p.CAN3.ERFFEL[29]
<lang=dft>
 (rw)  [1;33m0x401db074[0m (0x401d8000 + 0x3074)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[30]
<link=p.CAN3.ERFFEL[30]>
#### p.can3.erffel[31]
<link=p.CAN3.ERFFEL[31]>
#### CAN3.ERFFEL[37]
<link=p.CAN3.ERFFEL[37]>
#### p.can3.erffel[44]
<link=p.CAN3.ERFFEL[44]>
#### p.can3.erffel[50]
<link=p.CAN3.ERFFEL[50]>
#### can3.erffel[51]
<link=p.CAN3.ERFFEL[51]>
#### p.CAN3.ERFFEL[56]
<lang=dft>
 (rw)  [1;33m0x401db0e0[0m (0x401d8000 + 0x30e0)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### CAN3.ERFFEL[56]
<link=p.CAN3.ERFFEL[56]>
#### p.can3.erffel[62]
<link=p.CAN3.ERFFEL[62]>
#### can3.erffel[67]
<link=p.CAN3.ERFFEL[67]>
#### p.can3.erffel[68]
<link=p.CAN3.ERFFEL[68]>
#### CAN3.ERFFEL[70]
<link=p.CAN3.ERFFEL[70]>
#### can3.erffel[87]
<link=p.CAN3.ERFFEL[87]>
#### p.CAN3.ERFFEL[94]
<lang=dft>
 (rw)  [1;33m0x401db178[0m (0x401d8000 + 0x3178)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.CAN3.ERFFEL[100]
<lang=dft>
 (rw)  [1;33m0x401db190[0m (0x401d8000 + 0x3190)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.CAN3.ERFFEL[105]
<lang=dft>
 (rw)  [1;33m0x401db1a4[0m (0x401d8000 + 0x31a4)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### can3.erffel[105]
<link=p.CAN3.ERFFEL[105]>
#### p.can3.erffel[110]
<link=p.CAN3.ERFFEL[110]>
#### CAN3.ERFFEL[112]
<link=p.CAN3.ERFFEL[112]>
#### p.CAN3.ERFFEL[116]
<lang=dft>
 (rw)  [1;33m0x401db1d0[0m (0x401d8000 + 0x31d0)
Enhanced Rx FIFO Filter Element
 (rw) (32)  [0;32mFEL[0m  - [31:00] -  Filter Element Bits
</lang>
#### p.can3.erffel[117]
<link=p.CAN3.ERFFEL[117]>
#### can3.erffel[120]
<link=p.CAN3.ERFFEL[120]>
#### CAN3.ERFFEL[120]
<link=p.CAN3.ERFFEL[120]>
#### p.TMR1
<lang=dft>
base: 0x401dc000
CAPT0           CAPT1           CAPT2           CAPT3           
CMPLD10         CMPLD11         CMPLD12         CMPLD13         
CMPLD20         CMPLD21         CMPLD22         CMPLD23         
CNTR0           CNTR1           CNTR2           CNTR3           
COMP10          COMP11          COMP12          COMP13          
COMP20          COMP21          COMP22          COMP23          
CSCTRL0         CSCTRL1         CSCTRL2         CSCTRL3         
CTRL0           CTRL1           CTRL2           CTRL3           
DMA0            DMA1            DMA2            DMA3            
ENBL            FILT0           FILT1           FILT2           
FILT3           HOLD0           HOLD1           HOLD2           
HOLD3           LOAD0           LOAD1           LOAD2           
LOAD3           SCTRL0          SCTRL1          SCTRL2          
SCTRL3          
ËæìÂÖ• p.TMR1.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.TMR1.{reg_name} to check details of registers
</lang>
#### p.TMR1.COMP22
<lang=dft>
 (rw)  [1;33m0x401dc042[0m (0x401dc000 + 0x0042)
Timer Channel Compare Register 2
 (rw) (16)  [0;32mCOMPARISON_2[0m  - [15:00] -  Comparison Value 2
</lang>
#### tmr1.capt0
<link=p.TMR1.CAPT0>
#### p.tmr1.capt2
<link=p.TMR1.CAPT2>
#### p.tmr1.hold1
<link=p.TMR1.HOLD1>
#### TMR1.CNTR0
<link=p.TMR1.CNTR0>
#### p.tmr1.ctrl0
<link=p.TMR1.CTRL0>
#### p.TMR1.CTRL2
<lang=dft>
 (rw)  [1;33m0x401dc04c[0m (0x401dc000 + 0x004c)
Timer Channel Control Register
 (rw) (03)  [0;32mOUTMODE[0m  - [02:00] -  Output Mode
      0 - OUTMODE_0 :
         Asserted while counter is active
      0x1 - OUTMODE_1 :
         Clear OFLAG output on successful compare
      0x2 - OUTMODE_2 :
         Set OFLAG output on successful compare
      0x3 - OUTMODE_3 :
         Toggle OFLAG output on successful compare
      0x4 - OUTMODE_4 :
         Toggle OFLAG output using alternating compare registers
      0x5 - OUTMODE_5 :
         Set on compare, cleared on secondary source input edge
      0x6 - OUTMODE_6 :
         Set on compare, cleared on counter rollover
      0x7 - OUTMODE_7 :
         Enable gated clock output while counter is active
 (rw) (01)  [0;32mCOINIT[0m  - [03:03] -  Co-Channel Initialization
      0 - COINIT_0 :
         Co-channel counter/timers cannot force a re-initialization of this coun
         ter/timer
      0x1 - COINIT_1 :
         Co-channel counter/timers may force a re-initialization of this counter
         /timer
 (rw) (01)  [0;32mDIR[0m  - [04:04] -  Count Direction
      0 - DIR_0 :
         Count up.
      0x1 - DIR_1 :
         Count down.
 (rw) (01)  [0;32mLENGTH[0m  - [05:05] -  Count Length
      0 - LENGTH_0 :
         Count until roll over at $FFFF and continue from $0000.
      0x1 - LENGTH_1 :
         Count until compare, then re-initialize. If counting up, a successful c
         ompare occurs when the counter reaches a COMP1 value. If counting down,
          a successful compare occurs when the counter reaches a COMP2 value. Wh
         en output mode $4 is used, alternating values of COMP1 and COMP2 are us
         ed to generate successful comparisons. For example, the counter counts 
         until a COMP1 value is reached, re-initializes, counts until COMP2 valu
         e is reached, re-initializes, counts until COMP1 value is reached, and 
         so on.
 (rw) (01)  [0;32mONCE[0m  - [06:06] -  Count Once
      0 - ONCE_0 :
         Count repeatedly.
      0x1 - ONCE_1 :
         Count until compare and then stop. If counting up, a successful compare
          occurs when the counter reaches a COMP1 value. If counting down, a suc
         cessful compare occurs when the counter reaches a COMP2 value. When out
         put mode $4 is used, the counter re-initializes after reaching the COMP
         1 value, continues to count to the COMP2 value, and then stops.
 (rw) (02)  [0;32mSCS[0m  - [08:07] -  Secondary Count Source
      0 - SCS_0 :
         Counter 0 input pin
      0x1 - SCS_1 :
         Counter 1 input pin
      0x2 - SCS_2 :
         Counter 2 input pin
      0x3 - SCS_3 :
         Counter 3 input pin
 (rw) (04)  [0;32mPCS[0m  - [12:09] -  Primary Count Source
      0 - PCS_0 :
         Counter 0 input pin
      0x1 - PCS_1 :
         Counter 1 input pin
      0x2 - PCS_2 :
         Counter 2 input pin
      0x3 - PCS_3 :
         Counter 3 input pin
      0x4 - PCS_4 :
         Counter 0 output
      0x5 - PCS_5 :
         Counter 1 output
      0x6 - PCS_6 :
         Counter 2 output
      0x7 - PCS_7 :
         Counter 3 output
      0x8 - PCS_8 :
         IP bus clock divide by 1 prescaler
      0x9 - PCS_9 :
         IP bus clock divide by 2 prescaler
      0xA - PCS_10 :
         IP bus clock divide by 4 prescaler
      0xB - PCS_11 :
         IP bus clock divide by 8 prescaler
      0xC - PCS_12 :
         IP bus clock divide by 16 prescaler
      0xD - PCS_13 :
         IP bus clock divide by 32 prescaler
      0xE - PCS_14 :
         IP bus clock divide by 64 prescaler
      0xF - PCS_15 :
         IP bus clock divide by 128 prescaler
 (rw) (03)  [0;32mCM[0m  - [15:13] -  Count Mode
      0 - CM_0 :
         No operation
      0x1 - CM_1 :
         Count rising edges of primary sourceRising edges are counted only when 
         SCTRL[IPS] = 0. Falling edges are counted when SCTRL[IPS] = 1. If the p
         rimary count source is IP bus clock divide by 1, only rising edges are 
         counted regardless of the value of SCTRL[IPS].
      0x2 - CM_2 :
         Count rising and falling edges of primary sourceIP bus clock divide by 
         1 cannot be used as a primary count source in edge count mode.
      0x3 - CM_3 :
         Count rising edges of primary source while secondary input high active
      0x4 - CM_4 :
         Quadrature count mode, uses primary and secondary sources
      0x5 - CM_5 :
         Count rising edges of primary source; secondary source specifies direct
         ionRising edges are counted only when SCTRL[IPS] = 0. Falling edges are
          counted when SCTRL[IPS] = 1.
      0x6 - CM_6 :
         Edge of secondary source triggers primary count until compare
      0x7 - CM_7 :
         Cascaded counter mode (up/down)The primary count source must be set to 
         one of the counter outputs.
</lang>
#### tmr1.ctrl2
<link=p.TMR1.CTRL2>
#### tmr1.sctrl1
<link=p.TMR1.SCTRL1>
#### p.tmr1.cmpld11
<link=p.TMR1.CMPLD11>
#### tmr1.filt1
<link=p.TMR1.FILT1>
#### p.TMR1.DMA2
<lang=dft>
 (rw)  [1;33m0x401dc058[0m (0x401dc000 + 0x0058)
Timer Channel DMA Enable Register
 (rw) (01)  [0;32mIEFDE[0m  - [00:00] -  Input Edge Flag DMA Enable
 (rw) (01)  [0;32mCMPLD1DE[0m  - [01:01] -  Comparator Preload Register 1 DMA Enable
 (rw) (01)  [0;32mCMPLD2DE[0m  - [02:02] -  Comparator Preload Register 2 DMA Enable
</lang>
#### TMR2.COMP20
<link=p.TMR2.COMP20>
#### TMR2.CAPT3
<link=p.TMR2.CAPT3>
#### tmr2.load3
<link=p.TMR2.LOAD3>
#### p.tmr2.hold3
<link=p.TMR2.HOLD3>
#### tmr2.cntr0
<link=p.TMR2.CNTR0>
#### tmr2.sctrl0
<link=p.TMR2.SCTRL0>
#### p.tmr2.cmpld12
<link=p.TMR2.CMPLD12>
#### TMR2.CMPLD12
<link=p.TMR2.CMPLD12>
#### tmr2.cmpld22
<link=p.TMR2.CMPLD22>
#### p.TMR2.CSCTRL2
<lang=dft>
 (rw)  [1;33m0x401e0054[0m (0x401e0000 + 0x0054)
Timer Channel Comparator Status and Control Register
 (rw) (02)  [0;32mCL1[0m  - [01:00] -  Compare Load Control 1
      0 - CL1_0 :
         Never preload
      0x1 - CL1_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL1_2 :
         Load upon successful compare with the value in COMP2
 (rw) (02)  [0;32mCL2[0m  - [03:02] -  Compare Load Control 2
      0 - CL2_0 :
         Never preload
      0x1 - CL2_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL2_2 :
         Load upon successful compare with the value in COMP2
 (rw) (01)  [0;32mTCF1[0m  - [04:04] -  Timer Compare 1 Interrupt Flag
 (rw) (01)  [0;32mTCF2[0m  - [05:05] -  Timer Compare 2 Interrupt Flag
 (rw) (01)  [0;32mTCF1EN[0m  - [06:06] -  Timer Compare 1 Interrupt Enable
 (rw) (01)  [0;32mTCF2EN[0m  - [07:07] -  Timer Compare 2 Interrupt Enable
 (ro) (01)  [0;32mUP[0m  - [09:09] -  Counting Direction Indicator
      0 - UP_0 :
         The last count was in the DOWN direction.
      0x1 - UP_1 :
         The last count was in the UP direction.
 (rw) (01)  [0;32mTCI[0m  - [10:10] -  Triggered Count Initialization Control
      0 - TCI_0 :
         Stop counter upon receiving a second trigger event while still counting
          from the first trigger event.
      0x1 - TCI_1 :
         Reload the counter upon receiving a second trigger event while still co
         unting from the first trigger event.
 (rw) (01)  [0;32mROC[0m  - [11:11] -  Reload on Capture
      0 - ROC_0 :
         Do not reload the counter on a capture event.
      0x1 - ROC_1 :
         Reload the counter on a capture event.
 (rw) (01)  [0;32mALT_LOAD[0m  - [12:12] -  Alternative Load Enable
      0 - ALT_LOAD_0 :
         Counter can be re-initialized only with the LOAD register.
      0x1 - ALT_LOAD_1 :
         Counter can be re-initialized with the LOAD or CMPLD2 registers dependi
         ng on count direction.
 (rw) (01)  [0;32mFAULT[0m  - [13:13] -  Fault Enable
      0 - FAULT_0 :
         Fault function disabled.
      0x1 - FAULT_1 :
         Fault function enabled.
 (rw) (02)  [0;32mDBG_EN[0m  - [15:14] -  Debug Actions Enable
      0 - DBG_EN_0 :
         Continue with normal operation during debug mode. (default)
      0x1 - DBG_EN_1 :
         Halt TMR counter during debug mode.
      0x2 - DBG_EN_2 :
         Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).
      0x3 - DBG_EN_3 :
         Both halt counter and force output to 0 during debug mode.
</lang>
#### TMR2.FILT2
<link=p.TMR2.FILT2>
#### tmr2.dma2
<link=p.TMR2.DMA2>
#### p.TMR3.COMP11
<lang=dft>
 (rw)  [1;33m0x401e4020[0m (0x401e4000 + 0x0020)
Timer Channel Compare Register 1
 (rw) (16)  [0;32mCOMPARISON_1[0m  - [15:00] -  Comparison Value 1
</lang>
#### p.tmr3.comp13
<link=p.TMR3.COMP13>
#### p.tmr3.comp22
<link=p.TMR3.COMP22>
#### p.tmr3.hold2
<link=p.TMR3.HOLD2>
#### p.tmr3.sctrl3
<link=p.TMR3.SCTRL3>
#### tmr3.cmpld12
<link=p.TMR3.CMPLD12>
#### p.TMR3.CSCTRL3
<lang=dft>
 (rw)  [1;33m0x401e4074[0m (0x401e4000 + 0x0074)
Timer Channel Comparator Status and Control Register
 (rw) (02)  [0;32mCL1[0m  - [01:00] -  Compare Load Control 1
      0 - CL1_0 :
         Never preload
      0x1 - CL1_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL1_2 :
         Load upon successful compare with the value in COMP2
 (rw) (02)  [0;32mCL2[0m  - [03:02] -  Compare Load Control 2
      0 - CL2_0 :
         Never preload
      0x1 - CL2_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL2_2 :
         Load upon successful compare with the value in COMP2
 (rw) (01)  [0;32mTCF1[0m  - [04:04] -  Timer Compare 1 Interrupt Flag
 (rw) (01)  [0;32mTCF2[0m  - [05:05] -  Timer Compare 2 Interrupt Flag
 (rw) (01)  [0;32mTCF1EN[0m  - [06:06] -  Timer Compare 1 Interrupt Enable
 (rw) (01)  [0;32mTCF2EN[0m  - [07:07] -  Timer Compare 2 Interrupt Enable
 (ro) (01)  [0;32mUP[0m  - [09:09] -  Counting Direction Indicator
      0 - UP_0 :
         The last count was in the DOWN direction.
      0x1 - UP_1 :
         The last count was in the UP direction.
 (rw) (01)  [0;32mTCI[0m  - [10:10] -  Triggered Count Initialization Control
      0 - TCI_0 :
         Stop counter upon receiving a second trigger event while still counting
          from the first trigger event.
      0x1 - TCI_1 :
         Reload the counter upon receiving a second trigger event while still co
         unting from the first trigger event.
 (rw) (01)  [0;32mROC[0m  - [11:11] -  Reload on Capture
      0 - ROC_0 :
         Do not reload the counter on a capture event.
      0x1 - ROC_1 :
         Reload the counter on a capture event.
 (rw) (01)  [0;32mALT_LOAD[0m  - [12:12] -  Alternative Load Enable
      0 - ALT_LOAD_0 :
         Counter can be re-initialized only with the LOAD register.
      0x1 - ALT_LOAD_1 :
         Counter can be re-initialized with the LOAD or CMPLD2 registers dependi
         ng on count direction.
 (rw) (01)  [0;32mFAULT[0m  - [13:13] -  Fault Enable
      0 - FAULT_0 :
         Fault function disabled.
      0x1 - FAULT_1 :
         Fault function enabled.
 (rw) (02)  [0;32mDBG_EN[0m  - [15:14] -  Debug Actions Enable
      0 - DBG_EN_0 :
         Continue with normal operation during debug mode. (default)
      0x1 - DBG_EN_1 :
         Halt TMR counter during debug mode.
      0x2 - DBG_EN_2 :
         Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).
      0x3 - DBG_EN_3 :
         Both halt counter and force output to 0 during debug mode.
</lang>
#### TMR3.FILT3
<link=p.TMR3.FILT3>
#### TMR3.DMA0
<link=p.TMR3.DMA0>
#### tmr3.enbl
<link=p.TMR3.ENBL>
#### tmr4.comp23
<link=p.TMR4.COMP23>
#### TMR4.CAPT2
<link=p.TMR4.CAPT2>
#### p.tmr4.load1
<link=p.TMR4.LOAD1>
#### TMR4.CNTR2
<link=p.TMR4.CNTR2>
#### tmr4.ctrl0
<link=p.TMR4.CTRL0>
#### tmr4.sctrl3
<link=p.TMR4.SCTRL3>
#### p.TMR4.CMPLD12
<lang=dft>
 (rw)  [1;33m0x401e8050[0m (0x401e8000 + 0x0050)
Timer Channel Comparator Load Register 1
 (rw) (16)  [0;32mCOMPARATOR_LOAD_1[0m  - [15:00] -  This read/write register is the comparator 1 preload value for the COMP1 regist
 er for the corresponding channel in a timer module
</lang>
#### tmr4.cmpld23
<link=p.TMR4.CMPLD23>
#### TMR4.CSCTRL2
<link=p.TMR4.CSCTRL2>
#### p.TMR4.CSCTRL3
<lang=dft>
 (rw)  [1;33m0x401e8074[0m (0x401e8000 + 0x0074)
Timer Channel Comparator Status and Control Register
 (rw) (02)  [0;32mCL1[0m  - [01:00] -  Compare Load Control 1
      0 - CL1_0 :
         Never preload
      0x1 - CL1_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL1_2 :
         Load upon successful compare with the value in COMP2
 (rw) (02)  [0;32mCL2[0m  - [03:02] -  Compare Load Control 2
      0 - CL2_0 :
         Never preload
      0x1 - CL2_1 :
         Load upon successful compare with the value in COMP1
      0x2 - CL2_2 :
         Load upon successful compare with the value in COMP2
 (rw) (01)  [0;32mTCF1[0m  - [04:04] -  Timer Compare 1 Interrupt Flag
 (rw) (01)  [0;32mTCF2[0m  - [05:05] -  Timer Compare 2 Interrupt Flag
 (rw) (01)  [0;32mTCF1EN[0m  - [06:06] -  Timer Compare 1 Interrupt Enable
 (rw) (01)  [0;32mTCF2EN[0m  - [07:07] -  Timer Compare 2 Interrupt Enable
 (ro) (01)  [0;32mUP[0m  - [09:09] -  Counting Direction Indicator
      0 - UP_0 :
         The last count was in the DOWN direction.
      0x1 - UP_1 :
         The last count was in the UP direction.
 (rw) (01)  [0;32mTCI[0m  - [10:10] -  Triggered Count Initialization Control
      0 - TCI_0 :
         Stop counter upon receiving a second trigger event while still counting
          from the first trigger event.
      0x1 - TCI_1 :
         Reload the counter upon receiving a second trigger event while still co
         unting from the first trigger event.
 (rw) (01)  [0;32mROC[0m  - [11:11] -  Reload on Capture
      0 - ROC_0 :
         Do not reload the counter on a capture event.
      0x1 - ROC_1 :
         Reload the counter on a capture event.
 (rw) (01)  [0;32mALT_LOAD[0m  - [12:12] -  Alternative Load Enable
      0 - ALT_LOAD_0 :
         Counter can be re-initialized only with the LOAD register.
      0x1 - ALT_LOAD_1 :
         Counter can be re-initialized with the LOAD or CMPLD2 registers dependi
         ng on count direction.
 (rw) (01)  [0;32mFAULT[0m  - [13:13] -  Fault Enable
      0 - FAULT_0 :
         Fault function disabled.
      0x1 - FAULT_1 :
         Fault function enabled.
 (rw) (02)  [0;32mDBG_EN[0m  - [15:14] -  Debug Actions Enable
      0 - DBG_EN_0 :
         Continue with normal operation during debug mode. (default)
      0x1 - DBG_EN_1 :
         Halt TMR counter during debug mode.
      0x2 - DBG_EN_2 :
         Force TMR output to logic 0 (prior to consideration of SCTRL[OPS]).
      0x3 - DBG_EN_3 :
         Both halt counter and force output to 0 during debug mode.
</lang>
#### p.TMR4.FILT3
<lang=dft>
 (rw)  [1;33m0x401e8076[0m (0x401e8000 + 0x0076)
Timer Channel Input Filter Register
 (rw) (08)  [0;32mFILT_PER[0m  - [07:00] -  Input Filter Sample Period
 (rw) (03)  [0;32mFILT_CNT[0m  - [10:08] -  Input Filter Sample Count
</lang>
#### tmr4.dma1
<link=p.TMR4.DMA1>
#### GPT1.PR
<link=p.GPT1.PR>
#### gpt1.icr1
<link=p.GPT1.ICR1>
#### gpt2.pr
<link=p.GPT2.PR>
#### gpt2.ocr2
<link=p.GPT2.OCR2>
#### OCOTP.CTRL
<link=p.OCOTP.CTRL>
#### p.ocotp.ctrl_set
<link=p.OCOTP.CTRL_SET>
#### ocotp.lock
<link=p.OCOTP.LOCK>
#### ocotp.cfg2
<link=p.OCOTP.CFG2>
#### OCOTP.CFG2
<link=p.OCOTP.CFG2>
#### ocotp.mem4
<link=p.OCOTP.MEM4>
#### OCOTP.OTPMK5
<link=p.OCOTP.OTPMK5>
#### ocotp.srk5
<link=p.OCOTP.SRK5>
#### OCOTP.SRK5
<link=p.OCOTP.SRK5>
#### p.ocotp.mac2
<link=p.OCOTP.MAC2>
#### OCOTP.SW_GP22
<link=p.OCOTP.SW_GP22>
#### OCOTP.ROM_PATCH0
<link=p.OCOTP.ROM_PATCH0>
#### p.ocotp.rom_patch1
<link=p.OCOTP.ROM_PATCH1>
#### p.OCOTP.ROM_PATCH4
<lang=dft>
 (rw)  [1;33m0x401f4840[0m (0x401f4000 + 0x0840)
Value of OTP Bank6 Word4 (ROM Patch)
 (rw) (32)  [0;32mBITS[0m  - [31:00] -  BITS
</lang>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_00
<lang=dft>
 (rw)  [1;33m0x401f8014[0m (0x401f8000 + 0x0014)
SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register
 (rw) (03)  [0;32mMUX_MODE[0m  - [02:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: SEMC_DATA00 of instance: semc
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: FLEXPWM4_PWMA00 of instance: flexpwm4
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPSPI2_SCK of instance: lpspi2
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: XBAR1_XBAR_IN02 of instance: xbar1
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO00 of instance: flexio1
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO4_IO00 of instance: gpio4
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_EMC_00
</lang>
#### iomuxc.sw_mux_ctl_pad_gpio_emc_04
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_04>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_08
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_08>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_17
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_17>
#### iomuxc.sw_mux_ctl_pad_gpio_emc_17
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_17>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_23
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_23>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_26
<lang=dft>
 (rw)  [1;33m0x401f807c[0m (0x401f8000 + 0x007c)
SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: SEMC_CLK of instance: semc
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: FLEXPWM1_PWMB01 of instance: flexpwm1
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPUART6_RX of instance: lpuart6
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: ENET_RX_ER of instance: enet
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO12 of instance: flexio1
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO4_IO26 of instance: gpio4
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA00 of instance: flexspi2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_EMC_26
</lang>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_30
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_30>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_31
<lang=dft>
 (rw)  [1;33m0x401f8090[0m (0x401f8000 + 0x0090)
SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: SEMC_DATA09 of instance: semc
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: FLEXPWM3_PWMA01 of instance: flexpwm3
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPUART7_TX of instance: lpuart7
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: LPSPI1_PCS1 of instance: lpspi1
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: CSI_DATA22 of instance: csi
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO4_IO31 of instance: gpio4
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: ENET2_TDATA01 of instance: enet2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_EMC_31
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_emc_39
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_39>
#### iomuxc.sw_mux_ctl_pad_gpio_emc_39
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_39>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_41
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_41>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b0_06
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_06>
#### p.iomuxc.sw_mux_ctl_pad_gpio_ad_b0_07
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_07>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b0_11
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_11>
#### p.iomuxc.sw_mux_ctl_pad_gpio_ad_b0_14
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_14>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_00
<lang=dft>
 (rw)  [1;33m0x401f80fc[0m (0x401f8000 + 0x00fc)
SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: USB_OTG2_ID of instance: anatop
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: QTIMER3_TIMER0 of instance: qtimer3
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPUART2_CTS_B of instance: lpuart2
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: LPI2C1_SCL of instance: lpi2c1
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: WDOG1_B of instance: wdog1
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO1_IO16 of instance: gpio1
      0x6 - ALT6 :
         Select mux mode: ALT6 mux port: USDHC1_WP of instance: usdhc1
      0x7 - ALT7 :
         Select mux mode: ALT7 mux port: KPP_ROW07 of instance: kpp
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: ENET2_1588_EVENT0_OUT of instance: enet
         2
      0x9 - ALT9 :
         Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO00 of instance: flexio3
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_AD_B1_00
</lang>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_04
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_04>
#### p.iomuxc.sw_mux_ctl_pad_gpio_ad_b1_08
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_08>
#### iomuxc.sw_mux_ctl_pad_gpio_ad_b1_12
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_12>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B1_13
<lang=dft>
 (rw)  [1;33m0x401f8130[0m (0x401f8000 + 0x0130)
SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register
 (rw) (04)  [0;32mMUX_MODE[0m  - [03:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: FLEXSPIA_DATA00 of instance: flexspi
      0x1 - ALT1 :
         Select mux mode: ALT1 mux port: ACMP_OUT01 of instance: acmp
      0x2 - ALT2 :
         Select mux mode: ALT2 mux port: LPSPI3_SDI of instance: lpspi3
      0x3 - ALT3 :
         Select mux mode: ALT3 mux port: SAI1_TX_DATA00 of instance: sai1
      0x4 - ALT4 :
         Select mux mode: ALT4 mux port: CSI_DATA04 of instance: csi
      0x5 - ALT5 :
         Select mux mode: ALT5 mux port: GPIO1_IO29 of instance: gpio1
      0x6 - ALT6 :
         Select mux mode: ALT6 mux port: USDHC2_DATA5 of instance: usdhc2
      0x7 - ALT7 :
         Select mux mode: ALT7 mux port: KPP_COL01 of instance: kpp
      0x8 - ALT8 :
         Select mux mode: ALT8 mux port: ENET2_1588_EVENT2_IN of instance: enet2
      0x9 - ALT9 :
         Select mux mode: ALT9 mux port: FLEXIO3_FLEXIO13 of instance: flexio3
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_AD_B1_13
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b0_05
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_05>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_08
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_08>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_02
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_02>
#### iomuxc.sw_mux_ctl_pad_gpio_b1_06
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_06>
#### p.iomuxc.sw_mux_ctl_pad_gpio_b1_09
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_09>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_15
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_15>
#### IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_00
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_00>
#### p.iomuxc.sw_mux_ctl_pad_gpio_sd_b1_04
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_04>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_08
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_08>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_11
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_11>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_14
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_14>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_16
<lang=dft>
 (rw)  [1;33m0x401f8244[0m (0x401f8000 + 0x0244)
SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_24
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_24>
#### p.iomuxc.sw_pad_ctl_pad_gpio_emc_26
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_26>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_30
<lang=dft>
 (rw)  [1;33m0x401f827c[0m (0x401f8000 + 0x027c)
SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_emc_32
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_32>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_41
<lang=dft>
 (rw)  [1;33m0x401f82a8[0m (0x401f8000 + 0x02a8)
SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_ad_b0_08
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B0_08>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B0_11
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B0_11>
#### p.iomuxc.sw_pad_ctl_pad_gpio_ad_b1_01
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_01>
#### iomuxc.sw_pad_ctl_pad_gpio_ad_b1_02
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_02>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_03
<lang=dft>
 (rw)  [1;33m0x401f82f8[0m (0x401f8000 + 0x02f8)
SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_04
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_04>
#### p.iomuxc.sw_pad_ctl_pad_gpio_b0_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_07>
#### iomuxc.sw_pad_ctl_pad_gpio_b0_09
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_09>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_13
<lang=dft>
 (rw)  [1;33m0x401f8360[0m (0x401f8000 + 0x0360)
SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_b0_14
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_14>
#### iomuxc.sw_pad_ctl_pad_gpio_b1_06
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_06>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_07
<lang=dft>
 (rw)  [1;33m0x401f8388[0m (0x401f8000 + 0x0388)
SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### p.iomuxc.sw_pad_ctl_pad_gpio_b1_08
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_08>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_10
<lang=dft>
 (rw)  [1;33m0x401f8394[0m (0x401f8000 + 0x0394)
SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_b1_15
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_15>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_04
<lang=dft>
 (rw)  [1;33m0x401f83d4[0m (0x401f8000 + 0x03d4)
SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm_3_3V_260_Ohm_1_8V :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_04
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_04>
#### p.iomuxc.sw_pad_ctl_pad_gpio_sd_b1_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_07>
#### iomuxc.sw_pad_ctl_pad_gpio_sd_b1_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SD_B1_07>
#### iomuxc.csi_data03_select_input
<link=p.IOMUXC.CSI_DATA03_SELECT_INPUT>
#### p.IOMUXC.CSI_DATA06_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8410[0m (0x401f8000 + 0x0410)
CSI_DATA06_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_AD_B1_11_ALT4 :
         Selecting Pad: GPIO_AD_B1_11 for Mode: ALT4
      0x1 - GPIO_AD_B0_07_ALT4 :
         Selecting Pad: GPIO_AD_B0_07 for Mode: ALT4
</lang>
#### IOMUXC.CSI_DATA08_SELECT_INPUT
<link=p.IOMUXC.CSI_DATA08_SELECT_INPUT>
#### iomuxc.enet1_rxdata_select_input
<link=p.IOMUXC.ENET1_RXDATA_SELECT_INPUT>
#### IOMUXC.FLEXCAN2_RX_SELECT_INPUT
<link=p.IOMUXC.FLEXCAN2_RX_SELECT_INPUT>
#### p.IOMUXC.FLEXPWM1_PWMB0_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8468[0m (0x401f8000 + 0x0468)
FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_24_ALT1 :
         Selecting Pad: GPIO_EMC_24 for Mode: ALT1
      0x1 - GPIO_SD_B0_01_ALT1 :
         Selecting Pad: GPIO_SD_B0_01 for Mode: ALT1
</lang>
#### IOMUXC.FLEXPWM1_PWMB2_SELECT_INPUT
<link=p.IOMUXC.FLEXPWM1_PWMB2_SELECT_INPUT>
#### p.iomuxc.flexpwm2_pwma3_select_input
<link=p.IOMUXC.FLEXPWM2_PWMA3_SELECT_INPUT>
#### p.iomuxc.flexpwm4_pwma3_select_input
<link=p.IOMUXC.FLEXPWM4_PWMA3_SELECT_INPUT>
#### IOMUXC.FLEXSPIA_DQS_SELECT_INPUT
<link=p.IOMUXC.FLEXSPIA_DQS_SELECT_INPUT>
#### p.iomuxc.flexspia_data0_select_input
<link=p.IOMUXC.FLEXSPIA_DATA0_SELECT_INPUT>
#### IOMUXC.FLEXSPIB_DATA0_SELECT_INPUT
<link=p.IOMUXC.FLEXSPIB_DATA0_SELECT_INPUT>
#### IOMUXC.FLEXSPIB_DATA1_SELECT_INPUT
<link=p.IOMUXC.FLEXSPIB_DATA1_SELECT_INPUT>
#### p.iomuxc.lpi2c1_scl_select_input
<link=p.IOMUXC.LPI2C1_SCL_SELECT_INPUT>
#### p.iomuxc.lpi2c3_scl_select_input
<link=p.IOMUXC.LPI2C3_SCL_SELECT_INPUT>
#### IOMUXC.LPI2C4_SCL_SELECT_INPUT
<link=p.IOMUXC.LPI2C4_SCL_SELECT_INPUT>
#### p.iomuxc.lpspi1_sck_select_input
<link=p.IOMUXC.LPSPI1_SCK_SELECT_INPUT>
#### p.iomuxc.lpspi2_sck_select_input
<link=p.IOMUXC.LPSPI2_SCK_SELECT_INPUT>
#### IOMUXC.LPUART2_TX_SELECT_INPUT
<link=p.IOMUXC.LPUART2_TX_SELECT_INPUT>
#### p.iomuxc.lpuart6_rx_select_input
<link=p.IOMUXC.LPUART6_RX_SELECT_INPUT>
#### iomuxc.qtimer2_timer0_select_input
<link=p.IOMUXC.QTIMER2_TIMER0_SELECT_INPUT>
#### p.IOMUXC.SAI1_MCLK2_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f858c[0m (0x401f8000 + 0x058c)
SAI1_MCLK2_SELECT_INPUT DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_03_ALT3 :
         Selecting Pad: GPIO_SD_B1_03 for Mode: ALT3
      0x1 - GPIO_AD_B1_09_ALT3 :
         Selecting Pad: GPIO_AD_B1_09 for Mode: ALT3
      0x2 - GPIO_B0_13_ALT3 :
         Selecting Pad: GPIO_B0_13 for Mode: ALT3
</lang>
#### p.iomuxc.sai1_rx_data1_select_input
<link=p.IOMUXC.SAI1_RX_DATA1_SELECT_INPUT>
#### iomuxc.sai1_rx_data2_select_input
<link=p.IOMUXC.SAI1_RX_DATA2_SELECT_INPUT>
#### IOMUXC.SAI1_RX_DATA2_SELECT_INPUT
<link=p.IOMUXC.SAI1_RX_DATA2_SELECT_INPUT>
#### p.IOMUXC.SAI2_TX_SYNC_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f85c4[0m (0x401f8000 + 0x05c4)
SAI2_TX_SYNC_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_05_ALT2 :
         Selecting Pad: GPIO_EMC_05 for Mode: ALT2
      0x1 - GPIO_AD_B0_04_ALT3 :
         Selecting Pad: GPIO_AD_B0_04 for Mode: ALT3
</lang>
#### iomuxc.spdif_in_select_input
<link=p.IOMUXC.SPDIF_IN_SELECT_INPUT>
#### p.IOMUXC.USDHC2_CLK_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f85dc[0m (0x401f8000 + 0x05dc)
USDHC2_CLK_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_SD_B1_04_ALT0 :
         Selecting Pad: GPIO_SD_B1_04 for Mode: ALT0
      0x1 - GPIO_AD_B1_09_ALT6 :
         Selecting Pad: GPIO_AD_B1_09 for Mode: ALT6
</lang>
#### IOMUXC.USDHC2_CLK_SELECT_INPUT
<link=p.IOMUXC.USDHC2_CLK_SELECT_INPUT>
#### IOMUXC.USDHC2_CD_B_SELECT_INPUT
<link=p.IOMUXC.USDHC2_CD_B_SELECT_INPUT>
#### IOMUXC.USDHC2_DATA5_SELECT_INPUT
<link=p.IOMUXC.USDHC2_DATA5_SELECT_INPUT>
#### p.iomuxc.xbar1_in03_select_input
<link=p.IOMUXC.XBAR1_IN03_SELECT_INPUT>
#### iomuxc.xbar1_in07_select_input
<link=p.IOMUXC.XBAR1_IN07_SELECT_INPUT>
#### p.iomuxc.xbar1_in24_select_input
<link=p.IOMUXC.XBAR1_IN24_SELECT_INPUT>
#### p.iomuxc.sw_mux_ctl_pad_gpio_spi_b0_02
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_02>
#### iomuxc.sw_mux_ctl_pad_gpio_spi_b0_03
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_03>
#### p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_06
<lang=dft>
 (rw)  [1;33m0x401f8674[0m (0x401f8000 + 0x0674)
SW_MUX_CTL_PAD_GPIO_SPI_B0_06 SW MUX Control Register
 (rw) (03)  [0;32mMUX_MODE[0m  - [02:00] -  MUX Mode Select Field.
      0 - ALT0 :
         Select mux mode: ALT0 mux port: FLEXSPI2_A_DATA02 of instance: flexspi2
 (rw) (01)  [0;32mSION[0m  - [04:04] -  Software Input On Field.
      0 - DISABLED :
         Input Path is determined by functionality
      0x1 - ENABLED :
         Force input path of pad GPIO_SPI_B0_06
</lang>
#### p.iomuxc.sw_mux_ctl_pad_gpio_spi_b1_05
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B1_05>
#### p.iomuxc.sw_pad_ctl_pad_gpio_spi_b0_00
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_00>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_11
<lang=dft>
 (rw)  [1;33m0x401f86e0[0m (0x401f8000 + 0x06e0)
SW_PAD_CTL_PAD_GPIO_SPI_B0_11 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled_ :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz_ :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz_ :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz_ :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz_ :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.sw_pad_ctl_pad_gpio_spi_b1_03
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B1_03>
#### p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B1_05
<lang=dft>
 (rw)  [1;33m0x401f8700[0m (0x401f8000 + 0x0700)
SW_PAD_CTL_PAD_GPIO_SPI_B1_05 SW PAD Control Register
 (rw) (01)  [0;32mSRE[0m  - [00:00] -  Slew Rate Field
      0 - SRE_0_Slow_Slew_Rate :
         Slow Slew Rate
      0x1 - SRE_1_Fast_Slew_Rate :
         Fast Slew Rate
 (rw) (03)  [0;32mDSE[0m  - [05:03] -  Drive Strength Field
      0 - DSE_0_output_driver_disabled_ :
         output driver disabled;
      0x1 - DSE_1_R0_150_Ohm___3_3V__260_Ohm_1_8V_ :
         R0(150 Ohm @ 3.3V, 260 Ohm@1.8V)
      0x2 - DSE_2_R0_2 :
         R0/2
      0x3 - DSE_3_R0_3 :
         R0/3
      0x4 - DSE_4_R0_4 :
         R0/4
      0x5 - DSE_5_R0_5 :
         R0/5
      0x6 - DSE_6_R0_6 :
         R0/6
      0x7 - DSE_7_R0_7 :
         R0/7
 (rw) (02)  [0;32mSPEED[0m  - [07:06] -  Speed Field
      0 - SPEED_0_low_50MHz_ :
         low(50MHz)
      0x1 - SPEED_1_medium_100MHz_ :
         medium(100MHz)
      0x2 - SPEED_2_medium_100MHz_ :
         medium(100MHz)
      0x3 - SPEED_3_max_200MHz_ :
         max(200MHz)
 (rw) (01)  [0;32mODE[0m  - [11:11] -  Open Drain Enable Field
      0 - ODE_0_Open_Drain_Disabled :
         Open Drain Disabled
      0x1 - ODE_1_Open_Drain_Enabled :
         Open Drain Enabled
 (rw) (01)  [0;32mPKE[0m  - [12:12] -  Pull / Keep Enable Field
      0 - PKE_0_Pull_Keeper_Disabled :
         Pull/Keeper Disabled
      0x1 - PKE_1_Pull_Keeper_Enabled :
         Pull/Keeper Enabled
 (rw) (01)  [0;32mPUE[0m  - [13:13] -  Pull / Keep Select Field
      0 - PUE_0_Keeper :
         Keeper
      0x1 - PUE_1_Pull :
         Pull
 (rw) (02)  [0;32mPUS[0m  - [15:14] -  Pull Up / Down Config. Field
      0 - PUS_0_100K_Ohm_Pull_Down :
         100K Ohm Pull Down
      0x1 - PUS_1_47K_Ohm_Pull_Up :
         47K Ohm Pull Up
      0x2 - PUS_2_100K_Ohm_Pull_Up :
         100K Ohm Pull Up
      0x3 - PUS_3_22K_Ohm_Pull_Up :
         22K Ohm Pull Up
 (rw) (01)  [0;32mHYS[0m  - [16:16] -  Hyst. Enable Field
      0 - HYS_0_Hysteresis_Disabled :
         Hysteresis Disabled
      0x1 - HYS_1_Hysteresis_Enabled :
         Hysteresis Enabled
</lang>
#### iomuxc.enet2_ipg_clk_rmii_select_input
<link=p.IOMUXC.ENET2_IPG_CLK_RMII_SELECT_INPUT>
#### p.IOMUXC.ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0
<lang=dft>
 (rw)  [1;33m0x401f8714[0m (0x401f8000 + 0x0714)
ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register
 (rw) (02)  [0;32mDAISY[0m  - [01:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_35_ALT8 :
         Selecting Pad: GPIO_EMC_35 for Mode: ALT8
      0x1 - GPIO_SD_B0_03_ALT8 :
         Selecting Pad: GPIO_SD_B0_03 for Mode: ALT8
      0x2 - GPIO_B1_01_ALT8 :
         Selecting Pad: GPIO_B1_01 for Mode: ALT8
</lang>
#### p.IOMUXC.FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT
<lang=dft>
 (rw)  [1;33m0x401f8754[0m (0x401f8000 + 0x0754)
FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register
 (rw) (01)  [0;32mDAISY[0m  - [00:00] -  Selecting Pads Involved in Daisy Chain.
      0 - GPIO_EMC_12_ALT8 :
         Selecting Pad: GPIO_EMC_12 for Mode: ALT8
      0x1 - GPIO_SPI_B0_01_ALT0 :
         Selecting Pad: GPIO_SPI_B0_01 for Mode: ALT0
</lang>
#### IOMUXC.FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT
<link=p.IOMUXC.FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT>
#### IOMUXC.GPT2_IPP_IND_CAPIN1_SELECT_INPUT
<link=p.IOMUXC.GPT2_IPP_IND_CAPIN1_SELECT_INPUT>
#### kpp.kpsr
<link=p.KPP.KPSR>
#### p.FLEXSPI
<lang=dft>
base: 0x402a8000
AHBCR           AHBRXBUF0CR0    AHBRXBUF1CR0    AHBRXBUF2CR0    
AHBRXBUF3CR0    AHBSPNDSTS      DLLCRA          DLLCRB          
FLSHA1CR0       FLSHA2CR0       FLSHB1CR0       FLSHB2CR0       
FLSHCR1A1       FLSHCR1A2       FLSHCR1B1       FLSHCR1B2       
FLSHCR2A1       FLSHCR2A2       FLSHCR2B1       FLSHCR2B2       
FLSHCR4         INTEN           INTR            IPCMD           
IPCR0           IPCR1           IPRXFCR         IPRXFSTS        
IPTXFCR         IPTXFSTS        LUTCR           LUTKEY          
LUT[0]          LUT[10]         LUT[11]         LUT[12]         
LUT[13]         LUT[14]         LUT[15]         LUT[16]         
LUT[17]         LUT[18]         LUT[19]         LUT[1]          
LUT[20]         LUT[21]         LUT[22]         LUT[23]         
LUT[24]         LUT[25]         LUT[26]         LUT[27]         
LUT[28]         LUT[29]         LUT[2]          LUT[30]         
LUT[31]         LUT[32]         LUT[33]         LUT[34]         
LUT[35]         LUT[36]         LUT[37]         LUT[38]         
LUT[39]         LUT[3]          LUT[40]         LUT[41]         
LUT[42]         LUT[43]         LUT[44]         LUT[45]         
LUT[46]         LUT[47]         LUT[48]         LUT[49]         
LUT[4]          LUT[50]         LUT[51]         LUT[52]         
LUT[53]         LUT[54]         LUT[55]         LUT[56]         
LUT[57]         LUT[58]         LUT[59]         LUT[5]          
LUT[60]         LUT[61]         LUT[62]         LUT[63]         
LUT[6]          LUT[7]          LUT[8]          LUT[9]          
MCR0            MCR1            MCR2            RFDR[0]         
RFDR[10]        RFDR[11]        RFDR[12]        RFDR[13]        
RFDR[14]        RFDR[15]        RFDR[16]        RFDR[17]        
RFDR[18]        RFDR[19]        RFDR[1]         RFDR[20]        
RFDR[21]        RFDR[22]        RFDR[23]        RFDR[24]        
RFDR[25]        RFDR[26]        RFDR[27]        RFDR[28]        
RFDR[29]        RFDR[2]         RFDR[30]        RFDR[31]        
RFDR[3]         RFDR[4]         RFDR[5]         RFDR[6]         
RFDR[7]         RFDR[8]         RFDR[9]         STS0            
STS1            STS2            TFDR[0]         TFDR[10]        
TFDR[11]        TFDR[12]        TFDR[13]        TFDR[14]        
TFDR[15]        TFDR[16]        TFDR[17]        TFDR[18]        
TFDR[19]        TFDR[1]         TFDR[20]        TFDR[21]        
TFDR[22]        TFDR[23]        TFDR[24]        TFDR[25]        
TFDR[26]        TFDR[27]        TFDR[28]        TFDR[29]        
TFDR[2]         TFDR[30]        TFDR[31]        TFDR[3]         
TFDR[4]         TFDR[5]         TFDR[6]         TFDR[7]         
TFDR[8]         TFDR[9]         
ËæìÂÖ• p.FLEXSPI.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.FLEXSPI.{reg_name} to check details of registers
</lang>
#### p.FLEXSPI.MCR0
<lang=dft>
 (rw)  [1;33m0x402a8000[0m (0x402a8000 + 0x0000)
Module Control Register 0
 (rw) (01)  [0;32mSWRESET[0m  - [00:00] -  Software Reset
 (rw) (01)  [0;32mMDIS[0m  - [01:01] -  Module Disable
 (rw) (02)  [0;32mRXCLKSRC[0m  - [05:04] -  Sample Clock source selection for Flash Reading
      0 - RXCLKSRC_0 :
         Dummy Read strobe generated by FlexSPI Controller and loopback internal
         ly.
      0x1 - RXCLKSRC_1 :
         Dummy Read strobe generated by FlexSPI Controller and loopback from DQS
          pad.
      0x3 - RXCLKSRC_3 :
         Flash provided Read strobe and input from DQS pad
 (rw) (01)  [0;32mARDFEN[0m  - [06:06] -  Enable AHB bus Read Access to IP RX FIFO.
      0 - ARDFEN_0 :
         IP RX FIFO should be read by IP Bus. AHB Bus read access to IP RX FIFO 
         memory space will get bus error response.
      0x1 - ARDFEN_1 :
         IP RX FIFO should be read by AHB Bus. IP Bus read access to IP RX FIFO 
         memory space will always return data zero but no bus error response.
 (rw) (01)  [0;32mATDFEN[0m  - [07:07] -  Enable AHB bus Write Access to IP TX FIFO.
      0 - ATDFEN_0 :
         IP TX FIFO should be written by IP Bus. AHB Bus write access to IP TX F
         IFO memory space will get bus error response.
      0x1 - ATDFEN_1 :
         IP TX FIFO should be written by AHB Bus. IP Bus write access to IP TX F
         IFO memory space will be ignored but no bus error response.
 (rw) (01)  [0;32mHSEN[0m  - [11:11] -  Half Speed Serial Flash access Enable.
      0 - HSEN_0 :
         Disable divide by 2 of serial flash clock for half speed commands.
      0x1 - HSEN_1 :
         Enable divide by 2 of serial flash clock for half speed commands.
 (rw) (01)  [0;32mDOZEEN[0m  - [12:12] -  Doze mode enable bit
      0 - DOZEEN_0 :
         Doze mode support disabled. AHB clock and serial clock will not be gate
         d off when there is doze mode request from system.
      0x1 - DOZEEN_1 :
         Doze mode support enabled. AHB clock and serial clock will be gated off
          when there is doze mode request from system.
 (rw) (01)  [0;32mCOMBINATIONEN[0m  - [13:13] -  This bit is to support Flash Octal mode access by combining Port A and B Data p
 ins (SIOA[3:0] and SIOB[3:0]).
      0 - COMBINATIONEN_0 :
         Disable.
      0x1 - COMBINATIONEN_1 :
         Enable.
 (rw) (01)  [0;32mSCKFREERUNEN[0m  - [14:14] -  This bit is used to force SCK output free-running. For FPGA applications, exter
 nal device may use SCK clock as reference clock to its internal PLL. If SCK fre
 e-running is enabled, data sampling with loopback clock from SCK pad is not sup
 ported (MCR0[RXCLKSRC]=2).
      0 - SCKFREERUNEN_0 :
         Disable.
      0x1 - SCKFREERUNEN_1 :
         Enable.
 (rw) (08)  [0;32mIPGRANTWAIT[0m  - [23:16] -  Time out wait cycle for IP command grant.
 (rw) (08)  [0;32mAHBGRANTWAIT[0m  - [31:24] -  Timeout wait cycle for AHB command grant.
</lang>
#### FLEXSPI.MCR0
<link=p.FLEXSPI.MCR0>
#### p.flexspi.ahbcr
<link=p.FLEXSPI.AHBCR>
#### flexspi.lutkey
<link=p.FLEXSPI.LUTKEY>
#### flexspi.ahbrxbuf1cr0
<link=p.FLEXSPI.AHBRXBUF1CR0>
#### p.FLEXSPI.FLSHCR2B2
<lang=dft>
 (rw)  [1;33m0x402a808c[0m (0x402a8000 + 0x008c)
Flash A1 Control Register 2
 (rw) (04)  [0;32mARDSEQID[0m  - [03:00] -  Sequence Index for AHB Read triggered Command in LUT.
 (rw) (03)  [0;32mARDSEQNUM[0m  - [07:05] -  Sequence Number for AHB Read triggered Command in LUT.
 (rw) (04)  [0;32mAWRSEQID[0m  - [11:08] -  Sequence Index for AHB Write triggered Command.
 (rw) (03)  [0;32mAWRSEQNUM[0m  - [15:13] -  Sequence Number for AHB Write triggered Command.
 (rw) (12)  [0;32mAWRWAIT[0m  - [27:16] -  For certain devices (such as FPGA), it need some time to write data into intern
 al memory after the command sequences finished on FlexSPI interface
 (rw) (03)  [0;32mAWRWAITUNIT[0m  - [30:28] -  AWRWAIT unit
      0 - AWRWAITUNIT_0 :
         The AWRWAIT unit is 2 ahb clock cycle
      0x1 - AWRWAITUNIT_1 :
         The AWRWAIT unit is 8 ahb clock cycle
      0x2 - AWRWAITUNIT_2 :
         The AWRWAIT unit is 32 ahb clock cycle
      0x3 - AWRWAITUNIT_3 :
         The AWRWAIT unit is 128 ahb clock cycle
      0x4 - AWRWAITUNIT_4 :
         The AWRWAIT unit is 512 ahb clock cycle
      0x5 - AWRWAITUNIT_5 :
         The AWRWAIT unit is 2048 ahb clock cycle
      0x6 - AWRWAITUNIT_6 :
         The AWRWAIT unit is 8192 ahb clock cycle
      0x7 - AWRWAITUNIT_7 :
         The AWRWAIT unit is 32768 ahb clock cycle
 (rw) (01)  [0;32mCLRINSTRPTR[0m  - [31:31] -  Clear the instruction pointer which is internally saved pointer by JMP_ON_CS. R
 efer Programmable Sequence Engine for details.
</lang>
#### p.flexspi.flshcr2b2
<link=p.FLEXSPI.FLSHCR2B2>
#### FLEXSPI.IPCMD
<link=p.FLEXSPI.IPCMD>
#### p.flexspi.sts1
<link=p.FLEXSPI.STS1>
#### p.FLEXSPI.IPRXFSTS
<lang=dft>
 (ro)  [1;33m0x402a80f0[0m (0x402a8000 + 0x00f0)
IP RX FIFO Status Register
 (ro) (08)  [0;32mFILL[0m  - [07:00] -  Fill level of IP RX FIFO.
 (ro) (16)  [0;32mRDCNTR[0m  - [31:16] -  Total Read Data Counter: RDCNTR * 64 Bits.
</lang>
#### p.flexspi.rfdr[0]
<link=p.FLEXSPI.RFDR[0]>
#### p.FLEXSPI.RFDR[2]
<lang=dft>
 (ro)  [1;33m0x402a8108[0m (0x402a8000 + 0x0108)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### flexspi.rfdr[2]
<link=p.FLEXSPI.RFDR[2]>
#### p.flexspi.rfdr[5]
<link=p.FLEXSPI.RFDR[5]>
#### p.FLEXSPI.RFDR[15]
<lang=dft>
 (ro)  [1;33m0x402a813c[0m (0x402a8000 + 0x013c)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### p.FLEXSPI.RFDR[23]
<lang=dft>
 (ro)  [1;33m0x402a815c[0m (0x402a8000 + 0x015c)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### p.FLEXSPI.TFDR[7]
<lang=dft>
 (wo)  [1;33m0x402a819c[0m (0x402a8000 + 0x019c)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.FLEXSPI.TFDR[13]
<lang=dft>
 (wo)  [1;33m0x402a81b4[0m (0x402a8000 + 0x01b4)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### flexspi.tfdr[19]
<link=p.FLEXSPI.TFDR[19]>
#### p.FLEXSPI.TFDR[22]
<lang=dft>
 (wo)  [1;33m0x402a81d8[0m (0x402a8000 + 0x01d8)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.flexspi.tfdr[23]
<link=p.FLEXSPI.TFDR[23]>
#### flexspi.tfdr[25]
<link=p.FLEXSPI.TFDR[25]>
#### FLEXSPI.TFDR[28]
<link=p.FLEXSPI.TFDR[28]>
#### flexspi.lut[4]
<link=p.FLEXSPI.LUT[4]>
#### p.FLEXSPI.LUT[11]
<lang=dft>
 (rw)  [1;33m0x402a822c[0m (0x402a8000 + 0x022c)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi.lut[16]
<link=p.FLEXSPI.LUT[16]>
#### flexspi.lut[21]
<link=p.FLEXSPI.LUT[21]>
#### flexspi.lut[32]
<link=p.FLEXSPI.LUT[32]>
#### p.FLEXSPI.LUT[37]
<lang=dft>
 (rw)  [1;33m0x402a8294[0m (0x402a8000 + 0x0294)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.FLEXSPI.LUT[42]
<lang=dft>
 (rw)  [1;33m0x402a82a8[0m (0x402a8000 + 0x02a8)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi.lut[44]
<link=p.FLEXSPI.LUT[44]>
#### flexspi.lut[50]
<link=p.FLEXSPI.LUT[50]>
#### p.FLEXSPI.LUT[58]
<lang=dft>
 (rw)  [1;33m0x402a82e8[0m (0x402a8000 + 0x02e8)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi.lut[59]
<link=p.FLEXSPI.LUT[59]>
#### p.flexspi.lut[62]
<link=p.FLEXSPI.LUT[62]>
#### p.flexspi2.intr
<link=p.FLEXSPI2.INTR>
#### FLEXSPI2.AHBRXBUF2CR0
<link=p.FLEXSPI2.AHBRXBUF2CR0>
#### p.FLEXSPI2.FLSHA2CR0
<lang=dft>
 (rw)  [1;33m0x402a4064[0m (0x402a4000 + 0x0064)
Flash A2 Control Register 0
 (rw) (23)  [0;32mFLSHSZ[0m  - [22:00] -  Flash Size in KByte.
</lang>
#### p.FLEXSPI2.FLSHCR1B2
<lang=dft>
 (rw)  [1;33m0x402a407c[0m (0x402a4000 + 0x007c)
Flash A1 Control Register 1
 (rw) (05)  [0;32mTCSS[0m  - [04:00] -  Serial Flash CS setup time.
 (rw) (05)  [0;32mTCSH[0m  - [09:05] -  Serial Flash CS Hold time.
 (rw) (01)  [0;32mWA[0m  - [10:10] -  Word Addressable.
 (rw) (04)  [0;32mCAS[0m  - [14:11] -  Column Address Size.
 (rw) (01)  [0;32mCSINTERVALUNIT[0m  - [15:15] -  CS interval unit
      0 - CSINTERVALUNIT_0 :
         The CS interval unit is 1 serial clock cycle
      0x1 - CSINTERVALUNIT_1 :
         The CS interval unit is 256 serial clock cycle
 (rw) (16)  [0;32mCSINTERVAL[0m  - [31:16] -  This field is used to set the minimum interval between flash device Chip select
 ion deassertion and flash device Chip selection assertion. If external flash ha
 s a limitation on the interval between command sequences, this field should be 
 set accordingly. If there is no limitation, set this field with value 0x0.
</lang>
#### flexspi2.flshcr2a2
<link=p.FLEXSPI2.FLSHCR2A2>
#### flexspi2.iprxfcr
<link=p.FLEXSPI2.IPRXFCR>
#### flexspi2.iptxfsts
<link=p.FLEXSPI2.IPTXFSTS>
#### flexspi2.rfdr[2]
<link=p.FLEXSPI2.RFDR[2]>
#### flexspi2.rfdr[8]
<link=p.FLEXSPI2.RFDR[8]>
#### p.flexspi2.rfdr[14]
<link=p.FLEXSPI2.RFDR[14]>
#### FLEXSPI2.RFDR[14]
<link=p.FLEXSPI2.RFDR[14]>
#### flexspi2.rfdr[22]
<link=p.FLEXSPI2.RFDR[22]>
#### p.flexspi2.rfdr[26]
<link=p.FLEXSPI2.RFDR[26]>
#### p.FLEXSPI2.RFDR[28]
<lang=dft>
 (ro)  [1;33m0x402a4170[0m (0x402a4000 + 0x0170)
IP RX FIFO Data Register 0
 (ro) (32)  [0;32mRXDATA[0m  - [31:00] -  RX Data
</lang>
#### FLEXSPI2.RFDR[28]
<link=p.FLEXSPI2.RFDR[28]>
#### flexspi2.rfdr[31]
<link=p.FLEXSPI2.RFDR[31]>
#### p.FLEXSPI2.TFDR[3]
<lang=dft>
 (wo)  [1;33m0x402a418c[0m (0x402a4000 + 0x018c)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### p.flexspi2.tfdr[4]
<link=p.FLEXSPI2.TFDR[4]>
#### p.FLEXSPI2.TFDR[6]
<lang=dft>
 (wo)  [1;33m0x402a4198[0m (0x402a4000 + 0x0198)
IP TX FIFO Data Register 0
 (wo) (32)  [0;32mTXDATA[0m  - [31:00] -  TX Data
</lang>
#### flexspi2.tfdr[6]
<link=p.FLEXSPI2.TFDR[6]>
#### FLEXSPI2.TFDR[8]
<link=p.FLEXSPI2.TFDR[8]>
#### p.flexspi2.tfdr[12]
<link=p.FLEXSPI2.TFDR[12]>
#### FLEXSPI2.TFDR[17]
<link=p.FLEXSPI2.TFDR[17]>
#### FLEXSPI2.TFDR[21]
<link=p.FLEXSPI2.TFDR[21]>
#### FLEXSPI2.TFDR[26]
<link=p.FLEXSPI2.TFDR[26]>
#### p.FLEXSPI2.LUT[1]
<lang=dft>
 (rw)  [1;33m0x402a4204[0m (0x402a4000 + 0x0204)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi2.lut[9]
<link=p.FLEXSPI2.LUT[9]>
#### FLEXSPI2.LUT[15]
<link=p.FLEXSPI2.LUT[15]>
#### p.FLEXSPI2.LUT[17]
<lang=dft>
 (rw)  [1;33m0x402a4244[0m (0x402a4000 + 0x0244)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### FLEXSPI2.LUT[21]
<link=p.FLEXSPI2.LUT[21]>
#### flexspi2.lut[23]
<link=p.FLEXSPI2.LUT[23]>
#### FLEXSPI2.LUT[24]
<link=p.FLEXSPI2.LUT[24]>
#### flexspi2.lut[26]
<link=p.FLEXSPI2.LUT[26]>
#### p.flexspi2.lut[28]
<link=p.FLEXSPI2.LUT[28]>
#### flexspi2.lut[30]
<link=p.FLEXSPI2.LUT[30]>
#### p.FLEXSPI2.LUT[31]
<lang=dft>
 (rw)  [1;33m0x402a427c[0m (0x402a4000 + 0x027c)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### p.flexspi2.lut[34]
<link=p.FLEXSPI2.LUT[34]>
#### FLEXSPI2.LUT[38]
<link=p.FLEXSPI2.LUT[38]>
#### p.flexspi2.lut[41]
<link=p.FLEXSPI2.LUT[41]>
#### p.flexspi2.lut[44]
<link=p.FLEXSPI2.LUT[44]>
#### p.FLEXSPI2.LUT[49]
<lang=dft>
 (rw)  [1;33m0x402a42c4[0m (0x402a4000 + 0x02c4)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### FLEXSPI2.LUT[54]
<link=p.FLEXSPI2.LUT[54]>
#### p.flexspi2.lut[59]
<link=p.FLEXSPI2.LUT[59]>
#### p.FLEXSPI2.LUT[62]
<lang=dft>
 (rw)  [1;33m0x402a42f8[0m (0x402a4000 + 0x02f8)
LUT 0
 (rw) (08)  [0;32mOPERAND0[0m  - [07:00] -  OPERAND0
 (rw) (02)  [0;32mNUM_PADS0[0m  - [09:08] -  NUM_PADS0
 (rw) (06)  [0;32mOPCODE0[0m  - [15:10] -  OPCODE
 (rw) (08)  [0;32mOPERAND1[0m  - [23:16] -  OPERAND1
 (rw) (02)  [0;32mNUM_PADS1[0m  - [25:24] -  NUM_PADS1
 (rw) (06)  [0;32mOPCODE1[0m  - [31:26] -  OPCODE1
</lang>
#### pxp.ctrl_set
<link=p.PXP.CTRL_SET>
#### PXP.OUT_CTRL_CLR
<link=p.PXP.OUT_CTRL_CLR>
#### pxp.out_as_ulc
<link=p.PXP.OUT_AS_ULC>
#### PXP.PS_BUF
<link=p.PXP.PS_BUF>
#### pxp.csc1_coef1
<link=p.PXP.CSC1_COEF1>
#### LCDIF.CTRL_CLR
<link=p.LCDIF.CTRL_CLR>
#### p.lcdif.ctrl1_tog
<link=p.LCDIF.CTRL1_TOG>
#### LCDIF.CTRL2_SET
<link=p.LCDIF.CTRL2_SET>
#### lcdif.ctrl2_clr
<link=p.LCDIF.CTRL2_CLR>
#### p.LCDIF.VDCTRL0_CLR
<lang=dft>
 (rw)  [1;33m0x402b8078[0m (0x402b8000 + 0x0078)
LCDIF VSYNC Mode and Dotclk Mode Control Register0
 (rw) (18)  [0;32mVSYNC_PULSE_WIDTH[0m  - [17:00] -  Number of units for which VSYNC signal is active
 (rw) (01)  [0;32mHALF_LINE_MODE[0m  - [18:18] -  When this bit is 0, the first field (VSYNC period) will end in half a horizonta
 l line and the second field will begin with half a horizontal line
 (rw) (01)  [0;32mHALF_LINE[0m  - [19:19] -  Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIO
 D field plus half the HORIZONTAL_PERIOD field (i
 (rw) (01)  [0;32mVSYNC_PULSE_WIDTH_UNIT[0m  - [20:20] -  Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cy
 cles
 (rw) (01)  [0;32mVSYNC_PERIOD_UNIT[0m  - [21:21] -  Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles
 (rw) (01)  [0;32mENABLE_POL[0m  - [24:24] -  Default 0 active low during valid data transfer on each horizontal line.
 (rw) (01)  [0;32mDOTCLK_POL[0m  - [25:25] -  Default is data launched at negative edge of DOTCLK and captured at positive ed
 ge
 (rw) (01)  [0;32mHSYNC_POL[0m  - [26:26] -  Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the 
 rest of the HSYNC period
 (rw) (01)  [0;32mVSYNC_POL[0m  - [27:27] -  Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the 
 rest of the VSYNC period
 (rw) (01)  [0;32mENABLE_PRESENT[0m  - [28:28] -  Setting this bit to 1 will make the hardware generate the ENABLE signal in the 
 DOTCLK mode, thereby making it the true RGB interface along with the remaining 
 three signals VSYNC, HSYNC and DOTCLK
</lang>
#### LCDIF.VDCTRL0_CLR
<link=p.LCDIF.VDCTRL0_CLR>
#### p.LCDIF.VDCTRL0_TOG
<lang=dft>
 (rw)  [1;33m0x402b807c[0m (0x402b8000 + 0x007c)
LCDIF VSYNC Mode and Dotclk Mode Control Register0
 (rw) (18)  [0;32mVSYNC_PULSE_WIDTH[0m  - [17:00] -  Number of units for which VSYNC signal is active
 (rw) (01)  [0;32mHALF_LINE_MODE[0m  - [18:18] -  When this bit is 0, the first field (VSYNC period) will end in half a horizonta
 l line and the second field will begin with half a horizontal line
 (rw) (01)  [0;32mHALF_LINE[0m  - [19:19] -  Setting this bit to 1 will make the total VSYNC period equal to the VSYNC_PERIO
 D field plus half the HORIZONTAL_PERIOD field (i
 (rw) (01)  [0;32mVSYNC_PULSE_WIDTH_UNIT[0m  - [20:20] -  Default 0 for counting VSYNC_PULSE_WIDTH in terms of DISPLAY CLOCK (pix_clk) cy
 cles
 (rw) (01)  [0;32mVSYNC_PERIOD_UNIT[0m  - [21:21] -  Default 0 for counting VSYNC_PERIOD in terms of DISPLAY CLOCK (pix_clk) cycles
 (rw) (01)  [0;32mENABLE_POL[0m  - [24:24] -  Default 0 active low during valid data transfer on each horizontal line.
 (rw) (01)  [0;32mDOTCLK_POL[0m  - [25:25] -  Default is data launched at negative edge of DOTCLK and captured at positive ed
 ge
 (rw) (01)  [0;32mHSYNC_POL[0m  - [26:26] -  Default 0 active low during HSYNC_PULSE_WIDTH time and will be high during the 
 rest of the HSYNC period
 (rw) (01)  [0;32mVSYNC_POL[0m  - [27:27] -  Default 0 active low during VSYNC_PULSE_WIDTH time and will be high during the 
 rest of the VSYNC period
 (rw) (01)  [0;32mENABLE_PRESENT[0m  - [28:28] -  Setting this bit to 1 will make the hardware generate the ENABLE signal in the 
 DOTCLK mode, thereby making it the true RGB interface along with the remaining 
 three signals VSYNC, HSYNC and DOTCLK
</lang>
#### lcdif.vdctrl0_tog
<link=p.LCDIF.VDCTRL0_TOG>
#### p.LCDIF.VDCTRL2
<lang=dft>
 (rw)  [1;33m0x402b8090[0m (0x402b8000 + 0x0090)
LCDIF VSYNC Mode and Dotclk Mode Control Register2
 (rw) (18)  [0;32mHSYNC_PERIOD[0m  - [17:00] -  Total number of DISPLAY CLOCK (pix_clk) cycles between two positive or two nega
 tive edges of the HSYNC signal
 (rw) (14)  [0;32mHSYNC_PULSE_WIDTH[0m  - [31:18] -  Number of DISPLAY CLOCK (pix_clk) cycles for which HSYNC signal is active.
</lang>
#### LCDIF.PIGEONCTRL0
<link=p.LCDIF.PIGEONCTRL0>
#### lcdif.pigeonctrl0_tog
<link=p.LCDIF.PIGEONCTRL0_TOG>
#### lcdif.pigeonctrl1_set
<link=p.LCDIF.PIGEONCTRL1_SET>
#### p.LCDIF.PIGEONCTRL1_TOG
<lang=dft>
 (rw)  [1;33m0x402b839c[0m (0x402b8000 + 0x039c)
LCDIF Pigeon Mode Control1 Register
 (rw) (12)  [0;32mFRAME_CNT_PERIOD[0m  - [11:00] -  Period of frame counter
 (rw) (12)  [0;32mFRAME_CNT_CYCLES[0m  - [27:16] -  Max cycles of frame counter
</lang>
#### lcdif.pigeon_0_1
<link=p.LCDIF.PIGEON_0_1>
#### p.LCDIF.PIGEON_0_2
<lang=dft>
 (rw)  [1;33m0x402b8820[0m (0x402b8000 + 0x0820)
Panel Interface Signal Generator Register
 (rw) (04)  [0;32mSIG_LOGIC[0m  - [03:00] -  Logic operation with another signal: DIS/AND/OR/COND
      0 - DIS :
         No logic operation
      0x1 - AND :
         sigout = sig_another AND this_sig
      0x2 - OR :
         sigout = sig_another OR this_sig
      0x3 - MASK :
         mask = sig_another AND other_masks
 (rw) (05)  [0;32mSIG_ANOTHER[0m  - [08:04] -  Select another signal for logic operation or as mask or counter tick event
      0 - CLEAR_USING_MASK :
         Keep active until mask off
</lang>
#### p.lcdif.pigeon_0_2
<link=p.LCDIF.PIGEON_0_2>
#### LCDIF.PIGEON_1_1
<link=p.LCDIF.PIGEON_1_1>
#### p.LCDIF.PIGEON_2_0
<lang=dft>
 (rw)  [1;33m0x402b8880[0m (0x402b8000 + 0x0880)
Panel Interface Signal Generator Register
 (rw) (01)  [0;32mEN[0m  - [00:00] -  Enable pigeon Mode on this signal
 (rw) (01)  [0;32mPOL[0m  - [01:01] -  Polarity of signal output
      0 - ACTIVE_HIGH :
         Normal Signal (Active high)
      0x1 - ACTIVE_LOW :
         Inverted signal (Active low)
 (rw) (02)  [0;32mINC_SEL[0m  - [03:02] -  Event to incrment local counter
      0 - PCLK :
         pclk
      0x1 - LINE :
         Line start pulse
      0x2 - FRAME :
         Frame start pulse
      0x3 - SIG_ANOTHER :
         Use another signal as tick event
 (rw) (04)  [0;32mOFFSET[0m  - [07:04] -  offset on pclk unit
 (rw) (04)  [0;32mMASK_CNT_SEL[0m  - [11:08] -  select global counters as mask condition, use together with MASK_CNT
      0 - HSTATE_CNT :
         pclk counter within one hscan state
      0x1 - HSTATE_CYCLE :
         pclk cycle within one hscan state
      0x2 - VSTATE_CNT :
         line counter within one vscan state
      0x3 - VSTATE_CYCLE :
         line cycle within one vscan state
      0x4 - FRAME_CNT :
         frame counter
      0x5 - FRAME_CYCLE :
         frame cycle
      0x6 - HCNT :
         horizontal counter (pclk counter within one line )
      0x7 - VCNT :
         vertical counter (line counter within one frame)
 (rw) (12)  [0;32mMASK_CNT[0m  - [23:12] -  When the global counter selected through MASK_CNT_SEL matches value in this reg
 , pigeon local counter start ticking
 (rw) (08)  [0;32mSTATE_MASK[0m  - [31:24] -  state_mask = (FS|FB|FD|FE) and (LS|LB|LD|LE) , select any combination of scan s
 tates as reference point for local counter to start ticking
      0x1 - FS :
         FRAME SYNC
      0x2 - FB :
         FRAME BEGIN
      0x4 - FD :
         FRAME DATA
      0x8 - FE :
         FRAME END
      0x10 - LS :
         LINE SYNC
      0x20 - LB :
         LINE BEGIN
      0x40 - LD :
         LINE DATA
      0x80 - LE :
         LINE END
</lang>
#### p.lcdif.pigeon_2_0
<link=p.LCDIF.PIGEON_2_0>
#### lcdif.pigeon_5_1
<link=p.LCDIF.PIGEON_5_1>
#### p.LCDIF.PIGEON_5_2
<lang=dft>
 (rw)  [1;33m0x402b8960[0m (0x402b8000 + 0x0960)
Panel Interface Signal Generator Register
 (rw) (04)  [0;32mSIG_LOGIC[0m  - [03:00] -  Logic operation with another signal: DIS/AND/OR/COND
      0 - DIS :
         No logic operation
      0x1 - AND :
         sigout = sig_another AND this_sig
      0x2 - OR :
         sigout = sig_another OR this_sig
      0x3 - MASK :
         mask = sig_another AND other_masks
 (rw) (05)  [0;32mSIG_ANOTHER[0m  - [08:04] -  Select another signal for logic operation or as mask or counter tick event
      0 - CLEAR_USING_MASK :
         Keep active until mask off
</lang>
#### LCDIF.PIGEON_6_2
<link=p.LCDIF.PIGEON_6_2>
#### p.LCDIF.PIGEON_7_1
<lang=dft>
 (rw)  [1;33m0x402b89d0[0m (0x402b8000 + 0x09d0)
Panel Interface Signal Generator Register
 (rw) (16)  [0;32mSET_CNT[0m  - [15:00] -  Assert signal output when counter match this value
      0 - START_ACTIVE :
         Start as active
 (rw) (16)  [0;32mCLR_CNT[0m  - [31:16] -  Deassert signal output when counter match this value
      0 - CLEAR_USING_MASK :
         Keep active until mask off
</lang>
#### lcdif.pigeon_7_2
<link=p.LCDIF.PIGEON_7_2>
#### lcdif.pigeon_10_1
<link=p.LCDIF.PIGEON_10_1>
#### p.LCDIF.PIGEON_10_2
<lang=dft>
 (rw)  [1;33m0x402b8aa0[0m (0x402b8000 + 0x0aa0)
Panel Interface Signal Generator Register
 (rw) (04)  [0;32mSIG_LOGIC[0m  - [03:00] -  Logic operation with another signal: DIS/AND/OR/COND
      0 - DIS :
         No logic operation
      0x1 - AND :
         sigout = sig_another AND this_sig
      0x2 - OR :
         sigout = sig_another OR this_sig
      0x3 - MASK :
         mask = sig_another AND other_masks
 (rw) (05)  [0;32mSIG_ANOTHER[0m  - [08:04] -  Select another signal for logic operation or as mask or counter tick event
      0 - CLEAR_USING_MASK :
         Keep active until mask off
</lang>
#### p.lcdif.lut0_data
<link=p.LCDIF.LUT0_DATA>
#### lcdif.lut0_data
<link=p.LCDIF.LUT0_DATA>
#### p.lcdif.lut1_addr
<link=p.LCDIF.LUT1_ADDR>
#### LCDIF.LUT1_DATA
<link=p.LCDIF.LUT1_DATA>
#### p.csi.csicr2
<link=p.CSI.CSICR2>
#### p.CSI.CSIRFIFO
<lang=dft>
 (ro)  [1;33m0x402bc010[0m (0x402bc000 + 0x0010)
CSI RX FIFO Register
 (ro) (32)  [0;32mIMAGE[0m  - [31:00] -  Received image data
</lang>
#### CSI.CSIRXCNT
<link=p.CSI.CSIRXCNT>
#### CSI.CSISR
<link=p.CSI.CSISR>
#### p.CSI.CSIDMASA_FB1
<lang=dft>
 (rw)  [1;33m0x402bc028[0m (0x402bc000 + 0x0028)
CSI DMA Start Address Register - for Frame Buffer1
 (rw) (30)  [0;32mDMA_START_ADDR_FB1[0m  - [31:02] -  DMA Start Address in Frame Buffer1
</lang>
#### p.USDHC1.CMD_RSP3
<lang=dft>
 (ro)  [1;33m0x402c001c[0m (0x402c0000 + 0x001c)
Command Response3
 (ro) (32)  [0;32mCMDRSP3[0m  - [31:00] -  Command Response 3
</lang>
#### USDHC1.PROT_CTRL
<link=p.USDHC1.PROT_CTRL>
#### usdhc1.adma_sys_addr
<link=p.USDHC1.ADMA_SYS_ADDR>
#### USDHC2.CMD_RSP3
<link=p.USDHC2.CMD_RSP3>
#### p.USDHC2.PRES_STATE
<lang=dft>
 (ro)  [1;33m0x402c4024[0m (0x402c4000 + 0x0024)
Present State
 (ro) (01)  [0;32mCIHB[0m  - [00:00] -  Command Inhibit (CMD)
      0 - CIHB_0 :
         Can issue command using only CMD line
      0x1 - CIHB_1 :
         Cannot issue command
 (ro) (01)  [0;32mCDIHB[0m  - [01:01] -  Command Inhibit (DATA)
      0 - CDIHB_0 :
         Can issue command which uses the DATA line
      0x1 - CDIHB_1 :
         Cannot issue command which uses the DATA line
 (ro) (01)  [0;32mDLA[0m  - [02:02] -  Data Line Active
      0 - DLA_0 :
         DATA Line Inactive
      0x1 - DLA_1 :
         DATA Line Active
 (ro) (01)  [0;32mSDSTB[0m  - [03:03] -  SD Clock Stable
      0 - SDSTB_0 :
         Clock is changing frequency and not stable.
      0x1 - SDSTB_1 :
         Clock is stable.
 (ro) (01)  [0;32mIPGOFF[0m  - [04:04] -  IPG_CLK Gated Off Internally
      0 - IPGOFF_0 :
         IPG_CLK is active.
      0x1 - IPGOFF_1 :
         IPG_CLK is gated off.
 (ro) (01)  [0;32mHCKOFF[0m  - [05:05] -  HCLK Gated Off Internally
      0 - HCKOFF_0 :
         HCLK is active.
      0x1 - HCKOFF_1 :
         HCLK is gated off.
 (ro) (01)  [0;32mPEROFF[0m  - [06:06] -  IPG_PERCLK Gated Off Internally
      0 - PEROFF_0 :
         IPG_PERCLK is active.
      0x1 - PEROFF_1 :
         IPG_PERCLK is gated off.
 (ro) (01)  [0;32mSDOFF[0m  - [07:07] -  SD Clock Gated Off Internally
      0 - SDOFF_0 :
         SD Clock is active.
      0x1 - SDOFF_1 :
         SD Clock is gated off.
 (ro) (01)  [0;32mWTA[0m  - [08:08] -  Write Transfer Active
      0 - WTA_0 :
         No valid data
      0x1 - WTA_1 :
         Transferring data
 (ro) (01)  [0;32mRTA[0m  - [09:09] -  Read Transfer Active
      0 - RTA_0 :
         No valid data
      0x1 - RTA_1 :
         Transferring data
 (ro) (01)  [0;32mBWEN[0m  - [10:10] -  Buffer Write Enable
      0 - BWEN_0 :
         Write disable
      0x1 - BWEN_1 :
         Write enable
 (ro) (01)  [0;32mBREN[0m  - [11:11] -  Buffer Read Enable
      0 - BREN_0 :
         Read disable
      0x1 - BREN_1 :
         Read enable
 (ro) (01)  [0;32mRTR[0m  - [12:12] -  Re-Tuning Request (only for SD3.0 SDR104 mode and EMMC HS200 mode)
      0 - RTR_0 :
         Fixed or well tuned sampling clock
      0x1 - RTR_1 :
         Sampling clock needs re-tuning
 (ro) (01)  [0;32mTSCD[0m  - [15:15] -  Tape Select Change Done
      0 - TSCD_0 :
         Delay cell select change is not finished.
      0x1 - TSCD_1 :
         Delay cell select change is finished.
 (ro) (01)  [0;32mCINST[0m  - [16:16] -  Card Inserted
      0 - CINST_0 :
         Power on Reset or No Card
      0x1 - CINST_1 :
         Card Inserted
 (ro) (01)  [0;32mCDPL[0m  - [18:18] -  Card Detect Pin Level
      0 - CDPL_0 :
         No card present (CD_B = 1)
      0x1 - CDPL_1 :
         Card present (CD_B = 0)
 (ro) (01)  [0;32mWPSPL[0m  - [19:19] -  Write Protect Switch Pin Level
      0 - WPSPL_0 :
         Write protected (WP = 1)
      0x1 - WPSPL_1 :
         Write enabled (WP = 0)
 (ro) (01)  [0;32mCLSL[0m  - [23:23] -  CMD Line Signal Level
 (ro) (08)  [0;32mDLSL[0m  - [31:24] -  DATA[7:0] Line Signal Level
      0 - DATA0 :
         Data 0 line signal level
      0x1 - DATA1 :
         Data 1 line signal level
      0x2 - DATA2 :
         Data 2 line signal level
      0x3 - DATA3 :
         Data 3 line signal level
      0x4 - DATA4 :
         Data 4 line signal level
      0x5 - DATA5 :
         Data 5 line signal level
      0x6 - DATA6 :
         Data 6 line signal level
      0x7 - DATA7 :
         Data 7 line signal level
</lang>
#### USDHC2.PRES_STATE
<link=p.USDHC2.PRES_STATE>
#### USDHC2.SYS_CTRL
<link=p.USDHC2.SYS_CTRL>
#### usdhc2.mix_ctrl
<link=p.USDHC2.MIX_CTRL>
#### p.USDHC2.FORCE_EVENT
<lang=dft>
 (rw)  [1;33m0x402c4050[0m (0x402c4000 + 0x0050)
Force Event
 (rw) (01)  [0;32mFEVTAC12NE[0m  - [00:00] -  Force Event Auto Command 12 Not Executed
 (rw) (01)  [0;32mFEVTAC12TOE[0m  - [01:01] -  Force Event Auto Command 12 Time Out Error
 (rw) (01)  [0;32mFEVTAC12CE[0m  - [02:02] -  Force Event Auto Command 12 CRC Error
 (rw) (01)  [0;32mFEVTAC12EBE[0m  - [03:03] -  Force Event Auto Command 12 End Bit Error
 (rw) (01)  [0;32mFEVTAC12IE[0m  - [04:04] -  Force Event Auto Command 12 Index Error
 (rw) (01)  [0;32mFEVTCNIBAC12E[0m  - [07:07] -  Force Event Command Not Executed By Auto Command 12 Error
 (rw) (01)  [0;32mFEVTCTOE[0m  - [16:16] -  Force Event Command Time Out Error
 (rw) (01)  [0;32mFEVTCCE[0m  - [17:17] -  Force Event Command CRC Error
 (rw) (01)  [0;32mFEVTCEBE[0m  - [18:18] -  Force Event Command End Bit Error
 (rw) (01)  [0;32mFEVTCIE[0m  - [19:19] -  Force Event Command Index Error
 (rw) (01)  [0;32mFEVTDTOE[0m  - [20:20] -  Force Event Data Time Out Error
 (rw) (01)  [0;32mFEVTDCE[0m  - [21:21] -  Force Event Data CRC Error
 (rw) (01)  [0;32mFEVTDEBE[0m  - [22:22] -  Force Event Data End Bit Error
 (rw) (01)  [0;32mFEVTAC12E[0m  - [24:24] -  Force Event Auto Command 12 Error
 (rw) (01)  [0;32mFEVTTNE[0m  - [26:26] -  Force Tuning Error
 (rw) (01)  [0;32mFEVTDMAE[0m  - [28:28] -  Force Event DMA Error
 (rw) (01)  [0;32mFEVTCINT[0m  - [31:31] -  Force Event Card Interrupt
</lang>
#### usdhc2.vend_spec
<link=p.USDHC2.VEND_SPEC>
#### usdhc2.vend_spec2
<link=p.USDHC2.VEND_SPEC2>
#### USDHC2.VEND_SPEC2
<link=p.USDHC2.VEND_SPEC2>
#### p.USDHC2.TUNING_CTRL
<lang=dft>
 (rw)  [1;33m0x402c40cc[0m (0x402c4000 + 0x00cc)
Tuning Control Register
 (rw) (08)  [0;32mTUNING_START_TAP[0m  - [07:00] -  TUNING_START_TAP
 (rw) (08)  [0;32mTUNING_COUNTER[0m  - [15:08] -  TUNING_COUNTER
 (rw) (03)  [0;32mTUNING_STEP[0m  - [18:16] -  TUNING_STEP
 (rw) (03)  [0;32mTUNING_WINDOW[0m  - [22:20] -  TUNING_WINDOW
 (rw) (01)  [0;32mSTD_TUNING_EN[0m  - [24:24] -  STD_TUNING_EN
</lang>
#### p.ENET.TCR
<lang=dft>
 (rw)  [1;33m0x402d80c4[0m (0x402d8000 + 0x00c4)
Transmit Control Register
 (rw) (01)  [0;32mGTS[0m  - [00:00] -  Graceful Transmit Stop
 (rw) (01)  [0;32mFDEN[0m  - [02:02] -  Full-Duplex Enable
 (rw) (01)  [0;32mTFC_PAUSE[0m  - [03:03] -  Transmit Frame Control Pause
      0 - TFC_PAUSE_0 :
         No PAUSE frame transmitted.
      0x1 - TFC_PAUSE_1 :
         The MAC stops transmission of data frames after the current transmissio
         n is complete.
 (ro) (01)  [0;32mRFC_PAUSE[0m  - [04:04] -  Receive Frame Control Pause
 (rw) (03)  [0;32mADDSEL[0m  - [07:05] -  Source MAC Address Select On Transmit
      0 - ADDSEL_0 :
         Node MAC address programmed on PADDR1/2 registers.
 (rw) (01)  [0;32mADDINS[0m  - [08:08] -  Set MAC Address On Transmit
      0 - ADDINS_0 :
         The source MAC address is not modified by the MAC.
      0x1 - ADDINS_1 :
         The MAC overwrites the source MAC address with the programmed MAC addre
         ss according to ADDSEL.
 (rw) (01)  [0;32mCRCFWD[0m  - [09:09] -  Forward Frame From Application With CRC
      0 - CRCFWD_0 :
         TxBD[TC] controls whether the frame has a CRC from the application.
      0x1 - CRCFWD_1 :
         The transmitter does not append any CRC to transmitted frames, as it is
          expecting a frame with CRC from the application.
</lang>
#### ENET.TCR
<link=p.ENET.TCR>
#### enet.rxic
<link=p.ENET.RXIC>
#### enet.iaur
<link=p.ENET.IAUR>
#### ENET.TFWR
<link=p.ENET.TFWR>
#### enet.rsem
<link=p.ENET.RSEM>
#### enet.rmon_t_p64
<link=p.ENET.RMON_T_P64>
#### p.ENET.RMON_T_P65TO127
<lang=dft>
 (ro)  [1;33m0x402d822c[0m (0x402d8000 + 0x022c)
Tx 65- to 127-byte Packets Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Number of 65- to 127-byte transmit packets
</lang>
#### p.enet.rmon_t_p128to255
<link=p.ENET.RMON_T_P128TO255>
#### p.enet.rmon_t_p_gte2048
<link=p.ENET.RMON_T_P_GTE2048>
#### enet.rmon_t_p_gte2048
<link=p.ENET.RMON_T_P_GTE2048>
#### p.enet.ieee_t_lcol
<link=p.ENET.IEEE_T_LCOL>
#### enet.ieee_t_cserr
<link=p.ENET.IEEE_T_CSERR>
#### p.enet.ieee_t_fdxfc
<link=p.ENET.IEEE_T_FDXFC>
#### enet.rmon_r_oversize
<link=p.ENET.RMON_R_OVERSIZE>
#### p.ENET.RMON_R_FRAG
<lang=dft>
 (ro)  [1;33m0x402d829c[0m (0x402d8000 + 0x029c)
Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of receive packets with less than 64 bytes and bad CRC
</lang>
#### p.enet.rmon_r_p1024to2047
<link=p.ENET.RMON_R_P1024TO2047>
#### p.ENET.RMON_R_OCTETS
<lang=dft>
 (ro)  [1;33m0x402d82c4[0m (0x402d8000 + 0x02c4)
Rx Octets Statistic Register
 (ro) (32)  [0;32mCOUNT[0m  - [31:00] -  Number of receive octets
</lang>
#### enet.ieee_r_fdxfc
<link=p.ENET.IEEE_R_FDXFC>
#### p.ENET.TCSR3
<lang=dft>
 (rw)  [1;33m0x402d8620[0m (0x402d8000 + 0x0620)
Timer Control Status Register
 (rw) (01)  [0;32mTDRE[0m  - [00:00] -  Timer DMA Request Enable
      0 - TDRE_0 :
         DMA request is disabled
      0x1 - TDRE_1 :
         DMA request is enabled
 (rw) (04)  [0;32mTMODE[0m  - [05:02] -  Timer Mode
      0 - TMODE_0 :
         Timer Channel is disabled.
      0x1 - TMODE_1 :
         Timer Channel is configured for Input Capture on rising edge.
      0x2 - TMODE_2 :
         Timer Channel is configured for Input Capture on falling edge.
      0x3 - TMODE_3 :
         Timer Channel is configured for Input Capture on both edges.
      0x4 - TMODE_4 :
         Timer Channel is configured for Output Compare - software only.
      0x5 - TMODE_5 :
         Timer Channel is configured for Output Compare - toggle output on compa
         re.
      0x6 - TMODE_6 :
         Timer Channel is configured for Output Compare - clear output on compar
         e.
      0x7 - TMODE_7 :
         Timer Channel is configured for Output Compare - set output on compare.
      #10x1 - TMODE_9 :
         Timer Channel is configured for Output Compare - set output on compare,
          clear output on overflow.
      0xA - TMODE_10 :
         Timer Channel is configured for Output Compare - clear output on compar
         e, set output on overflow.
      0xE - TMODE_14 :
         Timer Channel is configured for Output Compare - pulse output low on co
         mpare for 1 to 32 1588-clock cycles as specified by TPWC.
      0xF - TMODE_15 :
         Timer Channel is configured for Output Compare - pulse output high on c
         ompare for 1 to 32 1588-clock cycles as specified by TPWC.
 (rw) (01)  [0;32mTIE[0m  - [06:06] -  Timer Interrupt Enable
      0 - TIE_0 :
         Interrupt is disabled
      0x1 - TIE_1 :
         Interrupt is enabled
 (rw) (01)  [0;32mTF[0m  - [07:07] -  Timer Flag
      0 - TF_0 :
         Input Capture or Output Compare has not occurred.
      0x1 - TF_1 :
         Input Capture or Output Compare has occurred.
 (rw) (05)  [0;32mTPWC[0m  - [15:11] -  Timer PulseWidth Control
      0 - TPWC_0 :
         Pulse width is one 1588-clock cycle.
      0x1 - TPWC_1 :
         Pulse width is two 1588-clock cycles.
      0x2 - TPWC_2 :
         Pulse width is three 1588-clock cycles.
      0x3 - TPWC_3 :
         Pulse width is four 1588-clock cycles.
      0x1F - TPWC_31 :
         Pulse width is 32 1588-clock cycles.
</lang>
#### p.enet.tccr3
<link=p.ENET.TCCR3>
#### p.ENET2.MSCR
<lang=dft>
 (rw)  [1;33m0x402d4044[0m (0x402d4000 + 0x0044)
MII Speed Control Register
 (rw) (06)  [0;32mMII_SPEED[0m  - [06:01] -  MII Speed
 (rw) (01)  [0;32mDIS_PRE[0m  - [07:07] -  Disable Preamble
      0 - DIS_PRE_0 :
         Preamble enabled.
      0x1 - DIS_PRE_1 :
         Preamble (32 ones) is not prepended to the MII management frame.
 (rw) (03)  [0;32mHOLDTIME[0m  - [10:08] -  Hold time On MDIO Output
      0 - HOLDTIME_0 :
         1 internal module clock cycle
      0x1 - HOLDTIME_1 :
         2 internal module clock cycles
      0x2 - HOLDTIME_2 :
         3 internal module clock cycles
      0x7 - HOLDTIME_7 :
         8 internal module clock cycles
</lang>
#### p.ENET2.OPD
<lang=dft>
 (rw)  [1;33m0x402d40ec[0m (0x402d4000 + 0x00ec)
Opcode/Pause Duration Register
 (rw) (16)  [0;32mPAUSE_DUR[0m  - [15:00] -  Pause Duration
 (ro) (16)  [0;32mOPCODE[0m  - [31:16] -  Opcode Field In PAUSE Frames
</lang>
#### p.enet2.rmon_t_crc_align
<link=p.ENET2.RMON_T_CRC_ALIGN>
#### p.ENET2.RMON_T_UNDERSIZE
<lang=dft>
 (ro)  [1;33m0x402d4214[0m (0x402d4000 + 0x0214)
Tx Packets Less Than Bytes and Good CRC Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Number of transmit packets less than 64 bytes with good CRC
</lang>
#### p.ENET2.RMON_T_FRAG
<lang=dft>
 (ro)  [1;33m0x402d421c[0m (0x402d4000 + 0x021c)
Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Number of packets less than 64 bytes with bad CRC
</lang>
#### p.ENET2.RMON_T_P512TO1023
<lang=dft>
 (ro)  [1;33m0x402d4238[0m (0x402d4000 + 0x0238)
Tx 512- to 1023-byte Packets Statistic Register
 (ro) (16)  [0;32mTXPKTS[0m  - [15:00] -  Number of 512- to 1023-byte transmit packets
</lang>
#### enet2.rmon_t_octets
<link=p.ENET2.RMON_T_OCTETS>
#### p.ENET2.IEEE_T_FRAME_OK
<lang=dft>
 (ro)  [1;33m0x402d424c[0m (0x402d4000 + 0x024c)
Frames Transmitted OK Statistic Register
 (ro) (16)  [0;32mCOUNT[0m  - [15:00] -  Number of frames transmitted OK
</lang>
#### p.enet2.ieee_t_excol
<link=p.ENET2.IEEE_T_EXCOL>
#### ENET2.RMON_R_PACKETS
<link=p.ENET2.RMON_R_PACKETS>
#### p.enet2.rmon_r_crc_align
<link=p.ENET2.RMON_R_CRC_ALIGN>
#### enet2.atcor
<link=p.ENET2.ATCOR>
#### enet2.atstmp
<link=p.ENET2.ATSTMP>
#### p.ENET2.TGSR
<lang=dft>
 (rw)  [1;33m0x402d4604[0m (0x402d4000 + 0x0604)
Timer Global Status Register
 (rw) (01)  [0;32mTF0[0m  - [00:00] -  Copy Of Timer Flag For Channel 0
      0 - TF0_0 :
         Timer Flag for Channel 0 is clear
      0x1 - TF0_1 :
         Timer Flag for Channel 0 is set
 (rw) (01)  [0;32mTF1[0m  - [01:01] -  Copy Of Timer Flag For Channel 1
      0 - TF1_0 :
         Timer Flag for Channel 1 is clear
      0x1 - TF1_1 :
         Timer Flag for Channel 1 is set
 (rw) (01)  [0;32mTF2[0m  - [02:02] -  Copy Of Timer Flag For Channel 2
      0 - TF2_0 :
         Timer Flag for Channel 2 is clear
      0x1 - TF2_1 :
         Timer Flag for Channel 2 is set
 (rw) (01)  [0;32mTF3[0m  - [03:03] -  Copy Of Timer Flag For Channel 3
      0 - TF3_0 :
         Timer Flag for Channel 3 is clear
      0x1 - TF3_1 :
         Timer Flag for Channel 3 is set
</lang>
#### p.ENET2.TCSR0
<lang=dft>
 (rw)  [1;33m0x402d4608[0m (0x402d4000 + 0x0608)
Timer Control Status Register
 (rw) (01)  [0;32mTDRE[0m  - [00:00] -  Timer DMA Request Enable
      0 - TDRE_0 :
         DMA request is disabled
      0x1 - TDRE_1 :
         DMA request is enabled
 (rw) (04)  [0;32mTMODE[0m  - [05:02] -  Timer Mode
      0 - TMODE_0 :
         Timer Channel is disabled.
      0x1 - TMODE_1 :
         Timer Channel is configured for Input Capture on rising edge.
      0x2 - TMODE_2 :
         Timer Channel is configured for Input Capture on falling edge.
      0x3 - TMODE_3 :
         Timer Channel is configured for Input Capture on both edges.
      0x4 - TMODE_4 :
         Timer Channel is configured for Output Compare - software only.
      0x5 - TMODE_5 :
         Timer Channel is configured for Output Compare - toggle output on compa
         re.
      0x6 - TMODE_6 :
         Timer Channel is configured for Output Compare - clear output on compar
         e.
      0x7 - TMODE_7 :
         Timer Channel is configured for Output Compare - set output on compare.
      #10x1 - TMODE_9 :
         Timer Channel is configured for Output Compare - set output on compare,
          clear output on overflow.
      0xA - TMODE_10 :
         Timer Channel is configured for Output Compare - clear output on compar
         e, set output on overflow.
      0xE - TMODE_14 :
         Timer Channel is configured for Output Compare - pulse output low on co
         mpare for 1 to 32 1588-clock cycles as specified by TPWC.
      0xF - TMODE_15 :
         Timer Channel is configured for Output Compare - pulse output high on c
         ompare for 1 to 32 1588-clock cycles as specified by TPWC.
 (rw) (01)  [0;32mTIE[0m  - [06:06] -  Timer Interrupt Enable
      0 - TIE_0 :
         Interrupt is disabled
      0x1 - TIE_1 :
         Interrupt is enabled
 (rw) (01)  [0;32mTF[0m  - [07:07] -  Timer Flag
      0 - TF_0 :
         Input Capture or Output Compare has not occurred.
      0x1 - TF_1 :
         Input Capture or Output Compare has occurred.
 (rw) (05)  [0;32mTPWC[0m  - [15:11] -  Timer PulseWidth Control
      0 - TPWC_0 :
         Pulse width is one 1588-clock cycle.
      0x1 - TPWC_1 :
         Pulse width is two 1588-clock cycles.
      0x2 - TPWC_2 :
         Pulse width is three 1588-clock cycles.
      0x3 - TPWC_3 :
         Pulse width is four 1588-clock cycles.
      0x1F - TPWC_31 :
         Pulse width is 32 1588-clock cycles.
</lang>
#### enet2.tcsr3
<link=p.ENET2.TCSR3>
#### p.enet2.tccr1
<link=p.ENET2.TCCR1>
#### ENET2.TCCR2
<link=p.ENET2.TCCR2>
#### usb1.hwrxbuf
<link=p.USB1.HWRXBUF>
#### p.usb1.gptimer0ld
<link=p.USB1.GPTIMER0LD>
#### p.usb1.gptimer0ctrl
<link=p.USB1.GPTIMER0CTRL>
#### USB1.HCIVERSION
<link=p.USB1.HCIVERSION>
#### usb1.hcsparams
<link=p.USB1.HCSPARAMS>
#### USB1.USBCMD
<link=p.USB1.USBCMD>
#### USB1.FRINDEX
<link=p.USB1.FRINDEX>
#### p.usb1.periodiclistbase
<link=p.USB1.PERIODICLISTBASE>
#### p.USB1.BURSTSIZE
<lang=dft>
 (rw)  [1;33m0x402e0160[0m (0x402e0000 + 0x0160)
Programmable Burst Size
 (rw) (08)  [0;32mRXPBURST[0m  - [07:00] -  Programmable RX Burst Size
 (rw) (09)  [0;32mTXPBURST[0m  - [16:08] -  Programmable TX Burst Size
</lang>
#### usb1.endptprime
<link=p.USB1.ENDPTPRIME>
#### p.USB1.ENDPTSTAT
<lang=dft>
 (ro)  [1;33m0x402e01b8[0m (0x402e0000 + 0x01b8)
Endpoint Status
 (ro) (08)  [0;32mERBR[0m  - [07:00] -  Endpoint Receive Buffer Ready -- Read Only
 (ro) (08)  [0;32mETBR[0m  - [23:16] -  Endpoint Transmit Buffer Ready -- Read Only
</lang>
#### USB1.ENDPTCOMPLETE
<link=p.USB1.ENDPTCOMPLETE>
#### p.USB1.ENDPTCTRL0
<lang=dft>
 (rw)  [1;33m0x402e01c0[0m (0x402e0000 + 0x01c0)
Endpoint Control0
 (rw) (01)  [0;32mRXS[0m  - [00:00] -  RX Endpoint Stall - Read/Write 0 End Point OK
 (rw) (02)  [0;32mRXT[0m  - [03:02] -  RX Endpoint Type - Read/Write 00 Control Endpoint0 is fixed as a Control End Po
 int.
 (rw) (01)  [0;32mRXE[0m  - [07:07] -  RX Endpoint Enable 1 Enabled Endpoint0 is always enabled.
 (rw) (01)  [0;32mTXS[0m  - [16:16] -  TX Endpoint Stall - Read/Write 0 End Point OK [Default] 1 End Point Stalled Sof
 tware can write a one to this bit to force the endpoint to return a STALL hands
 hake to the Host
 (rw) (02)  [0;32mTXT[0m  - [19:18] -  TX Endpoint Type - Read/Write 00 - Control Endpoint0 is fixed as a Control End 
 Point.
 (rw) (01)  [0;32mTXE[0m  - [23:23] -  TX Endpoint Enable 1 Enabled Endpoint0 is always enabled.
</lang>
#### usb1.endptctrl0
<link=p.USB1.ENDPTCTRL0>
#### USB1.ENDPTCTRL5
<link=p.USB1.ENDPTCTRL5>
#### p.usb1.endptctrl7
<link=p.USB1.ENDPTCTRL7>
#### p.usb2.hwrxbuf
<link=p.USB2.HWRXBUF>
#### p.usb2.gptimer1ld
<link=p.USB2.GPTIMER1LD>
#### p.usb2.gptimer1ctrl
<link=p.USB2.GPTIMER1CTRL>
#### USB2.USBCMD
<link=p.USB2.USBCMD>
#### p.usb2.frindex
<link=p.USB2.FRINDEX>
#### p.USB2.TXFILLTUNING
<lang=dft>
 (rw)  [1;33m0x402e0364[0m (0x402e0200 + 0x0164)
TX FIFO Fill Tuning
 (rw) (08)  [0;32mTXSCHOH[0m  - [07:00] -  Scheduler Overhead
 (rw) (05)  [0;32mTXSCHHEALTH[0m  - [12:08] -  Scheduler Health Counter
 (rw) (06)  [0;32mTXFIFOTHRES[0m  - [21:16] -  FIFO Burst Threshold
</lang>
#### p.USB2.ENDPTNAKEN
<lang=dft>
 (rw)  [1;33m0x402e037c[0m (0x402e0200 + 0x017c)
Endpoint NAK Enable
 (rw) (08)  [0;32mEPRNE[0m  - [07:00] -  RX Endpoint NAK Enable - R/W
 (rw) (08)  [0;32mEPTNE[0m  - [23:16] -  TX Endpoint NAK Enable - R/W
</lang>
#### USB2.CONFIGFLAG
<link=p.USB2.CONFIGFLAG>
#### usb2.portsc1
<link=p.USB2.PORTSC1>
#### usb2.endptctrl0
<link=p.USB2.ENDPTCTRL0>
#### p.usb2.endptctrl1
<link=p.USB2.ENDPTCTRL1>
#### p.USB2.ENDPTCTRL7
<lang=dft>
 (rw)  [1;33m0x402e03dc[0m (0x402e0200 + 0x01dc)
Endpoint Control 7
 (rw) (01)  [0;32mRXS[0m  - [00:00] -  RX Endpoint Stall - Read/Write 0 End Point OK
 (rw) (01)  [0;32mRXD[0m  - [01:01] -  RX Endpoint Data Sink - Read/Write 0 Dual Port Memory Buffer/DMA Engine [Defaul
 t] Should always be written as zero
 (rw) (02)  [0;32mRXT[0m  - [03:02] -  RX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
 (rw) (01)  [0;32mRXI[0m  - [05:05] -  RX Data Toggle Inhibit 0 Disabled [Default] 1 Enabled This bit is only used for
  test and should always be written as zero
 (rw) (01)  [0;32mRXR[0m  - [06:06] -  RX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration
  event is received for this Endpoint, software must write a one to this bit in 
 order to synchronize the data PID's between the host and device
 (rw) (01)  [0;32mRXE[0m  - [07:07] -  RX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled
  only after it has been configured
 (rw) (01)  [0;32mTXS[0m  - [16:16] -  TX Endpoint Stall - Read/Write 0 End Point OK 1 End Point Stalled This bit will
  be cleared automatically upon receipt of a SETUP request if this Endpoint is c
 onfigured as a Control Endpoint and this bit will continue to be cleared by har
 dware until the associated ENDPTSETUPSTAT bit is cleared
 (rw) (01)  [0;32mTXD[0m  - [17:17] -  TX Endpoint Data Source - Read/Write 0 Dual Port Memory Buffer/DMA Engine [DEFA
 ULT] Should always be written as 0
 (rw) (02)  [0;32mTXT[0m  - [19:18] -  TX Endpoint Type - Read/Write 00 Control 01 Isochronous 10 Bulk 11 Interrupt
 (rw) (01)  [0;32mTXI[0m  - [21:21] -  TX Data Toggle Inhibit 0 PID Sequencing Enabled
 (rw) (01)  [0;32mTXR[0m  - [22:22] -  TX Data Toggle Reset (WS) Write 1 - Reset PID Sequence Whenever a configuration
  event is received for this Endpoint, software must write a one to this bit in 
 order to synchronize the data PID's between the Host and device
 (rw) (01)  [0;32mTXE[0m  - [23:23] -  TX Endpoint Enable 0 Disabled [Default] 1 Enabled An Endpoint should be enabled
  only after it has been configured
</lang>
#### p.usbnc1.usb_otg1_ctrl
<link=p.USBNC1.USB_OTG1_CTRL>
#### p.SEMC
<lang=dft>
base: 0x402f0000
BMCR0           BMCR1           BR0             BR1             
BR2             BR3             BR4             BR5             
BR6             BR7             BR8             DBICR0          
DBICR1          DLLCR           INTEN           INTR            
IOCR            IPCMD           IPCR0           IPCR1           
IPCR2           IPRXDAT         IPTXDAT         MCR             
NANDCR0         NANDCR1         NANDCR2         NANDCR3         
NORCR0          NORCR1          NORCR2          NORCR3          
SDRAMCR0        SDRAMCR1        SDRAMCR2        SDRAMCR3        
SRAMCR0         SRAMCR1         SRAMCR2         SRAMCR3         
STS0            STS1            STS10           STS11           
STS12           STS13           STS14           STS15           
STS2            STS3            STS4            STS5            
STS6            STS7            STS8            STS9            
ËæìÂÖ• p.SEMC.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.SEMC.{reg_name} to check details of registers
</lang>
#### p.semc
<link=p.SEMC>
#### p.SEMC.BMCR0
<lang=dft>
 (rw)  [1;33m0x402f0008[0m (0x402f0000 + 0x0008)
Master Bus (AXI) Control Register 0
 (rw) (04)  [0;32mWQOS[0m  - [03:00] -  Weight of QoS
 (rw) (04)  [0;32mWAGE[0m  - [07:04] -  Weight of Aging
 (rw) (08)  [0;32mWSH[0m  - [15:08] -  Weight of Slave Hit (no read/write switch)
 (rw) (08)  [0;32mWRWS[0m  - [23:16] -  Weight of Slave Hit (Read/Write switch)
</lang>
#### p.semc.bmcr0
<link=p.SEMC.BMCR0>
#### p.SEMC.BR5
<lang=dft>
 (rw)  [1;33m0x402f0024[0m (0x402f0000 + 0x0024)
Base Register 5 (For NOR device)
 (rw) (01)  [0;32mVLD[0m  - [00:00] -  Valid
 (rw) (05)  [0;32mMS[0m  - [05:01] -  Memory size
      0 - MS_0 :
         4KB
      0x1 - MS_1 :
         8KB
      0x2 - MS_2 :
         16KB
      0x3 - MS_3 :
         32KB
      0x4 - MS_4 :
         64KB
      0x5 - MS_5 :
         128KB
      0x6 - MS_6 :
         256KB
      0x7 - MS_7 :
         512KB
      0x8 - MS_8 :
         1MB
      0x9 - MS_9 :
         2MB
      0xA - MS_10 :
         4MB
      0xB - MS_11 :
         8MB
      0xC - MS_12 :
         16MB
      0xD - MS_13 :
         32MB
      0xE - MS_14 :
         64MB
      0xF - MS_15 :
         128MB
      0x10 - MS_16 :
         256MB
      0x11 - MS_17 :
         512MB
      0x12 - MS_18 :
         1GB
      0x13 - MS_19 :
         2GB
      0x14 - MS_20 :
         4GB
      0x15 - MS_21 :
         4GB
      0x16 - MS_22 :
         4GB
      0x17 - MS_23 :
         4GB
      0x18 - MS_24 :
         4GB
      0x19 - MS_25 :
         4GB
      0x1A - MS_26 :
         4GB
      0x1B - MS_27 :
         4GB
      0x1C - MS_28 :
         4GB
      0x1D - MS_29 :
         4GB
      0x1E - MS_30 :
         4GB
      0x1F - MS_31 :
         4GB
 (rw) (20)  [0;32mBA[0m  - [31:12] -  Base Address
</lang>
#### semc.br5
<link=p.SEMC.BR5>
#### SEMC.INTEN
<link=p.SEMC.INTEN>
#### p.SEMC.NANDCR2
<lang=dft>
 (rw)  [1;33m0x402f0058[0m (0x402f0000 + 0x0058)
NAND control register 2
 (rw) (06)  [0;32mTWHR[0m  - [05:00] -  WE# HIGH to RE# LOW wait time
 (rw) (06)  [0;32mTRHW[0m  - [11:06] -  RE# HIGH to WE# LOW wait time
 (rw) (06)  [0;32mTADL[0m  - [17:12] -  ALE to WRITE Data start wait time
 (rw) (06)  [0;32mTRR[0m  - [23:18] -  Ready to RE# LOW min wait time
 (rw) (06)  [0;32mTWB[0m  - [29:24] -  WE# HIGH to busy wait time
</lang>
#### semc.sramcr2
<link=p.SEMC.SRAMCR2>
#### SEMC.IPCR0
<link=p.SEMC.IPCR0>
#### p.semc.ipcr2
<link=p.SEMC.IPCR2>
#### p.SEMC.STS4
<lang=dft>
 (ro)  [1;33m0x402f00d0[0m (0x402f0000 + 0x00d0)
Status register 4
</lang>
#### p.semc.sts6
<link=p.SEMC.STS6>
#### semc.sts7
<link=p.SEMC.STS7>
#### SEMC.STS8
<link=p.SEMC.STS8>
#### p.DCP.CTRL
<lang=dft>
 (rw)  [1;33m0x402fc000[0m (0x402fc000 + 0x0000)
DCP control register 0
 (rw) (08)  [0;32mCHANNEL_INTERRUPT_ENABLE[0m  - [07:00] -  Per-channel interrupt enable bit
      0x1 - CH0 :
         CH0
      0x2 - CH1 :
         CH1
      0x4 - CH2 :
         CH2
      0x8 - CH3 :
         CH3
 (rw) (01)  [0;32mENABLE_CONTEXT_SWITCHING[0m  - [21:21] -  Enable automatic context switching for the channels
 (rw) (01)  [0;32mENABLE_CONTEXT_CACHING[0m  - [22:22] -  The software must set this bit to enable the caching of contexts between the op
 erations
 (rw) (01)  [0;32mGATHER_RESIDUAL_WRITES[0m  - [23:23] -  The software must set this bit to enable the ragged writes to the unaligned buf
 fers to be gathered between multiple write operations
 (ro) (01)  [0;32mPRESENT_SHA[0m  - [28:28] -  Indicates whether the SHA1/SHA2 functions are present.
      0 - Absent :
         Absent
      0x1 - Present :
         Present
 (ro) (01)  [0;32mPRESENT_CRYPTO[0m  - [29:29] -  Indicates whether the crypto (cipher/hash) functions are present.
      0 - Absent :
         Absent
      0x1 - Present :
         Present
 (rw) (01)  [0;32mCLKGATE[0m  - [30:30] -  This bit must be set to zero for a normal operation
 (rw) (01)  [0;32mSFTRST[0m  - [31:31] -  Set this bit to zero to enable a normal DCP operation
</lang>
#### DCP.CTRL_TOG
<link=p.DCP.CTRL_TOG>
#### dcp.stat
<link=p.DCP.STAT>
#### p.dcp.stat_clr
<link=p.DCP.STAT_CLR>
#### dcp.stat_clr
<link=p.DCP.STAT_CLR>
#### p.DCP.STAT_TOG
<lang=dft>
 (rw)  [1;33m0x402fc01c[0m (0x402fc000 + 0x001c)
DCP status register
 (rw) (04)  [0;32mIRQ[0m  - [03:00] -  Indicates which channels have pending interrupt requests
 (ro) (08)  [0;32mREADY_CHANNELS[0m  - [23:16] -  Indicates which channels are ready to proceed with a transfer (the active chann
 el is also included)
      0x1 - CH0 :
         CH0
      0x2 - CH1 :
         CH1
      0x4 - CH2 :
         CH2
      0x8 - CH3 :
         CH3
 (ro) (04)  [0;32mCUR_CHANNEL[0m  - [27:24] -  Current (active) channel (encoded)
      0 - None :
         None
      0x1 - CH0 :
         CH0
      0x2 - CH1 :
         CH1
      0x3 - CH2 :
         CH2
      0x4 - CH3 :
         CH3
 (ro) (01)  [0;32mOTP_KEY_READY[0m  - [28:28] -  When set, it indicates that the OTP key is shifted from the fuse block and is r
 eady for use.
</lang>
#### DCP.CHANNELCTRL_CLR
<link=p.DCP.CHANNELCTRL_CLR>
#### p.dcp.key
<link=p.DCP.KEY>
#### DCP.PACKET4
<link=p.DCP.PACKET4>
#### p.DCP.PACKET5
<lang=dft>
 (ro)  [1;33m0x402fc0d0[0m (0x402fc000 + 0x00d0)
DCP work packet 5 status register
 (ro) (32)  [0;32mCOUNT[0m  - [31:00] -  Byte count register. This value is the working value and updates as the operati
 on proceeds.
</lang>
#### DCP.CH0OPTS_CLR
<link=p.DCP.CH0OPTS_CLR>
#### p.dcp.ch0opts_tog
<link=p.DCP.CH0OPTS_TOG>
#### DCP.CH0OPTS_TOG
<link=p.DCP.CH0OPTS_TOG>
#### dcp.ch1sema
<link=p.DCP.CH1SEMA>
#### p.DCP.CH1OPTS_SET
<lang=dft>
 (rw)  [1;33m0x402fc174[0m (0x402fc000 + 0x0174)
DCP channel 1 options register
 (rw) (16)  [0;32mRECOVERY_TIMER[0m  - [15:00] -  This field indicates the recovery time for the channel
</lang>
#### DCP.CH3STAT
<link=p.DCP.CH3STAT>
#### dcp.ch3stat_tog
<link=p.DCP.CH3STAT_TOG>
#### p.DCP.CH3OPTS_SET
<lang=dft>
 (rw)  [1;33m0x402fc1f4[0m (0x402fc000 + 0x01f4)
DCP channel 3 options register
 (rw) (16)  [0;32mRECOVERY_TIMER[0m  - [15:00] -  This field indicates the recovery time for the channel
</lang>
#### p.dcp.dbgselect
<link=p.DCP.DBGSELECT>
#### p.spdif.srcd
<link=p.SPDIF.SRCD>
#### p.spdif.srcsl
<link=p.SPDIF.SRCSL>
#### SPDIF.SRU
<link=p.SPDIF.SRU>
#### spdif.srq
<link=p.SPDIF.SRQ>
#### p.spdif.stl
<link=p.SPDIF.STL>
#### p.sai1.verid
<link=p.SAI1.VERID>
#### SAI1.TCSR
<link=p.SAI1.TCSR>
#### SAI1.TCR3
<link=p.SAI1.TCR3>
#### p.sai1.tcr4
<link=p.SAI1.TCR4>
#### SAI1.RDR[1]
<link=p.SAI1.RDR[1]>
#### p.SAI1.RFR[0]
<lang=dft>
 (ro)  [1;33m0x403840c0[0m (0x40384000 + 0x00c0)
SAI Receive FIFO Register
 (ro) (06)  [0;32mRFP[0m  - [05:00] -  Read FIFO Pointer
 (ro) (01)  [0;32mRCP[0m  - [15:15] -  Receive Channel Pointer
      0 - RCP_0 :
         No effect.
      0x1 - RCP_1 :
         FIFO combine is enabled for FIFO reads and this FIFO will be read on th
         e next FIFO read.
 (ro) (06)  [0;32mWFP[0m  - [21:16] -  Write FIFO Pointer
</lang>
#### p.sai1.rmr
<link=p.SAI1.RMR>
#### p.SAI2.PARAM
<lang=dft>
 (ro)  [1;33m0x40388004[0m (0x40388000 + 0x0004)
Parameter Register
 (ro) (04)  [0;32mDATALINE[0m  - [03:00] -  Number of Datalines
 (ro) (04)  [0;32mFIFO[0m  - [11:08] -  FIFO Size
 (ro) (04)  [0;32mFRAME[0m  - [19:16] -  Frame Size
</lang>
#### p.SAI2.TDR[3]
<lang=dft>
 (rw)  [1;33m0x4038802c[0m (0x40388000 + 0x002c)
SAI Transmit Data Register
 (rw) (32)  [0;32mTDR[0m  - [31:00] -  Transmit Data Register
</lang>
#### p.sai2.tfr[1]
<link=p.SAI2.TFR[1]>
#### p.sai2.rcr1
<link=p.SAI2.RCR1>
#### sai2.rdr[1]
<link=p.SAI2.RDR[1]>
#### p.sai2.rdr[2]
<link=p.SAI2.RDR[2]>
#### SAI3.VERID
<link=p.SAI3.VERID>
#### p.sai3.tcsr
<link=p.SAI3.TCSR>
#### SAI3.TCR4
<link=p.SAI3.TCR4>
#### p.sai3.tdr[1]
<link=p.SAI3.TDR[1]>
#### sai3.tfr[3]
<link=p.SAI3.TFR[3]>
#### p.SAI3.TMR
<lang=dft>
 (rw)  [1;33m0x4038c060[0m (0x4038c000 + 0x0060)
SAI Transmit Mask Register
 (rw) (32)  [0;32mTWM[0m  - [31:00] -  Transmit Word Mask
      0 - TWM_0 :
         Word N is enabled.
      0x1 - TWM_1 :
         Word N is masked. The transmit data pins are tri-stated or drive zero w
         hen masked.
</lang>
#### p.sai3.rcr3
<link=p.SAI3.RCR3>
#### sai3.rcr4
<link=p.SAI3.RCR4>
#### p.SAI3.RFR[1]
<lang=dft>
 (ro)  [1;33m0x4038c0c4[0m (0x4038c000 + 0x00c4)
SAI Receive FIFO Register
 (ro) (06)  [0;32mRFP[0m  - [05:00] -  Read FIFO Pointer
 (ro) (01)  [0;32mRCP[0m  - [15:15] -  Receive Channel Pointer
      0 - RCP_0 :
         No effect.
      0x1 - RCP_1 :
         FIFO combine is enabled for FIFO reads and this FIFO will be read on th
         e next FIFO read.
 (ro) (06)  [0;32mWFP[0m  - [21:16] -  Write FIFO Pointer
</lang>
#### sai3.rfr[2]
<link=p.SAI3.RFR[2]>
#### lpspi1.param
<link=p.LPSPI1.PARAM>
#### lpspi1.ccr
<link=p.LPSPI1.CCR>
#### LPSPI2.TDR
<link=p.LPSPI2.TDR>
#### LPSPI3.VERID
<link=p.LPSPI3.VERID>
#### lpspi3.cr
<link=p.LPSPI3.CR>
#### p.lpspi3.rdr
<link=p.LPSPI3.RDR>
#### lpspi4.cr
<link=p.LPSPI4.CR>
#### LPSPI4.SR
<link=p.LPSPI4.SR>
#### p.LPSPI4.CFGR1
<lang=dft>
 (rw)  [1;33m0x403a0024[0m (0x403a0000 + 0x0024)
Configuration Register 1
 (rw) (01)  [0;32mMASTER[0m  - [00:00] -  Master Mode
      0 - MASTER_0 :
         Slave mode
      0x1 - MASTER_1 :
         Master mode
 (rw) (01)  [0;32mSAMPLE[0m  - [01:01] -  Sample Point
      0 - SAMPLE_0 :
         Input data is sampled on SCK edge
      0x1 - SAMPLE_1 :
         Input data is sampled on delayed SCK edge
 (rw) (01)  [0;32mAUTOPCS[0m  - [02:02] -  Automatic PCS
      0 - AUTOPCS_0 :
         Automatic PCS generation is disabled
      0x1 - AUTOPCS_1 :
         Automatic PCS generation is enabled
 (rw) (01)  [0;32mNOSTALL[0m  - [03:03] -  No Stall
      0 - NOSTALL_0 :
         Transfers will stall when the transmit FIFO is empty or the receive FIF
         O is full
      0x1 - NOSTALL_1 :
         Transfers will not stall, allowing transmit FIFO underruns or receive F
         IFO overruns to occur
 (rw) (04)  [0;32mPCSPOL[0m  - [11:08] -  Peripheral Chip Select Polarity
      0 - PCSPOL_0 :
         The Peripheral Chip Select pin PCSx is active low
      0x1 - PCSPOL_1 :
         The Peripheral Chip Select pin PCSx is active high
 (rw) (03)  [0;32mMATCFG[0m  - [18:16] -  Match Configuration
      0 - MATCFG_0 :
         Match is disabled
      0x2 - MATCFG_2 :
         010b - Match is enabled, if 1st data word equals MATCH0 OR MATCH1, i.e.
         , (1st data word = MATCH0 + MATCH1)
      0x3 - MATCFG_3 :
         011b - Match is enabled, if any data word equals MATCH0 OR MATCH1, i.e.
         , (any data word = MATCH0 + MATCH1)
      0x4 - MATCFG_4 :
         100b - Match is enabled, if 1st data word equals MATCH0 AND 2nd data wo
         rd equals MATCH1, i.e., [(1st data word = MATCH0) * (2nd data word = MA
         TCH1)]
      0x5 - MATCFG_5 :
         101b - Match is enabled, if any data word equals MATCH0 AND the next da
         ta word equals MATCH1, i.e., [(any data word = MATCH0) * (next data wor
         d = MATCH1)]
      0x6 - MATCFG_6 :
         110b - Match is enabled, if (1st data word AND MATCH1) equals (MATCH0 A
         ND MATCH1), i.e., [(1st data word * MATCH1) = (MATCH0 * MATCH1)]
      0x7 - MATCFG_7 :
         111b - Match is enabled, if (any data word AND MATCH1) equals (MATCH0 A
         ND MATCH1), i.e., [(any data word * MATCH1) = (MATCH0 * MATCH1)]
 (rw) (02)  [0;32mPINCFG[0m  - [25:24] -  Pin Configuration
      0 - PINCFG_0 :
         SIN is used for input data and SOUT is used for output data
      0x1 - PINCFG_1 :
         SIN is used for both input and output data
      0x2 - PINCFG_2 :
         SOUT is used for both input and output data
      0x3 - PINCFG_3 :
         SOUT is used for input data and SIN is used for output data
 (rw) (01)  [0;32mOUTCFG[0m  - [26:26] -  Output Config
      0 - OUTCFG_0 :
         Output data retains last value when chip select is negated
      0x1 - OUTCFG_1 :
         Output data is tristated when chip select is negated
 (rw) (01)  [0;32mPCSCFG[0m  - [27:27] -  Peripheral Chip Select Configuration
      0 - PCSCFG_0 :
         PCS[3:2] are enabled
      0x1 - PCSCFG_1 :
         PCS[3:2] are disabled
</lang>
#### lpspi4.dmr0
<link=p.LPSPI4.DMR0>
#### lpspi4.ccr
<link=p.LPSPI4.CCR>
#### ADC_ETC.DONE2_ERR_IRQ
<link=p.ADC_ETC.DONE2_ERR_IRQ>
#### p.adc_etc.trig0_ctrl
<link=p.ADC_ETC.TRIG0_CTRL>
#### adc_etc.trig0_ctrl
<link=p.ADC_ETC.TRIG0_CTRL>
#### ADC_ETC.TRIG0_CHAIN_1_0
<link=p.ADC_ETC.TRIG0_CHAIN_1_0>
#### ADC_ETC.TRIG0_CHAIN_7_6
<link=p.ADC_ETC.TRIG0_CHAIN_7_6>
#### adc_etc.trig0_result_1_0
<link=p.ADC_ETC.TRIG0_RESULT_1_0>
#### adc_etc.trig0_result_3_2
<link=p.ADC_ETC.TRIG0_RESULT_3_2>
#### p.ADC_ETC.TRIG1_CTRL
<lang=dft>
 (rw)  [1;33m0x403b0038[0m (0x403b0000 + 0x0038)
ETC_TRIG1 Control Register
 (rw) (01)  [0;32mSW_TRIG[0m  - [00:00] -  Software write 1 as the TRIGGER. This register is self-clearing.
 (rw) (01)  [0;32mTRIG_MODE[0m  - [04:04] -  TRIG mode register. 1'b0: hardware trigger. 1'b1: software trigger.
 (rw) (03)  [0;32mTRIG_CHAIN[0m  - [10:08] -  TRIG chain length to the ADC. 0: Trig length is 1; ... 7: Trig length is 8;
 (rw) (03)  [0;32mTRIG_PRIORITY[0m  - [14:12] -  External trigger priority, 7 is highest, 0 is lowest .
 (rw) (01)  [0;32mSYNC_MODE[0m  - [16:16] -  TRIG mode control . 1'b0: Disable sync mode; 1'b1: Enable sync mode
</lang>
#### adc_etc.trig1_chain_5_4
<link=p.ADC_ETC.TRIG1_CHAIN_5_4>
#### p.adc_etc.trig2_chain_5_4
<link=p.ADC_ETC.TRIG2_CHAIN_5_4>
#### p.adc_etc.trig2_chain_7_6
<link=p.ADC_ETC.TRIG2_CHAIN_7_6>
#### ADC_ETC.TRIG2_CHAIN_7_6
<link=p.ADC_ETC.TRIG2_CHAIN_7_6>
#### ADC_ETC.TRIG3_CTRL
<link=p.ADC_ETC.TRIG3_CTRL>
#### p.adc_etc.trig3_result_5_4
<link=p.ADC_ETC.TRIG3_RESULT_5_4>
#### ADC_ETC.TRIG4_CTRL
<link=p.ADC_ETC.TRIG4_CTRL>
#### adc_etc.trig5_chain_7_6
<link=p.ADC_ETC.TRIG5_CHAIN_7_6>
#### p.ADC_ETC.TRIG5_RESULT_1_0
<lang=dft>
 (ro)  [1;33m0x403b00f0[0m (0x403b0000 + 0x00f0)
ETC_TRIG Result Data 1/0 Register
 (ro) (12)  [0;32mDATA0[0m  - [11:00] -  Result DATA0
 (ro) (12)  [0;32mDATA1[0m  - [27:16] -  Result DATA1
</lang>
#### p.ADC_ETC.TRIG5_RESULT_3_2
<lang=dft>
 (ro)  [1;33m0x403b00f4[0m (0x403b0000 + 0x00f4)
ETC_TRIG Result Data 3/2 Register
 (ro) (12)  [0;32mDATA2[0m  - [11:00] -  Result DATA2
 (ro) (12)  [0;32mDATA3[0m  - [27:16] -  Result DATA3
</lang>
#### ADC_ETC.TRIG6_CHAIN_5_4
<link=p.ADC_ETC.TRIG6_CHAIN_5_4>
#### adc_etc.trig7_chain_1_0
<link=p.ADC_ETC.TRIG7_CHAIN_1_0>
#### adc_etc.trig7_chain_7_6
<link=p.ADC_ETC.TRIG7_CHAIN_7_6>
#### p.AOI1.BFCRT230
<lang=dft>
 (rw)  [1;33m0x403b4002[0m (0x403b4000 + 0x0002)
Boolean Function Term 2 and 3 Configuration Register for EVENTn
 (rw) (02)  [0;32mPT3_DC[0m  - [01:00] -  Product term 3, D input configuration
      0 - PT3_DC_0 :
         Force the D input in this product term to a logical zero
      0x1 - PT3_DC_1 :
         Pass the D input in this product term
      0x2 - PT3_DC_2 :
         Complement the D input in this product term
      0x3 - PT3_DC_3 :
         Force the D input in this product term to a logical one
 (rw) (02)  [0;32mPT3_CC[0m  - [03:02] -  Product term 3, C input configuration
      0 - PT3_CC_0 :
         Force the C input in this product term to a logical zero
      0x1 - PT3_CC_1 :
         Pass the C input in this product term
      0x2 - PT3_CC_2 :
         Complement the C input in this product term
      0x3 - PT3_CC_3 :
         Force the C input in this product term to a logical one
 (rw) (02)  [0;32mPT3_BC[0m  - [05:04] -  Product term 3, B input configuration
      0 - PT3_BC_0 :
         Force the B input in this product term to a logical zero
      0x1 - PT3_BC_1 :
         Pass the B input in this product term
      0x2 - PT3_BC_2 :
         Complement the B input in this product term
      0x3 - PT3_BC_3 :
         Force the B input in this product term to a logical one
 (rw) (02)  [0;32mPT3_AC[0m  - [07:06] -  Product term 3, A input configuration
      0 - PT3_AC_0 :
         Force the A input in this product term to a logical zero
      0x1 - PT3_AC_1 :
         Pass the A input in this product term
      0x2 - PT3_AC_2 :
         Complement the A input in this product term
      0x3 - PT3_AC_3 :
         Force the A input in this product term to a logical one
 (rw) (02)  [0;32mPT2_DC[0m  - [09:08] -  Product term 2, D input configuration
      0 - PT2_DC_0 :
         Force the D input in this product term to a logical zero
      0x1 - PT2_DC_1 :
         Pass the D input in this product term
      0x2 - PT2_DC_2 :
         Complement the D input in this product term
      0x3 - PT2_DC_3 :
         Force the D input in this product term to a logical one
 (rw) (02)  [0;32mPT2_CC[0m  - [11:10] -  Product term 2, C input configuration
      0 - PT2_CC_0 :
         Force the C input in this product term to a logical zero
      0x1 - PT2_CC_1 :
         Pass the C input in this product term
      0x2 - PT2_CC_2 :
         Complement the C input in this product term
      0x3 - PT2_CC_3 :
         Force the C input in this product term to a logical one
 (rw) (02)  [0;32mPT2_BC[0m  - [13:12] -  Product term 2, B input configuration
      0 - PT2_BC_0 :
         Force the B input in this product term to a logical zero
      0x1 - PT2_BC_1 :
         Pass the B input in this product term
      0x2 - PT2_BC_2 :
         Complement the B input in this product term
      0x3 - PT2_BC_3 :
         Force the B input in this product term to a logical one
 (rw) (02)  [0;32mPT2_AC[0m  - [15:14] -  Product term 2, A input configuration
      0 - PT2_AC_0 :
         Force the A input in this product term to a logical zero
      0x1 - PT2_AC_1 :
         Pass the A input in this product term
      0x2 - PT2_AC_2 :
         Complement the A input in this product term
      0x3 - PT2_AC_3 :
         Force the A input in this product term to a logical one
</lang>
#### XBARA1.SEL0
<link=p.XBARA1.SEL0>
#### xbara1.sel10
<link=p.XBARA1.SEL10>
#### XBARA1.SEL11
<link=p.XBARA1.SEL11>
#### p.XBARA1.SEL12
<lang=dft>
 (rw)  [1;33m0x403bc018[0m (0x403bc000 + 0x0018)
Crossbar A Select Register 12
 (rw) (07)  [0;32mSEL24[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description s
 ection for input/output assignment)
 (rw) (07)  [0;32mSEL25[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description s
 ection for input/output assignment)
</lang>
#### p.xbara1.sel13
<link=p.XBARA1.SEL13>
#### XBARA1.SEL24
<link=p.XBARA1.SEL24>
#### xbara1.sel25
<link=p.XBARA1.SEL25>
#### p.xbara1.sel26
<link=p.XBARA1.SEL26>
#### p.XBARA1.SEL27
<lang=dft>
 (rw)  [1;33m0x403bc036[0m (0x403bc000 + 0x0036)
Crossbar A Select Register 27
 (rw) (07)  [0;32mSEL54[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional Description s
 ection for input/output assignment)
 (rw) (07)  [0;32mSEL55[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional Description s
 ection for input/output assignment)
</lang>
#### p.XBARA1.SEL34
<lang=dft>
 (rw)  [1;33m0x403bc044[0m (0x403bc000 + 0x0044)
Crossbar A Select Register 34
 (rw) (07)  [0;32mSEL68[0m  - [06:00] -  Input (XBARA_INn) to be muxed to XBARA_OUT68 (refer to Functional Description s
 ection for input/output assignment)
 (rw) (07)  [0;32mSEL69[0m  - [14:08] -  Input (XBARA_INn) to be muxed to XBARA_OUT69 (refer to Functional Description s
 ection for input/output assignment)
</lang>
#### p.xbara1.sel35
<link=p.XBARA1.SEL35>
#### xbara1.sel36
<link=p.XBARA1.SEL36>
#### XBARA1.SEL37
<link=p.XBARA1.SEL37>
#### xbarb2.sel5
<link=p.XBARB2.SEL5>
#### p.xbarb3.sel5
<link=p.XBARB3.SEL5>
#### p.enc1
<link=p.ENC1>
#### p.enc1.upos
<link=p.ENC1.UPOS>
#### p.ENC1.UINIT
<lang=dft>
 (rw)  [1;33m0x403c8016[0m (0x403c8000 + 0x0016)
Upper Initialization Register
 (rw) (16)  [0;32mINIT[0m  - [15:00] -  This read/write register contains the value to be used to initialize the upper 
 half of the position counter (UPOS)
</lang>
#### enc2.posdh
<link=p.ENC2.POSDH>
#### ENC2.REVH
<link=p.ENC2.REVH>
#### ENC2.LPOS
<link=p.ENC2.LPOS>
#### ENC2.LMOD
<link=p.ENC2.LMOD>
#### p.ENC3
<lang=dft>
base: 0x403d0000
CTRL            CTRL2           FILT            IMR             
LCOMP           LINIT           LMOD            LPOS            
LPOSH           POSD            POSDH           REV             
REVH            TST             UCOMP           UINIT           
UMOD            UPOS            UPOSH           WTR             
ËæìÂÖ• p.ENC3.{reg_name} ‰ª•Êü•ÁúãÂØÑÂ≠òÂô®ÁöÑËØ¶ÁªÜ‰ø°ÊÅØ
type p.ENC3.{reg_name} to check details of registers
</lang>
#### ENC3.CTRL
<link=p.ENC3.CTRL>
#### p.enc3.wtr
<link=p.ENC3.WTR>
#### p.enc3.linit
<link=p.ENC3.LINIT>
#### enc3.linit
<link=p.ENC3.LINIT>
#### ENC3.CTRL2
<link=p.ENC3.CTRL2>
#### p.ENC3.LMOD
<lang=dft>
 (rw)  [1;33m0x403d0022[0m (0x403d0000 + 0x0022)
Lower Modulus Register
 (rw) (16)  [0;32mMOD[0m  - [15:00] -  This read/write register contains the lower (least significant) half of the mod
 ulus register
</lang>
#### enc3.lmod
<link=p.ENC3.LMOD>
#### ENC3.UCOMP
<link=p.ENC3.UCOMP>
#### p.ENC3.LCOMP
<lang=dft>
 (rw)  [1;33m0x403d0026[0m (0x403d0000 + 0x0026)
Lower Position Compare Register
 (rw) (16)  [0;32mCOMP[0m  - [15:00] -  This read/write register contains the lower (least significant) half of the pos
 ition compare register
</lang>
#### p.enc4.posd
<link=p.ENC4.POSD>
#### enc4.rev
<link=p.ENC4.REV>
#### p.ENC4.REVH
<lang=dft>
 (ro)  [1;33m0x403d400c[0m (0x403d4000 + 0x000c)
Revolution Hold Register
 (ro) (16)  [0;32mREVH[0m  - [15:00] -  This read-only register contains a snapshot of the value of the REV register.
</lang>
#### enc4.upos
<link=p.ENC4.UPOS>
#### p.enc4.lpos
<link=p.ENC4.LPOS>
#### ENC4.IMR
<link=p.ENC4.IMR>
#### p.ENC4.UCOMP
<lang=dft>
 (rw)  [1;33m0x403d4024[0m (0x403d4000 + 0x0024)
Upper Position Compare Register
 (rw) (16)  [0;32mCOMP[0m  - [15:00] -  This read/write register contains the upper (most significant) half of the posi
 tion compare register
</lang>
#### enc4.lcomp
<link=p.ENC4.LCOMP>
#### p.pwm1
<link=p.PWM1>
#### p.PWM1.SM0CNT
<lang=dft>
 (ro)  [1;33m0x403dc000[0m (0x403dc000 + 0x0000)
Counter Register
 (ro) (16)  [0;32mCNT[0m  - [15:00] -  Counter Register Bits
</lang>
#### PWM1.SM0FRACVAL3
<link=p.PWM1.SM0FRACVAL3>
#### pwm1.sm0captcompb
<link=p.PWM1.SM0CAPTCOMPB>
#### p.PWM1.SM0CVAL1
<lang=dft>
 (ro)  [1;33m0x403dc044[0m (0x403dc000 + 0x0044)
Capture Value 1 Register
 (ro) (16)  [0;32mCAPTVAL1[0m  - [15:00] -  CAPTVAL1
</lang>
#### PWM1.SM0CVAL1
<link=p.PWM1.SM0CVAL1>
#### PWM1.SM0CVAL1CYC
<link=p.PWM1.SM0CVAL1CYC>
#### PWM1.SM0CVAL2CYC
<link=p.PWM1.SM0CVAL2CYC>
#### pwm1.sm0cval5cyc
<link=p.PWM1.SM0CVAL5CYC>
#### p.PWM1.SM1CTRL2
<lang=dft>
 (rw)  [1;33m0x403dc064[0m (0x403dc000 + 0x0064)
Control 2 Register
 (rw) (02)  [0;32mCLK_SEL[0m  - [01:00] -  Clock Source Select
      0 - CLK_SEL_0 :
         The IPBus clock is used as the clock for the local prescaler and counte
         r.
      0x1 - CLK_SEL_1 :
         EXT_CLK is used as the clock for the local prescaler and counter.
      0x2 - CLK_SEL_2 :
         Submodule 0's clock (AUX_CLK) is used as the source clock for the local
          prescaler and counter. This setting should not be used in submodule 0 
         as it will force the clock to logic 0.
 (rw) (01)  [0;32mRELOAD_SEL[0m  - [02:02] -  Reload Source Select
      0 - RELOAD_SEL_0 :
         The local RELOAD signal is used to reload registers.
      0x1 - RELOAD_SEL_1 :
         The master RELOAD signal (from submodule 0) is used to reload registers
         . This setting should not be used in submodule 0 as it will force the R
         ELOAD signal to logic 0.
 (rw) (03)  [0;32mFORCE_SEL[0m  - [05:03] -  This read/write bit determines the source of the FORCE OUTPUT signal for this s
 ubmodule.
      0 - FORCE_SEL_0 :
         The local force signal, CTRL2[FORCE], from this submodule is used to fo
         rce updates.
      0x1 - FORCE_SEL_1 :
         The master force signal from submodule 0 is used to force updates. This
          setting should not be used in submodule 0 as it will hold the FORCE OU
         TPUT signal to logic 0.
      0x2 - FORCE_SEL_2 :
         The local reload signal from this submodule is used to force updates wi
         thout regard to the state of LDOK.
      0x3 - FORCE_SEL_3 :
         The master reload signal from submodule0 is used to force updates if LD
         OK is set. This setting should not be used in submodule0 as it will hol
         d the FORCE OUTPUT signal to logic 0.
      0x4 - FORCE_SEL_4 :
         The local sync signal from this submodule is used to force updates.
      0x5 - FORCE_SEL_5 :
         The master sync signal from submodule0 is used to force updates. This s
         etting should not be used in submodule0 as it will hold the FORCE OUTPU
         T signal to logic 0.
      0x6 - FORCE_SEL_6 :
         The external force signal, EXT_FORCE, from outside the PWM module cause
         s updates.
      0x7 - FORCE_SEL_7 :
         The external sync signal, EXT_SYNC, from outside the PWM module causes 
         updates.
 (rw) (01)  [0;32mFORCE[0m  - [06:06] -  Force Initialization
 (rw) (01)  [0;32mFRCEN[0m  - [07:07] -  FRCEN
      0 - FRCEN_0 :
         Initialization from a FORCE_OUT is disabled.
      0x1 - FRCEN_1 :
         Initialization from a FORCE_OUT is enabled.
 (rw) (02)  [0;32mINIT_SEL[0m  - [09:08] -  Initialization Control Select
      0 - INIT_SEL_0 :
         Local sync (PWM_X) causes initialization.
      0x1 - INIT_SEL_1 :
         Master reload from submodule 0 causes initialization. This setting shou
         ld not be used in submodule 0 as it will force the INIT signal to logic
          0. The submodule counter will only reinitialize when a master reload o
         ccurs.
      0x2 - INIT_SEL_2 :
         Master sync from submodule 0 causes initialization. This setting should
          not be used in submodule 0 as it will force the INIT signal to logic 0
         .
      0x3 - INIT_SEL_3 :
         EXT_SYNC causes initialization.
 (rw) (01)  [0;32mPWMX_INIT[0m  - [10:10] -  PWM_X Initial Value
 (rw) (01)  [0;32mPWM45_INIT[0m  - [11:11] -  PWM45 Initial Value
 (rw) (01)  [0;32mPWM23_INIT[0m  - [12:12] -  PWM23 Initial Value
 (rw) (01)  [0;32mINDEP[0m  - [13:13] -  Independent or Complementary Pair Operation
      0 - INDEP_0 :
         PWM_A and PWM_B form a complementary PWM pair.
      0x1 - INDEP_1 :
         PWM_A and PWM_B outputs are independent PWMs.
 (rw) (01)  [0;32mWAITEN[0m  - [14:14] -  WAIT Enable
 (rw) (01)  [0;32mDBGEN[0m  - [15:15] -  Debug Enable
</lang>
#### p.pwm1.sm1fracval2
<link=p.PWM1.SM1FRACVAL2>
#### p.pwm1.sm1octrl
<link=p.PWM1.SM1OCTRL>
#### PWM1.SM1DTCNT1
<link=p.PWM1.SM1DTCNT1>
#### pwm1.sm1captcompb
<link=p.PWM1.SM1CAPTCOMPB>
#### p.pwm1.sm1captcompx
<link=p.PWM1.SM1CAPTCOMPX>
#### pwm1.sm1cval2cyc
<link=p.PWM1.SM1CVAL2CYC>
#### PWM1.SM1CVAL3
<link=p.PWM1.SM1CVAL3>
#### p.pwm1.sm1cval4
<link=p.PWM1.SM1CVAL4>
#### p.PWM1.SM2CTRL2
<lang=dft>
 (rw)  [1;33m0x403dc0c4[0m (0x403dc000 + 0x00c4)
Control 2 Register
 (rw) (02)  [0;32mCLK_SEL[0m  - [01:00] -  Clock Source Select
      0 - CLK_SEL_0 :
         The IPBus clock is used as the clock for the local prescaler and counte
         r.
      0x1 - CLK_SEL_1 :
         EXT_CLK is used as the clock for the local prescaler and counter.
      0x2 - CLK_SEL_2 :
         Submodule 0's clock (AUX_CLK) is used as the source clock for the local
          prescaler and counter. This setting should not be used in submodule 0 
         as it will force the clock to logic 0.
 (rw) (01)  [0;32mRELOAD_SEL[0m  - [02:02] -  Reload Source Select
      0 - RELOAD_SEL_0 :
         The local RELOAD signal is used to reload registers.
      0x1 - RELOAD_SEL_1 :
         The master RELOAD signal (from submodule 0) is used to reload registers
         . This setting should not be used in submodule 0 as it will force the R
         ELOAD signal to logic 0.
 (rw) (03)  [0;32mFORCE_SEL[0m  - [05:03] -  This read/write bit determines the source of the FORCE OUTPUT signal for this s
 ubmodule.
      0 - FORCE_SEL_0 :
         The local force signal, CTRL2[FORCE], from this submodule is used to fo
         rce updates.
      0x1 - FORCE_SEL_1 :
         The master force signal from submodule 0 is used to force updates. This
          setting should not be used in submodule 0 as it will hold the FORCE OU
         TPUT signal to logic 0.
      0x2 - FORCE_SEL_2 :
         The local reload signal from this submodule is used to force updates wi
         thout regard to the state of LDOK.
      0x3 - FORCE_SEL_3 :
         The master reload signal from submodule0 is used to force updates if LD
         OK is set. This setting should not be used in submodule0 as it will hol
         d the FORCE OUTPUT signal to logic 0.
      0x4 - FORCE_SEL_4 :
         The local sync signal from this submodule is used to force updates.
      0x5 - FORCE_SEL_5 :
         The master sync signal from submodule0 is used to force updates. This s
         etting should not be used in submodule0 as it will hold the FORCE OUTPU
         T signal to logic 0.
      0x6 - FORCE_SEL_6 :
         The external force signal, EXT_FORCE, from outside the PWM module cause
         s updates.
      0x7 - FORCE_SEL_7 :
         The external sync signal, EXT_SYNC, from outside the PWM module causes 
         updates.
 (rw) (01)  [0;32mFORCE[0m  - [06:06] -  Force Initialization
 (rw) (01)  [0;32mFRCEN[0m  - [07:07] -  FRCEN
      0 - FRCEN_0 :
         Initialization from a FORCE_OUT is disabled.
      0x1 - FRCEN_1 :
         Initialization from a FORCE_OUT is enabled.
 (rw) (02)  [0;32mINIT_SEL[0m  - [09:08] -  Initialization Control Select
      0 - INIT_SEL_0 :
         Local sync (PWM_X) causes initialization.
      0x1 - INIT_SEL_1 :
         Master reload from submodule 0 causes initialization. This setting shou
         ld not be used in submodule 0 as it will force the INIT signal to logic
          0. The submodule counter will only reinitialize when a master reload o
         ccurs.
      0x2 - INIT_SEL_2 :
         Master sync from submodule 0 causes initialization. This setting should
          not be used in submodule 0 as it will force the INIT signal to logic 0
         .
      0x3 - INIT_SEL_3 :
         EXT_SYNC causes initialization.
 (rw) (01)  [0;32mPWMX_INIT[0m  - [10:10] -  PWM_X Initial Value
 (rw) (01)  [0;32mPWM45_INIT[0m  - [11:11] -  PWM45 Initial Value
 (rw) (01)  [0;32mPWM23_INIT[0m  - [12:12] -  PWM23 Initial Value
 (rw) (01)  [0;32mINDEP[0m  - [13:13] -  Independent or Complementary Pair Operation
      0 - INDEP_0 :
         PWM_A and PWM_B form a complementary PWM pair.
      0x1 - INDEP_1 :
         PWM_A and PWM_B outputs are independent PWMs.
 (rw) (01)  [0;32mWAITEN[0m  - [14:14] -  WAIT Enable
 (rw) (01)  [0;32mDBGEN[0m  - [15:15] -  Debug Enable
</lang>
#### p.pwm1.sm2val4
<link=p.PWM1.SM2VAL4>
#### p.pwm1.sm2fracval5
<link=p.PWM1.SM2FRACVAL5>
#### PWM1.SM2VAL5
<link=p.PWM1.SM2VAL5>
#### PWM1.SM2STS
<link=p.PWM1.SM2STS>
#### pwm1.sm2dmaen
<link=p.PWM1.SM2DMAEN>
#### PWM1.SM2CAPTCTRLA
<link=p.PWM1.SM2CAPTCTRLA>
#### PWM1.SM2CAPTCOMPX
<link=p.PWM1.SM2CAPTCOMPX>
#### p.pwm1.sm2cval0
<link=p.PWM1.SM2CVAL0>
#### p.pwm1.sm2cval3cyc
<link=p.PWM1.SM2CVAL3CYC>
#### PWM1.SM2CVAL4CYC
<link=p.PWM1.SM2CVAL4CYC>
#### pwm1.sm2cval5
<link=p.PWM1.SM2CVAL5>
#### p.PWM1.SM3INIT
<lang=dft>
 (rw)  [1;33m0x403dc122[0m (0x403dc000 + 0x0122)
Initial Count Register
 (rw) (16)  [0;32mINIT[0m  - [15:00] -  Initial Count Register Bits
</lang>
#### p.PWM1.SM3FRACVAL1
<lang=dft>
 (rw)  [1;33m0x403dc12c[0m (0x403dc000 + 0x012c)
Fractional Value Register 1
 (rw) (05)  [0;32mFRACVAL1[0m  - [15:11] -  Fractional Value 1 Register
</lang>
#### PWM1.SM3VAL4
<link=p.PWM1.SM3VAL4>
#### p.pwm1.sm3val5
<link=p.PWM1.SM3VAL5>
#### p.pwm1.sm3inten
<link=p.PWM1.SM3INTEN>
#### pwm1.sm3dmaen
<link=p.PWM1.SM3DMAEN>
#### p.pwm1.sm3cval0cyc
<link=p.PWM1.SM3CVAL0CYC>
#### p.pwm1.sm3cval3
<link=p.PWM1.SM3CVAL3>
#### p.pwm1.sm3cval3cyc
<link=p.PWM1.SM3CVAL3CYC>
#### PWM1.SM3CVAL3CYC
<link=p.PWM1.SM3CVAL3CYC>
#### pwm1.sm3cval5
<link=p.PWM1.SM3CVAL5>
#### p.PWM1.SWCOUT
<lang=dft>
 (rw)  [1;33m0x403dc184[0m (0x403dc000 + 0x0184)
Software Controlled Output Register
 (rw) (01)  [0;32mSM0OUT45[0m  - [00:00] -  Submodule 0 Software Controlled Output 45
      0 - SM0OUT45_0 :
         A logic 0 is supplied to the deadtime generator of submodule 0 instead 
         of PWM45.
      0x1 - SM0OUT45_1 :
         A logic 1 is supplied to the deadtime generator of submodule 0 instead 
         of PWM45.
 (rw) (01)  [0;32mSM0OUT23[0m  - [01:01] -  Submodule 0 Software Controlled Output 23
      0 - SM0OUT23_0 :
         A logic 0 is supplied to the deadtime generator of submodule 0 instead 
         of PWM23.
      0x1 - SM0OUT23_1 :
         A logic 1 is supplied to the deadtime generator of submodule 0 instead 
         of PWM23.
 (rw) (01)  [0;32mSM1OUT45[0m  - [02:02] -  Submodule 1 Software Controlled Output 45
      0 - SM1OUT45_0 :
         A logic 0 is supplied to the deadtime generator of submodule 1 instead 
         of PWM45.
      0x1 - SM1OUT45_1 :
         A logic 1 is supplied to the deadtime generator of submodule 1 instead 
         of PWM45.
 (rw) (01)  [0;32mSM1OUT23[0m  - [03:03] -  Submodule 1 Software Controlled Output 23
      0 - SM1OUT23_0 :
         A logic 0 is supplied to the deadtime generator of submodule 1 instead 
         of PWM23.
      0x1 - SM1OUT23_1 :
         A logic 1 is supplied to the deadtime generator of submodule 1 instead 
         of PWM23.
 (rw) (01)  [0;32mSM2OUT45[0m  - [04:04] -  Submodule 2 Software Controlled Output 45
      0 - SM2OUT45_0 :
         A logic 0 is supplied to the deadtime generator of submodule 2 instead 
         of PWM45.
      0x1 - SM2OUT45_1 :
         A logic 1 is supplied to the deadtime generator of submodule 2 instead 
         of PWM45.
 (rw) (01)  [0;32mSM2OUT23[0m  - [05:05] -  Submodule 2 Software Controlled Output 23
      0 - SM2OUT23_0 :
         A logic 0 is supplied to the deadtime generator of submodule 2 instead 
         of PWM23.
      0x1 - SM2OUT23_1 :
         A logic 1 is supplied to the deadtime generator of submodule 2 instead 
         of PWM23.
 (rw) (01)  [0;32mSM3OUT45[0m  - [06:06] -  Submodule 3 Software Controlled Output 45
      0 - SM3OUT45_0 :
         A logic 0 is supplied to the deadtime generator of submodule 3 instead 
         of PWM45.
      0x1 - SM3OUT45_1 :
         A logic 1 is supplied to the deadtime generator of submodule 3 instead 
         of PWM45.
 (rw) (01)  [0;32mSM3OUT23[0m  - [07:07] -  Submodule 3 Software Controlled Output 23
      0 - SM3OUT23_0 :
         A logic 0 is supplied to the deadtime generator of submodule 3 instead 
         of PWM23.
      0x1 - SM3OUT23_1 :
         A logic 1 is supplied to the deadtime generator of submodule 3 instead 
         of PWM23.
</lang>
#### p.PWM1.DTSRCSEL
<lang=dft>
 (rw)  [1;33m0x403dc186[0m (0x403dc000 + 0x0186)
PWM Source Select Register
 (rw) (02)  [0;32mSM0SEL45[0m  - [01:00] -  Submodule 0 PWM45 Control Select
      0 - SM0SEL45_0 :
         Generated SM0PWM45 signal is used by the deadtime logic.
      0x1 - SM0SEL45_1 :
         Inverted generated SM0PWM45 signal is used by the deadtime logic.
      0x2 - SM0SEL45_2 :
         SWCOUT[SM0OUT45] is used by the deadtime logic.
      0x3 - SM0SEL45_3 :
         PWM0_EXTB signal is used by the deadtime logic.
 (rw) (02)  [0;32mSM0SEL23[0m  - [03:02] -  Submodule 0 PWM23 Control Select
      0 - SM0SEL23_0 :
         Generated SM0PWM23 signal is used by the deadtime logic.
      0x1 - SM0SEL23_1 :
         Inverted generated SM0PWM23 signal is used by the deadtime logic.
      0x2 - SM0SEL23_2 :
         SWCOUT[SM0OUT23] is used by the deadtime logic.
      0x3 - SM0SEL23_3 :
         PWM0_EXTA signal is used by the deadtime logic.
 (rw) (02)  [0;32mSM1SEL45[0m  - [05:04] -  Submodule 1 PWM45 Control Select
      0 - SM1SEL45_0 :
         Generated SM1PWM45 signal is used by the deadtime logic.
      0x1 - SM1SEL45_1 :
         Inverted generated SM1PWM45 signal is used by the deadtime logic.
      0x2 - SM1SEL45_2 :
         SWCOUT[SM1OUT45] is used by the deadtime logic.
      0x3 - SM1SEL45_3 :
         PWM1_EXTB signal is used by the deadtime logic.
 (rw) (02)  [0;32mSM1SEL23[0m  - [07:06] -  Submodule 1 PWM23 Control Select
      0 - SM1SEL23_0 :
         Generated SM1PWM23 signal is used by the deadtime logic.
      0x1 - SM1SEL23_1 :
         Inverted generated SM1PWM23 signal is used by the deadtime logic.
      0x2 - SM1SEL23_2 :
         SWCOUT[SM1OUT23] is used by the deadtime logic.
      0x3 - SM1SEL23_3 :
         PWM1_EXTA signal is used by the deadtime logic.
 (rw) (02)  [0;32mSM2SEL45[0m  - [09:08] -  Submodule 2 PWM45 Control Select
      0 - SM2SEL45_0 :
         Generated SM2PWM45 signal is used by the deadtime logic.
      0x1 - SM2SEL45_1 :
         Inverted generated SM2PWM45 signal is used by the deadtime logic.
      0x2 - SM2SEL45_2 :
         SWCOUT[SM2OUT45] is used by the deadtime logic.
      0x3 - SM2SEL45_3 :
         PWM2_EXTB signal is used by the deadtime logic.
 (rw) (02)  [0;32mSM2SEL23[0m  - [11:10] -  Submodule 2 PWM23 Control Select
      0 - SM2SEL23_0 :
         Generated SM2PWM23 signal is used by the deadtime logic.
      0x1 - SM2SEL23_1 :
         Inverted generated SM2PWM23 signal is used by the deadtime logic.
      0x2 - SM2SEL23_2 :
         SWCOUT[SM2OUT23] is used by the deadtime logic.
      0x3 - SM2SEL23_3 :
         PWM2_EXTA signal is used by the deadtime logic.
 (rw) (02)  [0;32mSM3SEL45[0m  - [13:12] -  Submodule 3 PWM45 Control Select
      0 - SM3SEL45_0 :
         Generated SM3PWM45 signal is used by the deadtime logic.
      0x1 - SM3SEL45_1 :
         Inverted generated SM3PWM45 signal is used by the deadtime logic.
      0x2 - SM3SEL45_2 :
         SWCOUT[SM3OUT45] is used by the deadtime logic.
      0x3 - SM3SEL45_3 :
         PWM3_EXTB signal is used by the deadtime logic.
 (rw) (02)  [0;32mSM3SEL23[0m  - [15:14] -  Submodule 3 PWM23 Control Select
      0 - SM3SEL23_0 :
         Generated SM3PWM23 signal is used by the deadtime logic.
      0x1 - SM3SEL23_1 :
         Inverted generated SM3PWM23 signal is used by the deadtime logic.
      0x2 - SM3SEL23_2 :
         SWCOUT[SM3OUT23] is used by the deadtime logic.
      0x3 - SM3SEL23_3 :
         PWM3_EXTA signal is used by the deadtime logic.
</lang>
#### p.PWM2.SM0INIT
<lang=dft>
 (rw)  [1;33m0x403e0002[0m (0x403e0000 + 0x0002)
Initial Count Register
 (rw) (16)  [0;32mINIT[0m  - [15:00] -  Initial Count Register Bits
</lang>
#### p.PWM2.SM0FRACVAL1
<lang=dft>
 (rw)  [1;33m0x403e000c[0m (0x403e0000 + 0x000c)
Fractional Value Register 1
 (rw) (05)  [0;32mFRACVAL1[0m  - [15:11] -  Fractional Value 1 Register
</lang>
#### PWM2.SM0DTCNT1
<link=p.PWM2.SM0DTCNT1>
#### PWM2.SM0CAPTCTRLB
<link=p.PWM2.SM0CAPTCTRLB>
#### pwm2.sm0cval1
<link=p.PWM2.SM0CVAL1>
#### p.PWM2.SM1CTRL2
<lang=dft>
 (rw)  [1;33m0x403e0064[0m (0x403e0000 + 0x0064)
Control 2 Register
 (rw) (02)  [0;32mCLK_SEL[0m  - [01:00] -  Clock Source Select
      0 - CLK_SEL_0 :
         The IPBus clock is used as the clock for the local prescaler and counte
         r.
      0x1 - CLK_SEL_1 :
         EXT_CLK is used as the clock for the local prescaler and counter.
      0x2 - CLK_SEL_2 :
         Submodule 0's clock (AUX_CLK) is used as the source clock for the local
          prescaler and counter. This setting should not be used in submodule 0 
         as it will force the clock to logic 0.
 (rw) (01)  [0;32mRELOAD_SEL[0m  - [02:02] -  Reload Source Select
      0 - RELOAD_SEL_0 :
         The local RELOAD signal is used to reload registers.
      0x1 - RELOAD_SEL_1 :
         The master RELOAD signal (from submodule 0) is used to reload registers
         . This setting should not be used in submodule 0 as it will force the R
         ELOAD signal to logic 0.
 (rw) (03)  [0;32mFORCE_SEL[0m  - [05:03] -  This read/write bit determines the source of the FORCE OUTPUT signal for this s
 ubmodule.
      0 - FORCE_SEL_0 :
         The local force signal, CTRL2[FORCE], from this submodule is used to fo
         rce updates.
      0x1 - FORCE_SEL_1 :
         The master force signal from submodule 0 is used to force updates. This
          setting should not be used in submodule 0 as it will hold the FORCE OU
         TPUT signal to logic 0.
      0x2 - FORCE_SEL_2 :
         The local reload signal from this submodule is used to force updates wi
         thout regard to the state of LDOK.
      0x3 - FORCE_SEL_3 :
         The master reload signal from submodule0 is used to force updates if LD
         OK is set. This setting should not be used in submodule0 as it will hol
         d the FORCE OUTPUT signal to logic 0.
      0x4 - FORCE_SEL_4 :
         The local sync signal from this submodule is used to force updates.
      0x5 - FORCE_SEL_5 :
         The master sync signal from submodule0 is used to force updates. This s
         etting should not be used in submodule0 as it will hold the FORCE OUTPU
         T signal to logic 0.
      0x6 - FORCE_SEL_6 :
         The external force signal, EXT_FORCE, from outside the PWM module cause
         s updates.
      0x7 - FORCE_SEL_7 :
         The external sync signal, EXT_SYNC, from outside the PWM module causes 
         updates.
 (rw) (01)  [0;32mFORCE[0m  - [06:06] -  Force Initialization
 (rw) (01)  [0;32mFRCEN[0m  - [07:07] -  FRCEN
      0 - FRCEN_0 :
         Initialization from a FORCE_OUT is disabled.
      0x1 - FRCEN_1 :
         Initialization from a FORCE_OUT is enabled.
 (rw) (02)  [0;32mINIT_SEL[0m  - [09:08] -  Initialization Control Select
      0 - INIT_SEL_0 :
         Local sync (PWM_X) causes initialization.
      0x1 - INIT_SEL_1 :
         Master reload from submodule 0 causes initialization. This setting shou
         ld not be used in submodule 0 as it will force the INIT signal to logic
          0. The submodule counter will only reinitialize when a master reload o
         ccurs.
      0x2 - INIT_SEL_2 :
         Master sync from submodule 0 causes initialization. This setting should
          not be used in submodule 0 as it will force the INIT signal to logic 0
         .
      0x3 - INIT_SEL_3 :
         EXT_SYNC causes initialization.
 (rw) (01)  [0;32mPWMX_INIT[0m  - [10:10] -  PWM_X Initial Value
 (rw) (01)  [0;32mPWM45_INIT[0m  - [11:11] -  PWM45 Initial Value
 (rw) (01)  [0;32mPWM23_INIT[0m  - [12:12] -  PWM23 Initial Value
 (rw) (01)  [0;32mINDEP[0m  - [13:13] -  Independent or Complementary Pair Operation
      0 - INDEP_0 :
         PWM_A and PWM_B form a complementary PWM pair.
      0x1 - INDEP_1 :
         PWM_A and PWM_B outputs are independent PWMs.
 (rw) (01)  [0;32mWAITEN[0m  - [14:14] -  WAIT Enable
 (rw) (01)  [0;32mDBGEN[0m  - [15:15] -  Debug Enable
</lang>
#### PWM2.SM1CTRL2
<link=p.PWM2.SM1CTRL2>
#### p.pwm2.sm1fracval1
<link=p.PWM2.SM1FRACVAL1>
#### pwm2.sm1inten
<link=p.PWM2.SM1INTEN>
#### PWM2.SM1INTEN
<link=p.PWM2.SM1INTEN>
#### PWM2.SM1DISMAP0
<link=p.PWM2.SM1DISMAP0>
#### pwm2.sm1cval2
<link=p.PWM2.SM1CVAL2>
#### p.pwm2.sm1cval4
<link=p.PWM2.SM1CVAL4>
#### p.PWM2.SM2CTRL2
<lang=dft>
 (rw)  [1;33m0x403e00c4[0m (0x403e0000 + 0x00c4)
Control 2 Register
 (rw) (02)  [0;32mCLK_SEL[0m  - [01:00] -  Clock Source Select
      0 - CLK_SEL_0 :
         The IPBus clock is used as the clock for the local prescaler and counte
         r.
      0x1 - CLK_SEL_1 :
         EXT_CLK is used as the clock for the local prescaler and counter.
      0x2 - CLK_SEL_2 :
         Submodule 0's clock (AUX_CLK) is used as the source clock for the local
          prescaler and counter. This setting should not be used in submodule 0 
         as it will force the clock to logic 0.
 (rw) (01)  [0;32mRELOAD_SEL[0m  - [02:02] -  Reload Source Select
      0 - RELOAD_SEL_0 :
         The local RELOAD signal is used to reload registers.
      0x1 - RELOAD_SEL_1 :
         The master RELOAD signal (from submodule 0) is used to reload registers
         . This setting should not be used in submodule 0 as it will force the R
         ELOAD signal to logic 0.
 (rw) (03)  [0;32mFORCE_SEL[0m  - [05:03] -  This read/write bit determines the source of the FORCE OUTPUT signal for this s
 ubmodule.
      0 - FORCE_SEL_0 :
         The local force signal, CTRL2[FORCE], from this submodule is used to fo
         rce updates.
      0x1 - FORCE_SEL_1 :
         The master force signal from submodule 0 is used to force updates. This
          setting should not be used in submodule 0 as it will hold the FORCE OU
         TPUT signal to logic 0.
      0x2 - FORCE_SEL_2 :
         The local reload signal from this submodule is used to force updates wi
         thout regard to the state of LDOK.
      0x3 - FORCE_SEL_3 :
         The master reload signal from submodule0 is used to force updates if LD
         OK is set. This setting should not be used in submodule0 as it will hol
         d the FORCE OUTPUT signal to logic 0.
      0x4 - FORCE_SEL_4 :
         The local sync signal from this submodule is used to force updates.
      0x5 - FORCE_SEL_5 :
         The master sync signal from submodule0 is used to force updates. This s
         etting should not be used in submodule0 as it will hold the FORCE OUTPU
         T signal to logic 0.
      0x6 - FORCE_SEL_6 :
         The external force signal, EXT_FORCE, from outside the PWM module cause
         s updates.
      0x7 - FORCE_SEL_7 :
         The external sync signal, EXT_SYNC, from outside the PWM module causes 
         updates.
 (rw) (01)  [0;32mFORCE[0m  - [06:06] -  Force Initialization
 (rw) (01)  [0;32mFRCEN[0m  - [07:07] -  FRCEN
      0 - FRCEN_0 :
         Initialization from a FORCE_OUT is disabled.
      0x1 - FRCEN_1 :
         Initialization from a FORCE_OUT is enabled.
 (rw) (02)  [0;32mINIT_SEL[0m  - [09:08] -  Initialization Control Select
      0 - INIT_SEL_0 :
         Local sync (PWM_X) causes initialization.
      0x1 - INIT_SEL_1 :
         Master reload from submodule 0 causes initialization. This setting shou
         ld not be used in submodule 0 as it will force the INIT signal to logic
          0. The submodule counter will only reinitialize when a master reload o
         ccurs.
      0x2 - INIT_SEL_2 :
         Master sync from submodule 0 causes initialization. This setting should
          not be used in submodule 0 as it will force the INIT signal to logic 0
         .
      0x3 - INIT_SEL_3 :
         EXT_SYNC causes initialization.
 (rw) (01)  [0;32mPWMX_INIT[0m  - [10:10] -  PWM_X Initial Value
 (rw) (01)  [0;32mPWM45_INIT[0m  - [11:11] -  PWM45 Initial Value
 (rw) (01)  [0;32mPWM23_INIT[0m  - [12:12] -  PWM23 Initial Value
 (rw) (01)  [0;32mINDEP[0m  - [13:13] -  Independent or Complementary Pair Operation
      0 - INDEP_0 :
         PWM_A and PWM_B form a complementary PWM pair.
      0x1 - INDEP_1 :
         PWM_A and PWM_B outputs are independent PWMs.
 (rw) (01)  [0;32mWAITEN[0m  - [14:14] -  WAIT Enable
 (rw) (01)  [0;32mDBGEN[0m  - [15:15] -  Debug Enable
</lang>
#### p.pwm2.sm2val2
<link=p.PWM2.SM2VAL2>
#### pwm2.sm2val3
<link=p.PWM2.SM2VAL3>
#### pwm2.sm2frctrl
<link=p.PWM2.SM2FRCTRL>
#### PWM2.SM2INTEN
<link=p.PWM2.SM2INTEN>
#### p.pwm2.sm2dmaen
<link=p.PWM2.SM2DMAEN>
#### PWM2.SM2DTCNT0
<link=p.PWM2.SM2DTCNT0>
#### PWM2.SM2CVAL2
<link=p.PWM2.SM2CVAL2>
#### p.PWM2.SM3CNT
<lang=dft>
 (ro)  [1;33m0x403e0120[0m (0x403e0000 + 0x0120)
Counter Register
 (ro) (16)  [0;32mCNT[0m  - [15:00] -  Counter Register Bits
</lang>
#### p.pwm2.sm3init
<link=p.PWM2.SM3INIT>
#### pwm2.sm3init
<link=p.PWM2.SM3INIT>
#### p.pwm2.sm3ctrl2
<link=p.PWM2.SM3CTRL2>
#### pwm2.sm3val2
<link=p.PWM2.SM3VAL2>
#### p.pwm2.sm3fracval3
<link=p.PWM2.SM3FRACVAL3>
#### p.pwm2.sm3val3
<link=p.PWM2.SM3VAL3>
#### pwm2.sm3octrl
<link=p.PWM2.SM3OCTRL>
#### p.pwm2.sm3dmaen
<link=p.PWM2.SM3DMAEN>
#### p.pwm2.sm3dtcnt1
<link=p.PWM2.SM3DTCNT1>
#### pwm2.sm3captcompa
<link=p.PWM2.SM3CAPTCOMPA>
#### PWM2.SM3CVAL0CYC
<link=p.PWM2.SM3CVAL0CYC>
#### p.PWM2.SM3CVAL1
<lang=dft>
 (ro)  [1;33m0x403e0164[0m (0x403e0000 + 0x0164)
Capture Value 1 Register
 (ro) (16)  [0;32mCAPTVAL1[0m  - [15:00] -  CAPTVAL1
</lang>
#### p.pwm2.outen
<link=p.PWM2.OUTEN>
#### p.PWM2.SWCOUT
<lang=dft>
 (rw)  [1;33m0x403e0184[0m (0x403e0000 + 0x0184)
Software Controlled Output Register
 (rw) (01)  [0;32mSM0OUT45[0m  - [00:00] -  Submodule 0 Software Controlled Output 45
      0 - SM0OUT45_0 :
         A logic 0 is supplied to the deadtime generator of submodule 0 instead 
         of PWM45.
      0x1 - SM0OUT45_1 :
         A logic 1 is supplied to the deadtime generator of submodule 0 instead 
         of PWM45.
 (rw) (01)  [0;32mSM0OUT23[0m  - [01:01] -  Submodule 0 Software Controlled Output 23
      0 - SM0OUT23_0 :
         A logic 0 is supplied to the deadtime generator of submodule 0 instead 
         of PWM23.
      0x1 - SM0OUT23_1 :
         A logic 1 is supplied to the deadtime generator of submodule 0 instead 
         of PWM23.
 (rw) (01)  [0;32mSM1OUT45[0m  - [02:02] -  Submodule 1 Software Controlled Output 45
      0 - SM1OUT45_0 :
         A logic 0 is supplied to the deadtime generator of submodule 1 instead 
         of PWM45.
      0x1 - SM1OUT45_1 :
         A logic 1 is supplied to the deadtime generator of submodule 1 instead 
         of PWM45.
 (rw) (01)  [0;32mSM1OUT23[0m  - [03:03] -  Submodule 1 Software Controlled Output 23
      0 - SM1OUT23_0 :
         A logic 0 is supplied to the deadtime generator of submodule 1 instead 
         of PWM23.
      0x1 - SM1OUT23_1 :
         A logic 1 is supplied to the deadtime generator of submodule 1 instead 
         of PWM23.
 (rw) (01)  [0;32mSM2OUT45[0m  - [04:04] -  Submodule 2 Software Controlled Output 45
      0 - SM2OUT45_0 :
         A logic 0 is supplied to the deadtime generator of submodule 2 instead 
         of PWM45.
      0x1 - SM2OUT45_1 :
         A logic 1 is supplied to the deadtime generator of submodule 2 instead 
         of PWM45.
 (rw) (01)  [0;32mSM2OUT23[0m  - [05:05] -  Submodule 2 Software Controlled Output 23
      0 - SM2OUT23_0 :
         A logic 0 is supplied to the deadtime generator of submodule 2 instead 
         of PWM23.
      0x1 - SM2OUT23_1 :
         A logic 1 is supplied to the deadtime generator of submodule 2 instead 
         of PWM23.
 (rw) (01)  [0;32mSM3OUT45[0m  - [06:06] -  Submodule 3 Software Controlled Output 45
      0 - SM3OUT45_0 :
         A logic 0 is supplied to the deadtime generator of submodule 3 instead 
         of PWM45.
      0x1 - SM3OUT45_1 :
         A logic 1 is supplied to the deadtime generator of submodule 3 instead 
         of PWM45.
 (rw) (01)  [0;32mSM3OUT23[0m  - [07:07] -  Submodule 3 Software Controlled Output 23
      0 - SM3OUT23_0 :
         A logic 0 is supplied to the deadtime generator of submodule 3 instead 
         of PWM23.
      0x1 - SM3OUT23_1 :
         A logic 1 is supplied to the deadtime generator of submodule 3 instead 
         of PWM23.
</lang>
#### p.PWM3.SM0CTRL2
<lang=dft>
 (rw)  [1;33m0x403e4004[0m (0x403e4000 + 0x0004)
Control 2 Register
 (rw) (02)  [0;32mCLK_SEL[0m  - [01:00] -  Clock Source Select
      0 - CLK_SEL_0 :
         The IPBus clock is used as the clock for the local prescaler and counte
         r.
      0x1 - CLK_SEL_1 :
         EXT_CLK is used as the clock for the local prescaler and counter.
      0x2 - CLK_SEL_2 :
         Submodule 0's clock (AUX_CLK) is used as the source clock for the local
          prescaler and counter. This setting should not be used in submodule 0 
         as it will force the clock to logic 0.
 (rw) (01)  [0;32mRELOAD_SEL[0m  - [02:02] -  Reload Source Select
      0 - RELOAD_SEL_0 :
         The local RELOAD signal is used to reload registers.
      0x1 - RELOAD_SEL_1 :
         The master RELOAD signal (from submodule 0) is used to reload registers
         . This setting should not be used in submodule 0 as it will force the R
         ELOAD signal to logic 0.
 (rw) (03)  [0;32mFORCE_SEL[0m  - [05:03] -  This read/write bit determines the source of the FORCE OUTPUT signal for this s
 ubmodule.
      0 - FORCE_SEL_0 :
         The local force signal, CTRL2[FORCE], from this submodule is used to fo
         rce updates.
      0x1 - FORCE_SEL_1 :
         The master force signal from submodule 0 is used to force updates. This
          setting should not be used in submodule 0 as it will hold the FORCE OU
         TPUT signal to logic 0.
      0x2 - FORCE_SEL_2 :
         The local reload signal from this submodule is used to force updates wi
         thout regard to the state of LDOK.
      0x3 - FORCE_SEL_3 :
         The master reload signal from submodule0 is used to force updates if LD
         OK is set. This setting should not be used in submodule0 as it will hol
         d the FORCE OUTPUT signal to logic 0.
      0x4 - FORCE_SEL_4 :
         The local sync signal from this submodule is used to force updates.
      0x5 - FORCE_SEL_5 :
         The master sync signal from submodule0 is used to force updates. This s
         etting should not be used in submodule0 as it will hold the FORCE OUTPU
         T signal to logic 0.
      0x6 - FORCE_SEL_6 :
         The external force signal, EXT_FORCE, from outside the PWM module cause
         s updates.
      0x7 - FORCE_SEL_7 :
         The external sync signal, EXT_SYNC, from outside the PWM module causes 
         updates.
 (rw) (01)  [0;32mFORCE[0m  - [06:06] -  Force Initialization
 (rw) (01)  [0;32mFRCEN[0m  - [07:07] -  FRCEN
      0 - FRCEN_0 :
         Initialization from a FORCE_OUT is disabled.
      0x1 - FRCEN_1 :
         Initialization from a FORCE_OUT is enabled.
 (rw) (02)  [0;32mINIT_SEL[0m  - [09:08] -  Initialization Control Select
      0 - INIT_SEL_0 :
         Local sync (PWM_X) causes initialization.
      0x1 - INIT_SEL_1 :
         Master reload from submodule 0 causes initialization. This setting shou
         ld not be used in submodule 0 as it will force the INIT signal to logic
          0. The submodule counter will only reinitialize when a master reload o
         ccurs.
      0x2 - INIT_SEL_2 :
         Master sync from submodule 0 causes initialization. This setting should
          not be used in submodule 0 as it will force the INIT signal to logic 0
         .
      0x3 - INIT_SEL_3 :
         EXT_SYNC causes initialization.
 (rw) (01)  [0;32mPWMX_INIT[0m  - [10:10] -  PWM_X Initial Value
 (rw) (01)  [0;32mPWM45_INIT[0m  - [11:11] -  PWM45 Initial Value
 (rw) (01)  [0;32mPWM23_INIT[0m  - [12:12] -  PWM23 Initial Value
 (rw) (01)  [0;32mINDEP[0m  - [13:13] -  Independent or Complementary Pair Operation
      0 - INDEP_0 :
         PWM_A and PWM_B form a complementary PWM pair.
      0x1 - INDEP_1 :
         PWM_A and PWM_B outputs are independent PWMs.
 (rw) (01)  [0;32mWAITEN[0m  - [14:14] -  WAIT Enable
 (rw) (01)  [0;32mDBGEN[0m  - [15:15] -  Debug Enable
</lang>
#### PWM3.SM0CTRL2
<link=p.PWM3.SM0CTRL2>
#### p.pwm3.sm0val4
<link=p.PWM3.SM0VAL4>
#### p.pwm3.sm0fracval5
<link=p.PWM3.SM0FRACVAL5>
#### PWM3.SM0INTEN
<link=p.PWM3.SM0INTEN>
#### PWM3.SM0DISMAP0
<link=p.PWM3.SM0DISMAP0>
#### pwm3.sm0captctrlx
<link=p.PWM3.SM0CAPTCTRLX>
#### p.pwm3.sm0cval0
<link=p.PWM3.SM0CVAL0>
#### p.pwm3.sm0cval3cyc
<link=p.PWM3.SM0CVAL3CYC>
#### p.PWM3.SM1INIT
<lang=dft>
 (rw)  [1;33m0x403e4062[0m (0x403e4000 + 0x0062)
Initial Count Register
 (rw) (16)  [0;32mINIT[0m  - [15:00] -  Initial Count Register Bits
</lang>
#### p.PWM3.SM1FRACVAL1
<lang=dft>
 (rw)  [1;33m0x403e406c[0m (0x403e4000 + 0x006c)
Fractional Value Register 1
 (rw) (05)  [0;32mFRACVAL1[0m  - [15:11] -  Fractional Value 1 Register
</lang>
#### p.pwm3.sm1val5
<link=p.PWM3.SM1VAL5>
#### p.pwm3.sm1inten
<link=p.PWM3.SM1INTEN>
#### pwm3.sm1dismap1
<link=p.PWM3.SM1DISMAP1>
#### PWM3.SM1DTCNT1
<link=p.PWM3.SM1DTCNT1>
#### PWM3.SM1CAPTCTRLB
<link=p.PWM3.SM1CAPTCTRLB>
#### p.pwm3.sm1cval0cyc
<link=p.PWM3.SM1CVAL0CYC>
#### p.pwm3.sm1cval3
<link=p.PWM3.SM1CVAL3>
#### p.pwm3.sm1cval3cyc
<link=p.PWM3.SM1CVAL3CYC>
#### pwm3.sm1cval4
<link=p.PWM3.SM1CVAL4>
#### pwm3.sm1cval5cyc
<link=p.PWM3.SM1CVAL5CYC>
#### p.PWM3.SM2CNT
<lang=dft>
 (ro)  [1;33m0x403e40c0[0m (0x403e4000 + 0x00c0)
Counter Register
 (ro) (16)  [0;32mCNT[0m  - [15:00] -  Counter Register Bits
</lang>
#### pwm3.sm2fracval4
<link=p.PWM3.SM2FRACVAL4>
#### pwm3.sm2val4
<link=p.PWM3.SM2VAL4>
#### PWM3.SM2CVAL0CYC
<link=p.PWM3.SM2CVAL0CYC>
#### p.PWM3.SM2CVAL1
<lang=dft>
 (ro)  [1;33m0x403e4104[0m (0x403e4000 + 0x0104)
Capture Value 1 Register
 (ro) (16)  [0;32mCAPTVAL1[0m  - [15:00] -  CAPTVAL1
</lang>
#### pwm3.sm3cnt
<link=p.PWM3.SM3CNT>
#### p.PWM3.SM3CTRL2
<lang=dft>
 (rw)  [1;33m0x403e4124[0m (0x403e4000 + 0x0124)
Control 2 Register
 (rw) (02)  [0;32mCLK_SEL[0m  - [01:00] -  Clock Source Select
      0 - CLK_SEL_0 :
         The IPBus clock is used as the clock for the local prescaler and counte
         r.
      0x1 - CLK_SEL_1 :
         EXT_CLK is used as the clock for the local prescaler and counter.
      0x2 - CLK_SEL_2 :
         Submodule 0's clock (AUX_CLK) is used as the source clock for the local
          prescaler and counter. This setting should not be used in submodule 0 
         as it will force the clock to logic 0.
 (rw) (01)  [0;32mRELOAD_SEL[0m  - [02:02] -  Reload Source Select
      0 - RELOAD_SEL_0 :
         The local RELOAD signal is used to reload registers.
      0x1 - RELOAD_SEL_1 :
         The master RELOAD signal (from submodule 0) is used to reload registers
         . This setting should not be used in submodule 0 as it will force the R
         ELOAD signal to logic 0.
 (rw) (03)  [0;32mFORCE_SEL[0m  - [05:03] -  This read/write bit determines the source of the FORCE OUTPUT signal for this s
 ubmodule.
      0 - FORCE_SEL_0 :
         The local force signal, CTRL2[FORCE], from this submodule is used to fo
         rce updates.
      0x1 - FORCE_SEL_1 :
         The master force signal from submodule 0 is used to force updates. This
          setting should not be used in submodule 0 as it will hold the FORCE OU
         TPUT signal to logic 0.
      0x2 - FORCE_SEL_2 :
         The local reload signal from this submodule is used to force updates wi
         thout regard to the state of LDOK.
      0x3 - FORCE_SEL_3 :
         The master reload signal from submodule0 is used to force updates if LD
         OK is set. This setting should not be used in submodule0 as it will hol
         d the FORCE OUTPUT signal to logic 0.
      0x4 - FORCE_SEL_4 :
         The local sync signal from this submodule is used to force updates.
      0x5 - FORCE_SEL_5 :
         The master sync signal from submodule0 is used to force updates. This s
         etting should not be used in submodule0 as it will hold the FORCE OUTPU
         T signal to logic 0.
      0x6 - FORCE_SEL_6 :
         The external force signal, EXT_FORCE, from outside the PWM module cause
         s updates.
      0x7 - FORCE_SEL_7 :
         The external sync signal, EXT_SYNC, from outside the PWM module causes 
         updates.
 (rw) (01)  [0;32mFORCE[0m  - [06:06] -  Force Initialization
 (rw) (01)  [0;32mFRCEN[0m  - [07:07] -  FRCEN
      0 - FRCEN_0 :
         Initialization from a FORCE_OUT is disabled.
      0x1 - FRCEN_1 :
         Initialization from a FORCE_OUT is enabled.
 (rw) (02)  [0;32mINIT_SEL[0m  - [09:08] -  Initialization Control Select
      0 - INIT_SEL_0 :
         Local sync (PWM_X) causes initialization.
      0x1 - INIT_SEL_1 :
         Master reload from submodule 0 causes initialization. This setting shou
         ld not be used in submodule 0 as it will force the INIT signal to logic
          0. The submodule counter will only reinitialize when a master reload o
         ccurs.
      0x2 - INIT_SEL_2 :
         Master sync from submodule 0 causes initialization. This setting should
          not be used in submodule 0 as it will force the INIT signal to logic 0
         .
      0x3 - INIT_SEL_3 :
         EXT_SYNC causes initialization.
 (rw) (01)  [0;32mPWMX_INIT[0m  - [10:10] -  PWM_X Initial Value
 (rw) (01)  [0;32mPWM45_INIT[0m  - [11:11] -  PWM45 Initial Value
 (rw) (01)  [0;32mPWM23_INIT[0m  - [12:12] -  PWM23 Initial Value
 (rw) (01)  [0;32mINDEP[0m  - [13:13] -  Independent or Complementary Pair Operation
      0 - INDEP_0 :
         PWM_A and PWM_B form a complementary PWM pair.
      0x1 - INDEP_1 :
         PWM_A and PWM_B outputs are independent PWMs.
 (rw) (01)  [0;32mWAITEN[0m  - [14:14] -  WAIT Enable
 (rw) (01)  [0;32mDBGEN[0m  - [15:15] -  Debug Enable
</lang>
#### pwm3.sm3ctrl2
<link=p.PWM3.SM3CTRL2>
#### pwm3.sm3ctrl
<link=p.PWM3.SM3CTRL>
#### p.pwm3.sm3fracval2
<link=p.PWM3.SM3FRACVAL2>
#### pwm3.sm3val5
<link=p.PWM3.SM3VAL5>
#### p.pwm3.sm3octrl
<link=p.PWM3.SM3OCTRL>
#### PWM3.SM3INTEN
<link=p.PWM3.SM3INTEN>
#### PWM3.SM3DTCNT0
<link=p.PWM3.SM3DTCNT0>
#### p.pwm3.sm3captcompx
<link=p.PWM3.SM3CAPTCOMPX>
#### PWM3.SM3CVAL2
<link=p.PWM3.SM3CVAL2>
#### pwm3.sm3cval3cyc
<link=p.PWM3.SM3CVAL3CYC>
#### p.pwm3.sm3cval4
<link=p.PWM3.SM3CVAL4>
#### p.PWM3.MASK
<lang=dft>
 (rw)  [1;33m0x403e4182[0m (0x403e4000 + 0x0182)
Mask Register
 (rw) (04)  [0;32mMASKX[0m  - [03:00] -  PWM_X Masks
      0 - MASKX_0 :
         PWM_X output normal.
      0x1 - MASKX_1 :
         PWM_X output masked.
 (rw) (04)  [0;32mMASKB[0m  - [07:04] -  PWM_B Masks
      0 - MASKB_0 :
         PWM_B output normal.
      0x1 - MASKB_1 :
         PWM_B output masked.
 (rw) (04)  [0;32mMASKA[0m  - [11:08] -  PWM_A Masks
      0 - MASKA_0 :
         PWM_A output normal.
      0x1 - MASKA_1 :
         PWM_A output masked.
 (wo) (04)  [0;32mUPDATE_MASK[0m  - [15:12] -  Update Mask Bits Immediately
      0 - UPDATE_MASK_0 :
         Normal operation. MASK* bits within the corresponding submodule are not
          updated until a FORCE_OUT event occurs within the submodule.
      0x1 - UPDATE_MASK_1 :
         Immediate operation. MASK* bits within the corresponding submodule are 
         updated on the following clock edge after setting this bit.
</lang>
#### p.pwm3.fctrl20
<link=p.PWM3.FCTRL20>
#### p.PWM4.SM0CNT
<lang=dft>
 (ro)  [1;33m0x403e8000[0m (0x403e8000 + 0x0000)
Counter Register
 (ro) (16)  [0;32mCNT[0m  - [15:00] -  Counter Register Bits
</lang>
#### PWM4.SM0INIT
<link=p.PWM4.SM0INIT>
#### p.PWM4.SM0VAL2
<lang=dft>
 (rw)  [1;33m0x403e8012[0m (0x403e8000 + 0x0012)
Value Register 2
 (rw) (16)  [0;32mVAL2[0m  - [15:00] -  Value Register 2
</lang>
#### pwm4.sm0dismap1
<link=p.PWM4.SM0DISMAP1>
#### p.PWM4.SM0DTCNT0
<lang=dft>
 (rw)  [1;33m0x403e8030[0m (0x403e8000 + 0x0030)
Deadtime Count Register 0
 (rw) (16)  [0;32mDTCNT0[0m  - [15:00] -  DTCNT0
</lang>
#### pwm4.sm0dtcnt0
<link=p.PWM4.SM0DTCNT0>
#### pwm4.sm0captcompa
<link=p.PWM4.SM0CAPTCOMPA>
#### p.pwm4.sm0cval0cyc
<link=p.PWM4.SM0CVAL0CYC>
#### p.PWM4.SM0CVAL2
<lang=dft>
 (ro)  [1;33m0x403e8048[0m (0x403e8000 + 0x0048)
Capture Value 2 Register
 (ro) (16)  [0;32mCAPTVAL2[0m  - [15:00] -  CAPTVAL2
</lang>
#### PWM4.SM1CNT
<link=p.PWM4.SM1CNT>
#### p.PWM4.SM1VAL3
<lang=dft>
 (rw)  [1;33m0x403e8076[0m (0x403e8000 + 0x0076)
Value Register 3
 (rw) (16)  [0;32mVAL3[0m  - [15:00] -  Value Register 3
</lang>
#### PWM4.SM1OCTRL
<link=p.PWM4.SM1OCTRL>
#### p.PWM4.SM1STS
<lang=dft>
 (rw)  [1;33m0x403e8084[0m (0x403e8000 + 0x0084)
Status Register
 (rw) (06)  [0;32mCMPF[0m  - [05:00] -  Compare Flags
      0 - CMPF_0 :
         No compare event has occurred for a particular VALx value.
      0x1 - CMPF_1 :
         A compare event has occurred for a particular VALx value.
 (rw) (01)  [0;32mCFX0[0m  - [06:06] -  Capture Flag X0
 (rw) (01)  [0;32mCFX1[0m  - [07:07] -  Capture Flag X1
 (rw) (01)  [0;32mCFB0[0m  - [08:08] -  Capture Flag B0
 (rw) (01)  [0;32mCFB1[0m  - [09:09] -  Capture Flag B1
 (rw) (01)  [0;32mCFA0[0m  - [10:10] -  Capture Flag A0
 (rw) (01)  [0;32mCFA1[0m  - [11:11] -  Capture Flag A1
 (rw) (01)  [0;32mRF[0m  - [12:12] -  Reload Flag
      0 - RF_0 :
         No new reload cycle since last STS[RF] clearing
      0x1 - RF_1 :
         New reload cycle since last STS[RF] clearing
 (rw) (01)  [0;32mREF[0m  - [13:13] -  Reload Error Flag
      0 - REF_0 :
         No reload error occurred.
      0x1 - REF_1 :
         Reload signal occurred with non-coherent data and MCTRL[LDOK] = 0.
 (ro) (01)  [0;32mRUF[0m  - [14:14] -  Registers Updated Flag
      0 - RUF_0 :
         No register update has occurred since last reload.
      0x1 - RUF_1 :
         At least one of the double buffered registers has been updated since th
         e last reload.
</lang>
#### p.pwm4.sm1dismap1
<link=p.PWM4.SM1DISMAP1>
#### pwm4.sm1dtcnt1
<link=p.PWM4.SM1DTCNT1>
#### p.PWM4.SM1CAPTCTRLX
<lang=dft>
 (rw)  [1;33m0x403e809c[0m (0x403e8000 + 0x009c)
Capture Control X Register
 (rw) (01)  [0;32mARMX[0m  - [00:00] -  Arm X
      0 - ARMX_0 :
         Input capture operation is disabled.
      0x1 - ARMX_1 :
         Input capture operation as specified by CAPTCTRLX[EDGXx] is enabled.
 (rw) (01)  [0;32mONESHOTX[0m  - [01:01] -  One Shot Mode Aux
      0 - ONESHOTX_0 :
         Free running mode is selected. If both capture circuits are enabled, th
         en capture circuit 0 is armed first after the ARMX bit is set. Once a c
         apture occurs, capture circuit 0 is disarmed and capture circuit 1 is a
         rmed. After capture circuit 1 performs a capture, it is disarmed and ca
         pture circuit 0 is re-armed. The process continues indefinitely.If only
          one of the capture circuits is enabled, then captures continue indefin
         itely on the enabled capture circuit.
      0x1 - ONESHOTX_1 :
         One shot mode is selected. If both capture circuits are enabled, then c
         apture circuit 0 is armed first after the ARMX bit is set. Once a captu
         re occurs, capture circuit 0 is disarmed and capture circuit 1 is armed
         . After capture circuit 1 performs a capture, it is disarmed and the AR
         MX bit is cleared. No further captures will be performed until the ARMX
          bit is set again.If only one of the capture circuits is enabled, then 
         a single capture will occur on the enabled capture circuit and the ARMX
          bit is then cleared.
 (rw) (02)  [0;32mEDGX0[0m  - [03:02] -  Edge X 0
      0 - EDGX0_0 :
         Disabled
      0x1 - EDGX0_1 :
         Capture falling edges
      0x2 - EDGX0_2 :
         Capture rising edges
      0x3 - EDGX0_3 :
         Capture any edge
 (rw) (02)  [0;32mEDGX1[0m  - [05:04] -  Edge X 1
      0 - EDGX1_0 :
         Disabled
      0x1 - EDGX1_1 :
         Capture falling edges
      0x2 - EDGX1_2 :
         Capture rising edges
      0x3 - EDGX1_3 :
         Capture any edge
 (rw) (01)  [0;32mINP_SELX[0m  - [06:06] -  Input Select X
      0 - INP_SELX_0 :
         Raw PWM_X input signal selected as source.
      0x1 - INP_SELX_1 :
         Output of edge counter/compare selected as source. Note that when this 
         bitfield is set to 1, the internal edge counter is enabled and the risi
         ng and/or falling edges specified by the CAPTCTRLX[EDGX0] and CAPTCTRLX
         [EDGX1] fields are ignored. The software must still place a value other
          than 00 in either or both of the CAPTCTLRX[EDGX0] and/or CAPTCTRLX[EDG
         X1] fields in order to enable one or both of the capture registers.
 (rw) (01)  [0;32mEDGCNTX_EN[0m  - [07:07] -  Edge Counter X Enable
      0 - EDGCNTX_EN_0 :
         Edge counter disabled and held in reset
      0x1 - EDGCNTX_EN_1 :
         Edge counter enabled
 (rw) (02)  [0;32mCFXWM[0m  - [09:08] -  Capture X FIFOs Water Mark
 (ro) (03)  [0;32mCX0CNT[0m  - [12:10] -  Capture X0 FIFO Word Count
 (ro) (03)  [0;32mCX1CNT[0m  - [15:13] -  Capture X1 FIFO Word Count
</lang>
#### PWM4.SM1CVAL2
<link=p.PWM4.SM1CVAL2>
#### pwm4.sm1cval4cyc
<link=p.PWM4.SM1CVAL4CYC>
#### pwm4.sm1cval5cyc
<link=p.PWM4.SM1CVAL5CYC>
#### pwm4.sm2init
<link=p.PWM4.SM2INIT>
#### p.pwm4.sm2val3
<link=p.PWM4.SM2VAL3>
#### PWM4.SM2VAL3
<link=p.PWM4.SM2VAL3>
#### p.PWM4.SM2FRACVAL5
<lang=dft>
 (rw)  [1;33m0x403e80dc[0m (0x403e8000 + 0x00dc)
Fractional Value Register 5
 (rw) (05)  [0;32mFRACVAL5[0m  - [15:11] -  Fractional Value 5
</lang>
#### pwm4.sm2dtcnt1
<link=p.PWM4.SM2DTCNT1>
#### p.PWM4.SM2CAPTCOMPB
<lang=dft>
 (rw)  [1;33m0x403e80fa[0m (0x403e8000 + 0x00fa)
Capture Compare B Register
 (rw) (08)  [0;32mEDGCMPB[0m  - [07:00] -  Edge Compare B
 (ro) (08)  [0;32mEDGCNTB[0m  - [15:08] -  Edge Counter B
</lang>
#### pwm4.sm2captctrlx
<link=p.PWM4.SM2CAPTCTRLX>
#### p.pwm4.sm2captcompx
<link=p.PWM4.SM2CAPTCOMPX>
#### PWM4.SM2CAPTCOMPX
<link=p.PWM4.SM2CAPTCOMPX>
#### p.pwm4.sm2cval1cyc
<link=p.PWM4.SM2CVAL1CYC>
#### PWM4.SM2CVAL3
<link=p.PWM4.SM2CVAL3>
#### p.PWM4.SM2CVAL5
<lang=dft>
 (ro)  [1;33m0x403e8114[0m (0x403e8000 + 0x0114)
Capture Value 5 Register
 (ro) (16)  [0;32mCAPTVAL5[0m  - [15:00] -  CAPTVAL5
</lang>
#### pwm4.sm2cval5cyc
<link=p.PWM4.SM2CVAL5CYC>
#### PWM4.SM3CTRL
<link=p.PWM4.SM3CTRL>
#### p.pwm4.sm3val2
<link=p.PWM4.SM3VAL2>
#### PWM4.SM3VAL2
<link=p.PWM4.SM3VAL2>
#### p.pwm4.sm3fracval5
<link=p.PWM4.SM3FRACVAL5>
#### p.PWM4.SM3INTEN
<lang=dft>
 (rw)  [1;33m0x403e8146[0m (0x403e8000 + 0x0146)
Interrupt Enable Register
 (rw) (06)  [0;32mCMPIE[0m  - [05:00] -  Compare Interrupt Enables
      0 - CMPIE_0 :
         The corresponding STS[CMPF] bit will not cause an interrupt request.
      0x1 - CMPIE_1 :
         The corresponding STS[CMPF] bit will cause an interrupt request.
 (rw) (01)  [0;32mCX0IE[0m  - [06:06] -  Capture X 0 Interrupt Enable
      0 - CX0IE_0 :
         Interrupt request disabled for STS[CFX0].
      0x1 - CX0IE_1 :
         Interrupt request enabled for STS[CFX0].
 (rw) (01)  [0;32mCX1IE[0m  - [07:07] -  Capture X 1 Interrupt Enable
      0 - CX1IE_0 :
         Interrupt request disabled for STS[CFX1].
      0x1 - CX1IE_1 :
         Interrupt request enabled for STS[CFX1].
 (rw) (01)  [0;32mCB0IE[0m  - [08:08] -  Capture B 0 Interrupt Enable
      0 - CB0IE_0 :
         Interrupt request disabled for STS[CFB0].
      0x1 - CB0IE_1 :
         Interrupt request enabled for STS[CFB0].
 (rw) (01)  [0;32mCB1IE[0m  - [09:09] -  Capture B 1 Interrupt Enable
      0 - CB1IE_0 :
         Interrupt request disabled for STS[CFB1].
      0x1 - CB1IE_1 :
         Interrupt request enabled for STS[CFB1].
 (rw) (01)  [0;32mCA0IE[0m  - [10:10] -  Capture A 0 Interrupt Enable
      0 - CA0IE_0 :
         Interrupt request disabled for STS[CFA0].
      0x1 - CA0IE_1 :
         Interrupt request enabled for STS[CFA0].
 (rw) (01)  [0;32mCA1IE[0m  - [11:11] -  Capture A 1 Interrupt Enable
      0 - CA1IE_0 :
         Interrupt request disabled for STS[CFA1].
      0x1 - CA1IE_1 :
         Interrupt request enabled for STS[CFA1].
 (rw) (01)  [0;32mRIE[0m  - [12:12] -  Reload Interrupt Enable
      0 - RIE_0 :
         STS[RF] CPU interrupt requests disabled
      0x1 - RIE_1 :
         STS[RF] CPU interrupt requests enabled
 (rw) (01)  [0;32mREIE[0m  - [13:13] -  Reload Error Interrupt Enable
      0 - REIE_0 :
         STS[REF] CPU interrupt requests disabled
      0x1 - REIE_1 :
         STS[REF] CPU interrupt requests enabled
</lang>
#### pwm4.sm3dtcnt0
<link=p.PWM4.SM3DTCNT0>
#### pwm4.sm3captcompb
<link=p.PWM4.SM3CAPTCOMPB>
#### p.PWM4.SM3CAPTCOMPX
<lang=dft>
 (rw)  [1;33m0x403e815e[0m (0x403e8000 + 0x015e)
Capture Compare X Register
 (rw) (08)  [0;32mEDGCMPX[0m  - [07:00] -  Edge Compare X
 (ro) (08)  [0;32mEDGCNTX[0m  - [15:08] -  Edge Counter X
</lang>
#### p.pwm4.sm3captcompx
<link=p.PWM4.SM3CAPTCOMPX>
#### p.PWM4.SM3CVAL2
<lang=dft>
 (ro)  [1;33m0x403e8168[0m (0x403e8000 + 0x0168)
Capture Value 2 Register
 (ro) (16)  [0;32mCAPTVAL2[0m  - [15:00] -  CAPTVAL2
</lang>
#### p.pwm4.sm3cval3cyc
<link=p.PWM4.SM3CVAL3CYC>
#### PWM4.SM3CVAL4
<link=p.PWM4.SM3CVAL4>
#### p.pwm4.sm3cval4cyc
<link=p.PWM4.SM3CVAL4CYC>
#### p.bee
<link=p.BEE>
#### BEE.ADDR_OFFSET0
<link=p.BEE.ADDR_OFFSET0>
#### BEE.AES_KEY0_W3
<link=p.BEE.AES_KEY0_W3>
#### p.bee.ctr_nonce0_w1
<link=p.BEE.CTR_NONCE0_W1>
#### p.bee.ctr_nonce1_w2
<link=p.BEE.CTR_NONCE1_W2>
#### p.LPI2C1.PARAM
<lang=dft>
 (ro)  [1;33m0x403f0004[0m (0x403f0000 + 0x0004)
Parameter Register
 (ro) (04)  [0;32mMTXFIFO[0m  - [03:00] -  Master Transmit FIFO Size
 (ro) (04)  [0;32mMRXFIFO[0m  - [11:08] -  Master Receive FIFO Size
</lang>
#### p.lpi2c1.mcr
<link=p.LPI2C1.MCR>
#### lpi2c1.msr
<link=p.LPI2C1.MSR>
#### p.LPI2C1.MDER
<lang=dft>
 (rw)  [1;33m0x403f001c[0m (0x403f0000 + 0x001c)
Master DMA Enable Register
 (rw) (01)  [0;32mTDDE[0m  - [00:00] -  Transmit Data DMA Enable
      0 - TDDE_0 :
         DMA request is disabled
      0x1 - TDDE_1 :
         DMA request is enabled
 (rw) (01)  [0;32mRDDE[0m  - [01:01] -  Receive Data DMA Enable
      0 - RDDE_0 :
         DMA request is disabled
      0x1 - RDDE_1 :
         DMA request is enabled
</lang>
#### p.LPI2C1.MCFGR0
<lang=dft>
 (rw)  [1;33m0x403f0020[0m (0x403f0000 + 0x0020)
Master Configuration Register 0
 (rw) (01)  [0;32mHREN[0m  - [00:00] -  Host Request Enable
      0 - HREN_0 :
         Host request input is disabled
      0x1 - HREN_1 :
         Host request input is enabled
 (rw) (01)  [0;32mHRPOL[0m  - [01:01] -  Host Request Polarity
      0 - HRPOL_0 :
         Active low
      0x1 - HRPOL_1 :
         Active high
 (rw) (01)  [0;32mHRSEL[0m  - [02:02] -  Host Request Select
      0 - HRSEL_0 :
         Host request input is pin HREQ
      0x1 - HRSEL_1 :
         Host request input is input trigger
 (rw) (01)  [0;32mCIRFIFO[0m  - [08:08] -  Circular FIFO Enable
      0 - CIRFIFO_0 :
         Circular FIFO is disabled
      0x1 - CIRFIFO_1 :
         Circular FIFO is enabled
 (rw) (01)  [0;32mRDMO[0m  - [09:09] -  Receive Data Match Only
      0 - RDMO_0 :
         Received data is stored in the receive FIFO
      0x1 - RDMO_1 :
         Received data is discarded unless the the Data Match Flag (MSR[DMF]) is
          set
</lang>
#### p.lpi2c1.mcfgr2
<link=p.LPI2C1.MCFGR2>
#### lpi2c1.mdmr
<link=p.LPI2C1.MDMR>
#### lpi2c1.mfcr
<link=p.LPI2C1.MFCR>
#### p.LPI2C1.SIER
<lang=dft>
 (rw)  [1;33m0x403f0118[0m (0x403f0000 + 0x0118)
Slave Interrupt Enable Register
 (rw) (01)  [0;32mTDIE[0m  - [00:00] -  Transmit Data Interrupt Enable
      0 - TDIE_0 :
         Disabled
      0x1 - TDIE_1 :
         Enabled
 (rw) (01)  [0;32mRDIE[0m  - [01:01] -  Receive Data Interrupt Enable
      0 - RDIE_0 :
         Disabled
      0x1 - RDIE_1 :
         Enabled
 (rw) (01)  [0;32mAVIE[0m  - [02:02] -  Address Valid Interrupt Enable
      0 - AVIE_0 :
         Disabled
      0x1 - AVIE_1 :
         Enabled
 (rw) (01)  [0;32mTAIE[0m  - [03:03] -  Transmit ACK Interrupt Enable
      0 - TAIE_0 :
         Disabled
      0x1 - TAIE_1 :
         Enabled
 (rw) (01)  [0;32mRSIE[0m  - [08:08] -  Repeated Start Interrupt Enable
      0 - RSIE_0 :
         Disabled
      0x1 - RSIE_1 :
         Enabled
 (rw) (01)  [0;32mSDIE[0m  - [09:09] -  STOP Detect Interrupt Enable
      0 - SDIE_0 :
         Disabled
      0x1 - SDIE_1 :
         Enabled
 (rw) (01)  [0;32mBEIE[0m  - [10:10] -  Bit Error Interrupt Enable
      0 - BEIE_0 :
         Disabled
      0x1 - BEIE_1 :
         Enabled
 (rw) (01)  [0;32mFEIE[0m  - [11:11] -  FIFO Error Interrupt Enable
      0 - FEIE_0 :
         Disabled
      0x1 - FEIE_1 :
         Enabled
 (rw) (01)  [0;32mAM0IE[0m  - [12:12] -  Address Match 0 Interrupt Enable
      0 - AM0IE_0 :
         Enabled
      0x1 - AM0IE_1 :
         Disabled
 (rw) (01)  [0;32mAM1F[0m  - [13:13] -  Address Match 1 Interrupt Enable
      0 - AM1F_0 :
         Disabled
      0x1 - AM1F_1 :
         Enabled
 (rw) (01)  [0;32mGCIE[0m  - [14:14] -  General Call Interrupt Enable
      0 - GCIE_0 :
         Disabled
      0x1 - GCIE_1 :
         Enabled
 (rw) (01)  [0;32mSARIE[0m  - [15:15] -  SMBus Alert Response Interrupt Enable
      0 - SARIE_0 :
         Disabled
      0x1 - SARIE_1 :
         Enabled
</lang>
#### p.lpi2c2.mdmr
<link=p.LPI2C2.MDMR>
#### lpi2c2.mdmr
<link=p.LPI2C2.MDMR>
#### p.lpi2c2.ssr
<link=p.LPI2C2.SSR>
#### lpi2c2.sier
<link=p.LPI2C2.SIER>
#### p.LPI2C3.VERID
<lang=dft>
 (ro)  [1;33m0x403f8000[0m (0x403f8000 + 0x0000)
Version ID Register
 (ro) (16)  [0;32mFEATURE[0m  - [15:00] -  Feature Specification Number
      0x2 - FEATURE_2 :
         Master only, with standard feature set
      0x3 - FEATURE_3 :
         Master and slave, with standard feature set
 (ro) (08)  [0;32mMINOR[0m  - [23:16] -  Minor Version Number
 (ro) (08)  [0;32mMAJOR[0m  - [31:24] -  Major Version Number
</lang>
#### LPI2C3.MDER
<link=p.LPI2C3.MDER>
#### p.LPI2C3.SCFGR1
<lang=dft>
 (rw)  [1;33m0x403f8124[0m (0x403f8000 + 0x0124)
Slave Configuration Register 1
 (rw) (01)  [0;32mADRSTALL[0m  - [00:00] -  Address SCL Stall
      0 - ADRSTALL_0 :
         Clock stretching is disabled
      0x1 - ADRSTALL_1 :
         Clock stretching is enabled
 (rw) (01)  [0;32mRXSTALL[0m  - [01:01] -  RX SCL Stall
      0 - RXSTALL_0 :
         Clock stretching is disabled
      0x1 - RXSTALL_1 :
         Clock stretching is enabled
 (rw) (01)  [0;32mTXDSTALL[0m  - [02:02] -  TX Data SCL Stall
      0 - TXDSTALL_0 :
         Clock stretching is disabled
      0x1 - TXDSTALL_1 :
         Clock stretching is enabled
 (rw) (01)  [0;32mACKSTALL[0m  - [03:03] -  ACK SCL Stall
      0 - ACKSTALL_0 :
         Clock stretching is disabled
      0x1 - ACKSTALL_1 :
         Clock stretching is enabled
 (rw) (01)  [0;32mGCEN[0m  - [08:08] -  General Call Enable
      0 - GCEN_0 :
         General Call address is disabled
      0x1 - GCEN_1 :
         General Call address is enabled
 (rw) (01)  [0;32mSAEN[0m  - [09:09] -  SMBus Alert Enable
      0 - SAEN_0 :
         Disables match on SMBus Alert
      0x1 - SAEN_1 :
         Enables match on SMBus Alert
 (rw) (01)  [0;32mTXCFG[0m  - [10:10] -  Transmit Flag Configuration
      0 - TXCFG_0 :
         Transmit Data Flag will only assert during a slave-transmit transfer wh
         en the Transmit Data register is empty
      0x1 - TXCFG_1 :
         Transmit Data Flag will assert whenever the Transmit Data register is e
         mpty
 (rw) (01)  [0;32mRXCFG[0m  - [11:11] -  Receive Data Configuration
      0 - RXCFG_0 :
         Reading the Receive Data register will return received data and clear t
         he Receive Data flag (MSR[RDF]).
      0x1 - RXCFG_1 :
         Reading the Receive Data register when the Address Valid flag (SSR[AVF]
         )is set, will return the Address Status register and clear the Address 
         Valid flag. Reading the Receive Data register when the Address Valid fl
         ag is clear, will return received data and clear the Receive Data flag 
         (MSR[RDF]).
 (rw) (01)  [0;32mIGNACK[0m  - [12:12] -  Ignore NACK
      0 - IGNACK_0 :
         Slave will end transfer when NACK is detected
      0x1 - IGNACK_1 :
         Slave will not end transfer when NACK detected
 (rw) (01)  [0;32mHSMEN[0m  - [13:13] -  High Speed Mode Enable
      0 - HSMEN_0 :
         Disables detection of HS-mode master code
      0x1 - HSMEN_1 :
         Enables detection of HS-mode master code
 (rw) (03)  [0;32mADDRCFG[0m  - [18:16] -  Address Configuration
      0 - ADDRCFG_0 :
         Address match 0 (7-bit)
      0x1 - ADDRCFG_1 :
         Address match 0 (10-bit)
      0x2 - ADDRCFG_2 :
         Address match 0 (7-bit) or Address match 1 (7-bit)
      0x3 - ADDRCFG_3 :
         Address match 0 (10-bit) or Address match 1 (10-bit)
      0x4 - ADDRCFG_4 :
         Address match 0 (7-bit) or Address match 1 (10-bit)
      0x5 - ADDRCFG_5 :
         Address match 0 (10-bit) or Address match 1 (7-bit)
      0x6 - ADDRCFG_6 :
         From Address match 0 (7-bit) to Address match 1 (7-bit)
      0x7 - ADDRCFG_7 :
         From Address match 0 (10-bit) to Address match 1 (10-bit)
</lang>
#### p.LPI2C3.STAR
<lang=dft>
 (rw)  [1;33m0x403f8154[0m (0x403f8000 + 0x0154)
Slave Transmit ACK Register
 (rw) (01)  [0;32mTXNACK[0m  - [00:00] -  Transmit NACK
      0 - TXNACK_0 :
         Write a Transmit ACK for each received word
      0x1 - TXNACK_1 :
         Write a Transmit NACK for each received word
</lang>
#### p.LPI2C4.PARAM
<lang=dft>
 (ro)  [1;33m0x403fc004[0m (0x403fc000 + 0x0004)
Parameter Register
 (ro) (04)  [0;32mMTXFIFO[0m  - [03:00] -  Master Transmit FIFO Size
 (ro) (04)  [0;32mMRXFIFO[0m  - [11:08] -  Master Receive FIFO Size
</lang>
#### LPI2C4.MFSR
<link=p.LPI2C4.MFSR>
#### LPI2C4.MRDR
<link=p.LPI2C4.MRDR>
#### lpi2c4.ssr
<link=p.LPI2C4.SSR>
#### systemcontrol.aircr
<link=p.SYSTEMCONTROL.AIRCR>
#### p.SYSTEMCONTROL.SCR
<lang=dft>
 (rw)  [1;33m0xe000ed10[0m (0xe000e000 + 0x0d10)
System Control Register
 (rw) (01)  [0;32mSLEEPONEXIT[0m  - [01:01] -  Indicates sleep-on-exit when returning from Handler mode to Thread mode
      0 - SLEEPONEXIT_0 :
         o not sleep when returning to Thread mode
      0x1 - SLEEPONEXIT_1 :
         enter sleep, or deep sleep, on return from an ISR
 (rw) (01)  [0;32mSLEEPDEEP[0m  - [02:02] -  Controls whether the processor uses sleep or deep sleep as its low power mode
      0 - SLEEPDEEP_0 :
         sleep
      0x1 - SLEEPDEEP_1 :
         deep sleep
 (rw) (01)  [0;32mSEVONPEND[0m  - [04:04] -  Send Event on Pending bit
      0 - SEVONPEND_0 :
         only enabled interrupts or events can wakeup the processor, disabled in
         terrupts are excluded
      0x1 - SEVONPEND_1 :
         enabled events and all interrupts, including disabled interrupts, can w
         akeup the processor
</lang>
#### p.systemcontrol.shcsr
<link=p.SYSTEMCONTROL.SHCSR>
#### SystemControl.ID_PFR1
<link=p.SYSTEMCONTROL.ID_PFR1>
#### p.SYSTEMCONTROL.ID_MMFR2
<lang=dft>
 (ro)  [1;33m0xe000ed58[0m (0xe000e000 + 0x0d58)
Memory Model Feature Register 2
 (ro) (04)  [0;32mWFI_STALL[0m  - [27:24] -  Indicates the support for Wait For Interrupt (WFI) stalling
      0 - WFI_STALL_0 :
         Not supported
      0x1 - WFI_STALL_1 :
         Support for WFI stalling
</lang>
#### p.SYSTEMCONTROL.CCSIDR
<lang=dft>
 (ro)  [1;33m0xe000ed80[0m (0xe000e000 + 0x0d80)
Cache Size ID Register
 (ro) (03)  [0;32mLINESIZE[0m  - [02:00] -  (Log2(Number of words in cache line)) - 2.
      0 - LINESIZE_0 :
         The line length of 4 words.
      0x1 - LINESIZE_1 :
         The line length of 8 words.
      0x2 - LINESIZE_2 :
         The line length of 16 words.
      0x3 - LINESIZE_3 :
         The line length of 32 words.
      0x4 - LINESIZE_4 :
         The line length of 64 words.
      0x5 - LINESIZE_5 :
         The line length of 128 words.
      0x6 - LINESIZE_6 :
         The line length of 256 words.
      0x7 - LINESIZE_7 :
         The line length of 512 words.
 (ro) (10)  [0;32mASSOCIATIVITY[0m  - [12:03] -  (Associativity of cache) - 1, therefore a value of 0 indicates an associativity
  of 1. The associativity does not have to be a power of 2.
 (ro) (15)  [0;32mNUMSETS[0m  - [27:13] -  (Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the ca
 che. The number of sets does not have to be a power of 2.
 (ro) (01)  [0;32mWA[0m  - [28:28] -  Indicates whether the cache level supports write-allocation
      0 - WA_0 :
         Feature not supported
      0x1 - WA_1 :
         Feature supported
 (ro) (01)  [0;32mRA[0m  - [29:29] -  Indicates whether the cache level supports read-allocation
      0 - RA_0 :
         Feature not supported
      0x1 - RA_1 :
         Feature supported
 (ro) (01)  [0;32mWB[0m  - [30:30] -  Indicates whether the cache level supports write-back
      0 - WB_0 :
         Feature not supported
      0x1 - WB_1 :
         Feature supported
 (ro) (01)  [0;32mWT[0m  - [31:31] -  Indicates whether the cache level supports write-through
      0 - WT_0 :
         Feature not supported
      0x1 - WT_1 :
         Feature supported
</lang>
#### p.systemcontrol.stir
<link=p.SYSTEMCONTROL.STIR>
#### systemcontrol.dcisw
<link=p.SYSTEMCONTROL.DCISW>
#### p.SYSTEMCONTROL.DCCSW
<lang=dft>
 (wo)  [1;33m0xe000ef6c[0m (0xe000e000 + 0x0f6c)
Data cache clean by set/way
 (wo) (32)  [0;32mDCCSW[0m  - [31:00] -  D-cache clean by set-way
</lang>
#### p.systemcontrol.cm7_itcmcr
<link=p.SYSTEMCONTROL.CM7_ITCMCR>
#### p.SYSTEMCONTROL.CM7_CACR
<lang=dft>
 (rw)  [1;33m0xe000ef9c[0m (0xe000e000 + 0x0f9c)
L1 Cache Control Register
 (rw) (01)  [0;32mSIWT[0m  - [00:00] -  Shared cacheable-is-WT for data cache. Enables limited cache coherency usage.
      0 - SIWT_0 :
         Normal Cacheable Shared locations are treated as being Non-cacheable. D
         efault mode of operation for Shared memory.
      0x1 - SIWT_1 :
         Normal Cacheable shared locations are treated as Write-Through.
 (rw) (01)  [0;32mECCDIS[0m  - [01:01] -  Enables ECC in the instruction and data cache.
      0 - ECCDIS_0 :
         Enables ECC in the instruction and data cache.
      0x1 - ECCDIS_1 :
         Disables ECC in the instruction and data cache.
 (rw) (01)  [0;32mFORCEWT[0m  - [02:02] -  Enables Force Write-Through in the data cache.
      0 - FORCEWT_0 :
         Disables Force Write-Through.
      0x1 - FORCEWT_1 :
         Enables Force Write-Through. All Cacheable memory regions are treated a
         s Write-Through.
</lang>
#### systemcontrol.cm7_ahbscr
<link=p.SYSTEMCONTROL.CM7_AHBSCR>
#### systemcontrol.cm7_abfsr
<link=p.SYSTEMCONTROL.CM7_ABFSR>
#### nvic.nvicicer0
<link=p.NVIC.NVICICER0>
#### p.NVIC.NVICICER2
<lang=dft>
 (rw)  [1;33m0xe000e188[0m (0xe000e100 + 0x0088)
Interrupt Clear Enable Register n
 (rw) (32)  [0;32mCLRENA[0m  - [31:00] -  Interrupt clear-enable bits
</lang>
#### p.NVIC.NVICISPR1
<lang=dft>
 (rw)  [1;33m0xe000e204[0m (0xe000e100 + 0x0104)
Interrupt Set Pending Register n
 (rw) (32)  [0;32mSETPEND[0m  - [31:00] -  Interrupt set-pending bits
</lang>
#### p.nvic.nvicispr4
<link=p.NVIC.NVICISPR4>
#### NVIC.NVICIP1
<link=p.NVIC.NVICIP1>
#### p.nvic.nvicip5
<link=p.NVIC.NVICIP5>
#### nvic.nvicip7
<link=p.NVIC.NVICIP7>
#### p.NVIC.NVICIP8
<lang=dft>
 (rw)  [1;33m0xe000e408[0m (0xe000e100 + 0x0308)
Interrupt Priority Register 8
 (rw) (04)  [0;32mPRI8[0m  - [07:04] -  Priority of the INT_DMA8_DMA24 interrupt 8
</lang>
#### NVIC.NVICIP10
<link=p.NVIC.NVICIP10>
#### p.nvic.nvicip12
<link=p.NVIC.NVICIP12>
#### nvic.nvicip12
<link=p.NVIC.NVICIP12>
#### NVIC.NVICIP21
<link=p.NVIC.NVICIP21>
#### p.NVIC.NVICIP27
<lang=dft>
 (rw)  [1;33m0xe000e41b[0m (0xe000e100 + 0x031b)
Interrupt Priority Register 27
 (rw) (04)  [0;32mPRI27[0m  - [07:04] -  Priority of the INT_LPUART8 interrupt 27
</lang>
#### p.NVIC.NVICIP38
<lang=dft>
 (rw)  [1;33m0xe000e426[0m (0xe000e100 + 0x0326)
Interrupt Priority Register 38
 (rw) (04)  [0;32mPRI38[0m  - [07:04] -  Priority of the INT_FLEXRAM interrupt 38
</lang>
#### p.nvic.nvicip41
<link=p.NVIC.NVICIP41>
#### p.NVIC.NVICIP46
<lang=dft>
 (rw)  [1;33m0xe000e42e[0m (0xe000e100 + 0x032e)
Interrupt Priority Register 46
 (rw) (04)  [0;32mPRI46[0m  - [07:04] -  Priority of the INT_SNVS_HP_WRAPPER interrupt 46
</lang>
#### p.NVIC.NVICIP55
<lang=dft>
 (rw)  [1;33m0xe000e437[0m (0xe000e100 + 0x0337)
Interrupt Priority Register 55
 (rw) (04)  [0;32mPRI55[0m  - [07:04] -  Priority of the INT_BEE interrupt 55
</lang>
#### nvic.nvicip63
<link=p.NVIC.NVICIP63>
#### p.nvic.nvicip67
<link=p.NVIC.NVICIP67>
#### p.nvic.nvicip70
<link=p.NVIC.NVICIP70>
#### nvic.nvicip70
<link=p.NVIC.NVICIP70>
#### NVIC.NVICIP72
<link=p.NVIC.NVICIP72>
#### p.NVIC.NVICIP82
<lang=dft>
 (rw)  [1;33m0xe000e452[0m (0xe000e100 + 0x0352)
Interrupt Priority Register 82
 (rw) (04)  [0;32mPRI82[0m  - [07:04] -  Priority of the INT_GPIO2_Combined_0_15 interrupt 82
</lang>
#### p.nvic.nvicip85
<link=p.NVIC.NVICIP85>
#### nvic.nvicip88
<link=p.NVIC.NVICIP88>
#### p.NVIC.NVICIP91
<lang=dft>
 (rw)  [1;33m0xe000e45b[0m (0xe000e100 + 0x035b)
Interrupt Priority Register 91
 (rw) (04)  [0;32mPRI91[0m  - [07:04] -  Priority of the INT_FLEXIO2 interrupt 91
</lang>
#### NVIC.NVICIP99
<link=p.NVIC.NVICIP99>
#### nvic.nvicip100
<link=p.NVIC.NVICIP100>
#### NVIC.NVICIP102
<link=p.NVIC.NVICIP102>
#### p.nvic.nvicip106
<link=p.NVIC.NVICIP106>
#### p.nvic.nvicip111
<link=p.NVIC.NVICIP111>
#### NVIC.NVICIP111
<link=p.NVIC.NVICIP111>
#### p.NVIC.NVICIP114
<lang=dft>
 (rw)  [1;33m0xe000e472[0m (0xe000e100 + 0x0372)
Interrupt Priority Register 114
 (rw) (04)  [0;32mPRI114[0m  - [07:04] -  Priority of the INT_ENET interrupt 114
</lang>
#### nvic.nvicip117
<link=p.NVIC.NVICIP117>
#### p.nvic.nvicip120
<link=p.NVIC.NVICIP120>
#### p.NVIC.NVICIP125
<lang=dft>
 (rw)  [1;33m0xe000e47d[0m (0xe000e100 + 0x037d)
Interrupt Priority Register 125
 (rw) (04)  [0;32mPRI125[0m  - [07:04] -  Priority of the INT_ACMP3 interrupt 125
</lang>
#### nvic.nvicip131
<link=p.NVIC.NVICIP131>
#### p.NVIC.NVICIP132
<lang=dft>
 (rw)  [1;33m0xe000e484[0m (0xe000e100 + 0x0384)
Interrupt Priority Register 132
 (rw) (04)  [0;32mPRI132[0m  - [07:04] -  Priority of the INT_ENC4 interrupt 132
</lang>
#### p.NVIC.NVICIP146
<lang=dft>
 (rw)  [1;33m0xe000e492[0m (0xe000e100 + 0x0392)
Interrupt Priority Register 146
 (rw) (04)  [0;32mPRI146[0m  - [07:04] -  Priority of the INT_PWM3_FAULT interrupt 146
</lang>
#### mpr
<link=MPR>
#### OPACR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.AIPSTZ1.OPACR
   p.AIPSTZ2.OPACR
   p.AIPSTZ3.OPACR
   p.AIPSTZ4.OPACR
#### opacr1
<link=OPACR1>
#### OPACR4
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.AIPSTZ1.OPACR4
   p.AIPSTZ2.OPACR4
   p.AIPSTZ3.OPACR4
   p.AIPSTZ4.OPACR4
#### REG2
<link=p.DCDC.REG2>
#### TFLG1
<link=p.PIT.TFLG1>
#### tflg1
<link=TFLG1>
#### tctrl2
<link=TCTRL2>
#### LDVAL3
<link=p.PIT.LDVAL3>
#### CVAL3
<link=p.PIT.CVAL3>
#### MUXCR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CMP1.MUXCR
   p.CMP2.MUXCR
   p.CMP3.MUXCR
   p.CMP4.MUXCR
#### gpr2
<link=GPR2>
#### SW_PAD_CTL_PAD_ONOFF
<link=p.IOMUXC_SNVS.SW_PAD_CTL_PAD_ONOFF>
#### sw_pad_ctl_pad_wakeup
<link=SW_PAD_CTL_PAD_WAKEUP>
#### GPR9
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.IOMUXC_GPR.GPR9
   p.SRC.GPR9
#### gpr13
<link=GPR13>
#### GPR19
<link=p.IOMUXC_GPR.GPR19>
#### gpr22
<link=GPR22>
#### int_stat_en
<link=INT_STAT_EN>
#### HC5
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ADC1.HC5
   p.ADC2.HC5
#### hs
<link=HS>
#### R2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ADC1.R2
   p.ADC2.R2
#### r4
<link=R4>
#### CFG
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ADC1.CFG
   p.ADC2.CFG
#### pkrmax
<link=PKRMAX>
#### SCML
<link=p.TRNG.SCML>
#### scml
<link=SCML>
#### SCR2L
<link=p.TRNG.SCR2L>
#### SCR3C
<link=p.TRNG.SCR3C>
#### scr3l
<link=SCR3L>
#### scr6pl
<link=SCR6PL>
#### ent[3]
<link=ENT[3]>
#### ENT[5]
<link=p.TRNG.ENT[5]>
#### ent[15]
<link=ENT[15]>
#### PKRCNT10
<link=p.TRNG.PKRCNT10>
#### pkrcnt32
<link=PKRCNT32>
#### HPSVSR
<link=p.SNVS.HPSVSR>
#### LPPGDR
<link=p.SNVS.LPPGDR>
#### LPZMKR[1]
<link=p.SNVS.LPZMKR[1]>
#### LPGPR[5]
<link=p.SNVS.LPGPR[5]>
#### pll_arm_set
<link=PLL_ARM_SET>
#### pll_sys_set
<link=PLL_SYS_SET>
#### pll_audio
<link=PLL_AUDIO>
#### pll_video_denom
<link=PLL_VIDEO_DENOM>
#### pfd_480_tog
<link=PFD_480_TOG>
#### misc1_clr
<link=MISC1_CLR>
#### REG_3P0_CLR
<link=p.PMU.REG_3P0_CLR>
#### REG_2P5_SET
<link=p.PMU.REG_2P5_SET>
#### TEMPSENSE0
<link=p.TEMPMON.TEMPSENSE0>
#### tempsense0_clr
<link=TEMPSENSE0_CLR>
#### tempsense1
<link=TEMPSENSE1>
#### usb1_chrg_detect_clr
<link=USB1_CHRG_DETECT_CLR>
#### usb1_chrg_detect_stat
<link=USB1_CHRG_DETECT_STAT>
#### usb1_misc_tog
<link=USB1_MISC_TOG>
#### lowpwr_ctrl_set
<link=LOWPWR_CTRL_SET>
#### OSC_CONFIG0_TOG
<link=p.XTALOSC24M.OSC_CONFIG0_TOG>
#### PWD
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USBPHY1.PWD
   p.USBPHY2.PWD
#### pwd_tog
<link=PWD_TOG>
#### DEBUG1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USBPHY1.DEBUG1
   p.USBPHY2.DEBUG1
#### CSL0
<link=p.CSU.CSL0>
#### csl6
<link=CSL6>
#### CSL13
<link=p.CSU.CSL13>
#### csl19
<link=CSL19>
#### csl20
<link=CSL20>
#### CSL26
<link=p.CSU.CSL26>
#### BASIC_SETTING
<link=p.TSC.BASIC_SETTING>
#### ssrt
<link=SSRT>
#### CINT
<link=p.DMA0.CINT>
#### HRS
<link=p.DMA0.HRS>
#### DCHPRI13
<link=p.DMA0.DCHPRI13>
#### dchpri13
<link=DCHPRI13>
#### DCHPRI26
<link=p.DMA0.DCHPRI26>
#### dchpri26
<link=DCHPRI26>
#### TCD0_NBYTES_MLOFFNO
<link=p.DMA0.TCD0_NBYTES_MLOFFNO>
#### tcd0_citer_elinkno
<link=TCD0_CITER_ELINKNO>
#### tcd1_dlastsga
<link=TCD1_DLASTSGA>
#### TCD2_CITER_ELINKYES
<link=p.DMA0.TCD2_CITER_ELINKYES>
#### tcd3_dlastsga
<link=TCD3_DLASTSGA>
#### tcd5_citer_elinkyes
<link=TCD5_CITER_ELINKYES>
#### TCD5_CSR
<link=p.DMA0.TCD5_CSR>
#### TCD6_SADDR
<link=p.DMA0.TCD6_SADDR>
#### tcd6_saddr
<link=TCD6_SADDR>
#### TCD6_SLAST
<link=p.DMA0.TCD6_SLAST>
#### tcd6_slast
<link=TCD6_SLAST>
#### tcd6_doff
<link=TCD6_DOFF>
#### TCD6_CSR
<link=p.DMA0.TCD6_CSR>
#### TCD6_BITER_ELINKNO
<link=p.DMA0.TCD6_BITER_ELINKNO>
#### tcd6_biter_elinkyes
<link=TCD6_BITER_ELINKYES>
#### TCD7_SOFF
<link=p.DMA0.TCD7_SOFF>
#### tcd7_nbytes_mloffyes
<link=TCD7_NBYTES_MLOFFYES>
#### tcd7_doff
<link=TCD7_DOFF>
#### tcd8_daddr
<link=TCD8_DADDR>
#### tcd9_biter_elinkno
<link=TCD9_BITER_ELINKNO>
#### TCD11_CSR
<link=p.DMA0.TCD11_CSR>
#### tcd11_csr
<link=TCD11_CSR>
#### tcd12_attr
<link=TCD12_ATTR>
#### tcd12_nbytes_mlno
<link=TCD12_NBYTES_MLNO>
#### TCD12_DOFF
<link=p.DMA0.TCD12_DOFF>
#### tcd13_citer_elinkno
<link=TCD13_CITER_ELINKNO>
#### tcd13_biter_elinkno
<link=TCD13_BITER_ELINKNO>
#### tcd14_nbytes_mlno
<link=TCD14_NBYTES_MLNO>
#### TCD14_SLAST
<link=p.DMA0.TCD14_SLAST>
#### tcd14_biter_elinkyes
<link=TCD14_BITER_ELINKYES>
#### TCD15_SLAST
<link=p.DMA0.TCD15_SLAST>
#### TCD15_CITER_ELINKNO
<link=p.DMA0.TCD15_CITER_ELINKNO>
#### tcd15_biter_elinkyes
<link=TCD15_BITER_ELINKYES>
#### tcd16_doff
<link=TCD16_DOFF>
#### tcd17_nbytes_mloffyes
<link=TCD17_NBYTES_MLOFFYES>
#### tcd18_daddr
<link=TCD18_DADDR>
#### TCD18_CITER_ELINKYES
<link=p.DMA0.TCD18_CITER_ELINKYES>
#### TCD19_SOFF
<link=p.DMA0.TCD19_SOFF>
#### TCD19_NBYTES_MLOFFNO
<link=p.DMA0.TCD19_NBYTES_MLOFFNO>
#### TCD20_NBYTES_MLNO
<link=p.DMA0.TCD20_NBYTES_MLNO>
#### TCD20_NBYTES_MLOFFYES
<link=p.DMA0.TCD20_NBYTES_MLOFFYES>
#### TCD20_DADDR
<link=p.DMA0.TCD20_DADDR>
#### TCD20_DOFF
<link=p.DMA0.TCD20_DOFF>
#### TCD21_SLAST
<link=p.DMA0.TCD21_SLAST>
#### TCD21_CITER_ELINKYES
<link=p.DMA0.TCD21_CITER_ELINKYES>
#### TCD22_NBYTES_MLNO
<link=p.DMA0.TCD22_NBYTES_MLNO>
#### tcd22_biter_elinkyes
<link=TCD22_BITER_ELINKYES>
#### TCD23_SADDR
<link=p.DMA0.TCD23_SADDR>
#### TCD23_NBYTES_MLOFFNO
<link=p.DMA0.TCD23_NBYTES_MLOFFNO>
#### tcd23_citer_elinkno
<link=TCD23_CITER_ELINKNO>
#### tcd26_nbytes_mloffyes
<link=TCD26_NBYTES_MLOFFYES>
#### tcd27_attr
<link=TCD27_ATTR>
#### tcd27_biter_elinkyes
<link=TCD27_BITER_ELINKYES>
#### tcd28_saddr
<link=TCD28_SADDR>
#### TCD28_NBYTES_MLOFFNO
<link=p.DMA0.TCD28_NBYTES_MLOFFNO>
#### TCD28_SLAST
<link=p.DMA0.TCD28_SLAST>
#### TCD29_DOFF
<link=p.DMA0.TCD29_DOFF>
#### tcd29_dlastsga
<link=TCD29_DLASTSGA>
#### tcd29_biter_elinkyes
<link=TCD29_BITER_ELINKYES>
#### tcd30_soff
<link=TCD30_SOFF>
#### tcd31_biter_elinkyes
<link=TCD31_BITER_ELINKYES>
#### CHCFG[1]
<link=p.DMAMUX.CHCFG[1]>
#### CHCFG[15]
<link=p.DMAMUX.CHCFG[15]>
#### MEGA_PDNSCR
<link=p.PGC.MEGA_PDNSCR>
#### CPU_PDNSCR
<link=p.PGC.CPU_PDNSCR>
#### cpu_pdnscr
<link=CPU_PDNSCR>
#### ccr
<link=CCR>
#### ccosr
<link=CCOSR>
#### CCGR0
<link=p.CCM.CCGR0>
#### ccgr0
<link=CCGR0>
#### ROMPATCH3D
<link=p.ROMC.ROMPATCH3D>
#### rompatch0d
<link=ROMPATCH0D>
#### rompatch7a
<link=ROMPATCH7A>
#### ROMPATCH8A
<link=p.ROMC.ROMPATCH8A>
#### rompatch12a
<link=ROMPATCH12A>
#### VERID
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.LPUART1.VERID
   p.LPUART2.VERID
   p.LPUART3.VERID
   p.LPUART4.VERID
   p.LPUART5.VERID
   p.LPUART6.VERID
   p.LPUART7.VERID
   p.LPUART8.VERID
   p.FLEXIO1.VERID
   p.FLEXIO2.VERID
   p.FLEXIO3.VERID
   p.SAI1.VERID
   p.SAI2.VERID
   p.SAI3.VERID
   p.LPSPI1.VERID
   p.LPSPI2.VERID
   p.LPSPI3.VERID
   p.LPSPI4.VERID
   p.LPI2C1.VERID
   p.LPI2C2.VERID
   p.LPI2C3.VERID
   p.LPI2C4.VERID
#### modir
<link=MODIR>
#### shiftstat
<link=SHIFTSTAT>
#### SHIFTEIEN
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTEIEN
   p.FLEXIO2.SHIFTEIEN
   p.FLEXIO3.SHIFTEIEN
#### shiftctl[1]
<link=SHIFTCTL[1]>
#### shiftbufbis[1]
<link=SHIFTBUFBIS[1]>
#### SHIFTBUFBBS[2]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXIO1.SHIFTBUFBBS[2]
   p.FLEXIO2.SHIFTBUFBBS[2]
   p.FLEXIO3.SHIFTBUFBBS[2]
#### timcmp[2]
<link=TIMCMP[2]>
#### rxmgmask
<link=RXMGMASK>
#### rx15mask
<link=RX15MASK>
#### imask2
<link=IMASK2>
#### esr2
<link=ESR2>
#### RXFIR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXFIR
   p.CAN2.RXFIR
   p.CAN3.RXFIR
#### rximr1
<link=RXIMR1>
#### rximr10
<link=RXIMR10>
#### RXIMR18
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXIMR18
   p.CAN2.RXIMR18
#### RXIMR29
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXIMR29
   p.CAN2.RXIMR29
#### rximr36
<link=RXIMR36>
#### rximr48
<link=RXIMR48>
#### RXIMR54
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.CAN1.RXIMR54
   p.CAN2.RXIMR54
#### MB0_16B_CS
<link=p.CAN3.MB0_16B_CS>
#### mb0_8b_word0
<link=MB0_8B_WORD0>
#### CS1
<link=p.CAN3.CS1>
#### MB0_64B_WORD2
<link=p.CAN3.MB0_64B_WORD2>
#### mb0_64b_word4
<link=MB0_64B_WORD4>
#### mb0_32b_word5
<link=MB0_32B_WORD5>
#### MB2_8B_ID
<link=p.CAN3.MB2_8B_ID>
#### MB1_32B_ID
<link=p.CAN3.MB1_32B_ID>
#### word12
<link=WORD12>
#### MB0_64B_WORD11
<link=p.CAN3.MB0_64B_WORD11>
#### mb2_16b_id
<link=MB2_16B_ID>
#### cs5
<link=CS5>
#### mb2_32b_id
<link=MB2_32B_ID>
#### MB1_64B_WORD2
<link=p.CAN3.MB1_64B_WORD2>
#### mb3_16b_word2
<link=MB3_16B_WORD2>
#### word05
<link=WORD05>
#### MB2_32B_WORD1
<link=p.CAN3.MB2_32B_WORD1>
#### MB6_8B_CS
<link=p.CAN3.MB6_8B_CS>
#### mb1_64b_word5
<link=MB1_64B_WORD5>
#### WORD16
<link=p.CAN3.WORD16>
#### mb3_32b_cs
<link=MB3_32B_CS>
#### mb7_8b_word0
<link=MB7_8B_WORD0>
#### MB1_64B_WORD11
<link=p.CAN3.MB1_64B_WORD11>
#### mb3_32b_word3
<link=MB3_32B_WORD3>
#### MB5_16B_WORD3
<link=p.CAN3.MB5_16B_WORD3>
#### MB6_16B_CS
<link=p.CAN3.MB6_16B_CS>
#### id9
<link=ID9>
#### MB2_64B_ID
<link=p.CAN3.MB2_64B_ID>
#### CS10
<link=p.CAN3.CS10>
#### mb4_32b_word1
<link=MB4_32B_WORD1>
#### mb11_8b_id
<link=MB11_8B_ID>
#### MB7_16B_WORD1
<link=p.CAN3.MB7_16B_WORD1>
#### MB2_64B_WORD9
<link=p.CAN3.MB2_64B_WORD9>
#### WORD111
<link=p.CAN3.WORD111>
#### ID12
<link=p.CAN3.ID12>
#### MB8_16B_WORD2
<link=p.CAN3.MB8_16B_WORD2>
#### MB13_8B_WORD1
<link=p.CAN3.MB13_8B_WORD1>
#### mb10_16b_word0
<link=MB10_16B_WORD0>
#### word115
<link=WORD115>
#### id16
<link=ID16>
#### MB3_64B_WORD9
<link=p.CAN3.MB3_64B_WORD9>
#### MB16_8B_WORD1
<link=p.CAN3.MB16_8B_WORD1>
#### MB6_32B_WORD5
<link=p.CAN3.MB6_32B_WORD5>
#### mb3_64b_word12
<link=MB3_64B_WORD12>
#### MB3_64B_WORD14
<link=p.CAN3.MB3_64B_WORD14>
#### WORD018
<link=p.CAN3.WORD018>
#### mb4_64b_word1
<link=MB4_64B_WORD1>
#### MB12_16B_WORD2
<link=p.CAN3.MB12_16B_WORD2>
#### mb12_16b_word3
<link=MB12_16B_WORD3>
#### mb7_32b_word7
<link=MB7_32B_WORD7>
#### MB8_32B_CS
<link=p.CAN3.MB8_32B_CS>
#### MB4_64B_WORD7
<link=p.CAN3.MB4_64B_WORD7>
#### WORD120
<link=p.CAN3.WORD120>
#### word021
<link=WORD021>
#### mb4_64b_word14
<link=MB4_64B_WORD14>
#### mb5_64b_word0
<link=MB5_64B_WORD0>
#### MB9_32B_WORD0
<link=p.CAN3.MB9_32B_WORD0>
#### mb9_32b_word6
<link=MB9_32B_WORD6>
#### word124
<link=WORD124>
#### MB5_64B_WORD9
<link=p.CAN3.MB5_64B_WORD9>
#### cs26
<link=CS26>
#### mb27_8b_word0
<link=MB27_8B_WORD0>
#### CS29
<link=p.CAN3.CS29>
#### mb11_32b_word6
<link=MB11_32B_WORD6>
#### mb6_64b_word12
<link=MB6_64B_WORD12>
#### mb30_8b_word1
<link=MB30_8B_WORD1>
#### MB6_64B_WORD14
<link=p.CAN3.MB6_64B_WORD14>
#### MB12_32B_WORD3
<link=p.CAN3.MB12_32B_WORD3>
#### MB20_16B_WORD3
<link=p.CAN3.MB20_16B_WORD3>
#### MB21_16B_CS
<link=p.CAN3.MB21_16B_CS>
#### mb21_16b_id
<link=MB21_16B_ID>
#### mb7_64b_id
<link=MB7_64B_ID>
#### mb13_32b_cs
<link=MB13_32B_CS>
#### mb13_32b_id
<link=MB13_32B_ID>
#### MB21_16B_WORD3
<link=p.CAN3.MB21_16B_WORD3>
#### MB33_8B_WORD0
<link=p.CAN3.MB33_8B_WORD0>
#### word133
<link=WORD133>
#### ID34
<link=p.CAN3.ID34>
#### mb13_32b_word5
<link=MB13_32B_WORD5>
#### MB23_16B_WORD0
<link=p.CAN3.MB23_16B_WORD0>
#### mb35_8b_id
<link=MB35_8B_ID>
#### mb35_8b_word1
<link=MB35_8B_WORD1>
#### mb8_64b_cs
<link=MB8_64B_CS>
#### mb24_16b_word0
<link=MB24_16B_WORD0>
#### mb8_64b_word3
<link=MB8_64B_WORD3>
#### WORD037
<link=p.CAN3.WORD037>
#### mb15_32b_word2
<link=MB15_32B_WORD2>
#### MB8_64B_WORD8
<link=p.CAN3.MB8_64B_WORD8>
#### id39
<link=ID39>
#### mb8_64b_word12
<link=MB8_64B_WORD12>
#### mb39_8b_word1
<link=MB39_8B_WORD1>
#### MB16_32B_CS
<link=p.CAN3.MB16_32B_CS>
#### mb26_16b_word2
<link=MB26_16B_WORD2>
#### mb40_8b_cs
<link=MB40_8B_CS>
#### mb9_64b_word2
<link=MB9_64B_WORD2>
#### MB16_32B_WORD7
<link=p.CAN3.MB16_32B_WORD7>
#### mb28_16b_id
<link=MB28_16B_ID>
#### mb42_8b_word1
<link=MB42_8B_WORD1>
#### CS43
<link=p.CAN3.CS43>
#### MB9_64B_WORD8
<link=p.CAN3.MB9_64B_WORD8>
#### mb17_32b_word1
<link=MB17_32B_WORD1>
#### id44
<link=ID44>
#### MB44_8B_ID
<link=p.CAN3.MB44_8B_ID>
#### mb9_64b_word15
<link=MB9_64B_WORD15>
#### mb10_64b_cs
<link=MB10_64B_CS>
#### mb18_32b_cs
<link=MB18_32B_CS>
#### mb30_16b_cs
<link=MB30_16B_CS>
#### MB45_8B_CS
<link=p.CAN3.MB45_8B_CS>
#### MB30_16B_WORD1
<link=p.CAN3.MB30_16B_WORD1>
#### mb46_8b_id
<link=MB46_8B_ID>
#### mb10_64b_word5
<link=MB10_64B_WORD5>
#### cs47
<link=CS47>
#### mb18_32b_word6
<link=MB18_32B_WORD6>
#### MB47_8B_ID
<link=p.CAN3.MB47_8B_ID>
#### mb47_8b_word1
<link=MB47_8B_WORD1>
#### ID48
<link=p.CAN3.ID48>
#### MB19_32B_WORD1
<link=p.CAN3.MB19_32B_WORD1>
#### mb10_64b_word12
<link=MB10_64B_WORD12>
#### MB48_8B_WORD0
<link=p.CAN3.MB48_8B_WORD0>
#### MB32_16B_WORD3
<link=p.CAN3.MB32_16B_WORD3>
#### mb49_8b_id
<link=MB49_8B_ID>
#### mb33_16b_id
<link=MB33_16B_ID>
#### word149
<link=WORD149>
#### cs50
<link=CS50>
#### MB50_8B_ID
<link=p.CAN3.MB50_8B_ID>
#### word050
<link=WORD050>
#### MB20_32B_WORD2
<link=p.CAN3.MB20_32B_WORD2>
#### MB51_8B_CS
<link=p.CAN3.MB51_8B_CS>
#### MB51_8B_ID
<link=p.CAN3.MB51_8B_ID>
#### mb34_16b_word0
<link=MB34_16B_WORD0>
#### mb51_8b_word1
<link=MB51_8B_WORD1>
#### MB34_16B_WORD2
<link=p.CAN3.MB34_16B_WORD2>
#### MB35_16B_ID
<link=p.CAN3.MB35_16B_ID>
#### MB36_16B_CS
<link=p.CAN3.MB36_16B_CS>
#### mb54_8b_cs
<link=MB54_8B_CS>
#### MB36_16B_WORD0
<link=p.CAN3.MB36_16B_WORD0>
#### WORD054
<link=p.CAN3.WORD054>
#### mb36_16b_word1
<link=MB36_16B_WORD1>
#### mb54_8b_word1
<link=MB54_8B_WORD1>
#### mb55_8b_cs
<link=MB55_8B_CS>
#### mb56_8b_id
<link=MB56_8B_ID>
#### MB12_64B_WORD10
<link=p.CAN3.MB12_64B_WORD10>
#### MB13_64B_WORD1
<link=p.CAN3.MB13_64B_WORD1>
#### MB39_16B_WORD1
<link=p.CAN3.MB39_16B_WORD1>
#### mb23_32b_word7
<link=MB23_32B_WORD7>
#### MB59_8B_WORD1
<link=p.CAN3.MB59_8B_WORD1>
#### MB40_16B_WORD1
<link=p.CAN3.MB40_16B_WORD1>
#### mb13_64b_word10
<link=MB13_64B_WORD10>
#### WORD061
<link=p.CAN3.WORD061>
#### MB13_64B_WORD12
<link=p.CAN3.MB13_64B_WORD12>
#### id62
<link=ID62>
#### MB41_16B_WORD1
<link=p.CAN3.MB41_16B_WORD1>
#### MB62_8B_WORD0
<link=p.CAN3.MB62_8B_WORD0>
#### mb62_8b_word0
<link=MB62_8B_WORD0>
#### RXIMR[3]
<link=p.CAN3.RXIMR[3]>
#### rximr[7]
<link=RXIMR[7]>
#### RXIMR[9]
<link=p.CAN3.RXIMR[9]>
#### rximr[13]
<link=RXIMR[13]>
#### rximr[14]
<link=RXIMR[14]>
#### rximr[19]
<link=RXIMR[19]>
#### rximr[28]
<link=RXIMR[28]>
#### rximr[32]
<link=RXIMR[32]>
#### RXIMR[35]
<link=p.CAN3.RXIMR[35]>
#### rximr[44]
<link=RXIMR[44]>
#### RXIMR[58]
<link=p.CAN3.RXIMR[58]>
#### rximr[61]
<link=RXIMR[61]>
#### RXIMR[62]
<link=p.CAN3.RXIMR[62]>
#### HR_TIME_STAMP[2]
<link=p.CAN3.HR_TIME_STAMP[2]>
#### hr_time_stamp[15]
<link=HR_TIME_STAMP[15]>
#### hr_time_stamp[29]
<link=HR_TIME_STAMP[29]>
#### HR_TIME_STAMP[31]
<link=p.CAN3.HR_TIME_STAMP[31]>
#### hr_time_stamp[33]
<link=HR_TIME_STAMP[33]>
#### hr_time_stamp[39]
<link=HR_TIME_STAMP[39]>
#### HR_TIME_STAMP[40]
<link=p.CAN3.HR_TIME_STAMP[40]>
#### ERFFEL[9]
<link=p.CAN3.ERFFEL[9]>
#### ERFFEL[17]
<link=p.CAN3.ERFFEL[17]>
#### ERFFEL[56]
<link=p.CAN3.ERFFEL[56]>
#### erffel[62]
<link=ERFFEL[62]>
#### ERFFEL[67]
<link=p.CAN3.ERFFEL[67]>
#### erffel[67]
<link=ERFFEL[67]>
#### ERFFEL[80]
<link=p.CAN3.ERFFEL[80]>
#### erffel[80]
<link=ERFFEL[80]>
#### ERFFEL[87]
<link=p.CAN3.ERFFEL[87]>
#### erffel[87]
<link=ERFFEL[87]>
#### ERFFEL[94]
<link=p.CAN3.ERFFEL[94]>
#### erffel[94]
<link=ERFFEL[94]>
#### ERFFEL[105]
<link=p.CAN3.ERFFEL[105]>
#### hold2
<link=HOLD2>
#### sctrl1
<link=SCTRL1>
#### CMPLD12
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.CMPLD12
   p.TMR2.CMPLD12
   p.TMR3.CMPLD12
   p.TMR4.CMPLD12
#### CSCTRL1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.CSCTRL1
   p.TMR2.CSCTRL1
   p.TMR3.CSCTRL1
   p.TMR4.CSCTRL1
#### FILT1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.TMR1.FILT1
   p.TMR2.FILT1
   p.TMR3.FILT1
   p.TMR4.FILT1
#### scs
<link=SCS>
#### MEM1
<link=p.OCOTP.MEM1>
#### mac0
<link=MAC0>
#### GP31
<link=p.OCOTP.GP31>
#### SW_MUX_CTL_PAD_GPIO_EMC_39
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_39>
#### sw_mux_ctl_pad_gpio_emc_39
<link=SW_MUX_CTL_PAD_GPIO_EMC_39>
#### SW_MUX_CTL_PAD_GPIO_EMC_40
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_EMC_40>
#### sw_mux_ctl_pad_gpio_emc_40
<link=SW_MUX_CTL_PAD_GPIO_EMC_40>
#### sw_mux_ctl_pad_gpio_ad_b0_04
<link=SW_MUX_CTL_PAD_GPIO_AD_B0_04>
#### SW_MUX_CTL_PAD_GPIO_AD_B0_09
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_AD_B0_09>
#### SW_MUX_CTL_PAD_GPIO_B0_08
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B0_08>
#### sw_mux_ctl_pad_gpio_b0_14
<link=SW_MUX_CTL_PAD_GPIO_B0_14>
#### SW_MUX_CTL_PAD_GPIO_B1_03
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_03>
#### sw_mux_ctl_pad_gpio_b1_03
<link=SW_MUX_CTL_PAD_GPIO_B1_03>
#### SW_MUX_CTL_PAD_GPIO_B1_14
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_B1_14>
#### sw_mux_ctl_pad_gpio_b1_14
<link=SW_MUX_CTL_PAD_GPIO_B1_14>
#### sw_mux_ctl_pad_gpio_sd_b0_04
<link=SW_MUX_CTL_PAD_GPIO_SD_B0_04>
#### SW_MUX_CTL_PAD_GPIO_SD_B1_03
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SD_B1_03>
#### sw_pad_ctl_pad_gpio_emc_00
<link=SW_PAD_CTL_PAD_GPIO_EMC_00>
#### SW_PAD_CTL_PAD_GPIO_EMC_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_07>
#### sw_pad_ctl_pad_gpio_emc_17
<link=SW_PAD_CTL_PAD_GPIO_EMC_17>
#### sw_pad_ctl_pad_gpio_emc_26
<link=SW_PAD_CTL_PAD_GPIO_EMC_26>
#### SW_PAD_CTL_PAD_GPIO_EMC_29
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_29>
#### SW_PAD_CTL_PAD_GPIO_EMC_33
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_EMC_33>
#### sw_pad_ctl_pad_gpio_emc_39
<link=SW_PAD_CTL_PAD_GPIO_EMC_39>
#### sw_pad_ctl_pad_gpio_ad_b0_11
<link=SW_PAD_CTL_PAD_GPIO_AD_B0_11>
#### SW_PAD_CTL_PAD_GPIO_AD_B1_07
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_AD_B1_07>
#### SW_PAD_CTL_PAD_GPIO_B0_06
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_06>
#### SW_PAD_CTL_PAD_GPIO_B0_11
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B0_11>
#### sw_pad_ctl_pad_gpio_b0_12
<link=SW_PAD_CTL_PAD_GPIO_B0_12>
#### SW_PAD_CTL_PAD_GPIO_B1_13
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_B1_13>
#### sw_pad_ctl_pad_gpio_b1_15
<link=SW_PAD_CTL_PAD_GPIO_B1_15>
#### sw_pad_ctl_pad_gpio_sd_b0_05
<link=SW_PAD_CTL_PAD_GPIO_SD_B0_05>
#### CSI_DATA03_SELECT_INPUT
<link=p.IOMUXC.CSI_DATA03_SELECT_INPUT>
#### flexpwm1_pwmb0_select_input
<link=FLEXPWM1_PWMB0_SELECT_INPUT>
#### flexpwm1_pwmb2_select_input
<link=FLEXPWM1_PWMB2_SELECT_INPUT>
#### flexpwm4_pwma2_select_input
<link=FLEXPWM4_PWMA2_SELECT_INPUT>
#### flexspib_data2_select_input
<link=FLEXSPIB_DATA2_SELECT_INPUT>
#### lpi2c3_sda_select_input
<link=LPI2C3_SDA_SELECT_INPUT>
#### lpspi3_sck_select_input
<link=LPSPI3_SCK_SELECT_INPUT>
#### lpuart6_tx_select_input
<link=LPUART6_TX_SELECT_INPUT>
#### qtimer2_timer1_select_input
<link=QTIMER2_TIMER1_SELECT_INPUT>
#### SAI2_RX_SYNC_SELECT_INPUT
<link=p.IOMUXC.SAI2_RX_SYNC_SELECT_INPUT>
#### usb_otg2_oc_select_input
<link=USB_OTG2_OC_SELECT_INPUT>
#### USDHC2_CD_B_SELECT_INPUT
<link=p.IOMUXC.USDHC2_CD_B_SELECT_INPUT>
#### XBAR1_IN24_SELECT_INPUT
<link=p.IOMUXC.XBAR1_IN24_SELECT_INPUT>
#### XBAR1_IN16_SELECT_INPUT
<link=p.IOMUXC.XBAR1_IN16_SELECT_INPUT>
#### SW_MUX_CTL_PAD_GPIO_SPI_B0_02
<link=p.IOMUXC.SW_MUX_CTL_PAD_GPIO_SPI_B0_02>
#### sw_mux_ctl_pad_gpio_spi_b1_02
<link=SW_MUX_CTL_PAD_GPIO_SPI_B1_02>
#### SW_PAD_CTL_PAD_GPIO_SPI_B0_06
<link=p.IOMUXC.SW_PAD_CTL_PAD_GPIO_SPI_B0_06>
#### sw_pad_ctl_pad_gpio_spi_b0_08
<link=SW_PAD_CTL_PAD_GPIO_SPI_B0_08>
#### sw_pad_ctl_pad_gpio_spi_b1_02
<link=SW_PAD_CTL_PAD_GPIO_SPI_B1_02>
#### enet2_ipp_ind_mac0_rxdata_select_input_1
<link=ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1>
#### SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT
<link=p.IOMUXC.SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT>
#### MCR1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.MCR1
   p.FLEXSPI2.MCR1
#### lutkey
<link=LUTKEY>
#### ahbrxbuf3cr0
<link=AHBRXBUF3CR0>
#### ipcmd
<link=IPCMD>
#### sts0
<link=STS0>
#### RFDR[4]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.RFDR[4]
   p.FLEXSPI2.RFDR[4]
#### RFDR[17]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.RFDR[17]
   p.FLEXSPI2.RFDR[17]
#### RFDR[31]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.RFDR[31]
   p.FLEXSPI2.RFDR[31]
#### TFDR[4]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.TFDR[4]
   p.FLEXSPI2.TFDR[4]
#### tfdr[4]
<link=TFDR[4]>
#### LUT[7]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[7]
   p.FLEXSPI2.LUT[7]
#### lut[13]
<link=LUT[13]>
#### lut[19]
<link=LUT[19]>
#### lut[22]
<link=LUT[22]>
#### LUT[27]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[27]
   p.FLEXSPI2.LUT[27]
#### lut[27]
<link=LUT[27]>
#### LUT[57]
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.FLEXSPI.LUT[57]
   p.FLEXSPI2.LUT[57]
#### OUT_CTRL_CLR
<link=p.PXP.OUT_CTRL_CLR>
#### PS_CTRL_TOG
<link=p.PXP.PS_CTRL_TOG>
#### ps_clrkeylow
<link=PS_CLRKEYLOW>
#### AS_CTRL
<link=p.PXP.AS_CTRL>
#### as_clrkeyhigh
<link=AS_CLRKEYHIGH>
#### TRANSFER_COUNT
<link=p.LCDIF.TRANSFER_COUNT>
#### VDCTRL3
<link=p.LCDIF.VDCTRL3>
#### vdctrl3
<link=VDCTRL3>
#### PIGEONCTRL0_SET
<link=p.LCDIF.PIGEONCTRL0_SET>
#### pigeon_1_1
<link=PIGEON_1_1>
#### PIGEON_4_0
<link=p.LCDIF.PIGEON_4_0>
#### PIGEON_6_2
<link=p.LCDIF.PIGEON_6_2>
#### csisr
<link=CSISR>
#### CSICR18
<link=p.CSI.CSICR18>
#### CMD_RSP0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USDHC1.CMD_RSP0
   p.USDHC2.CMD_RSP0
#### host_ctrl_cap
<link=HOST_CTRL_CAP>
#### MMC_BOOT
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USDHC1.MMC_BOOT
   p.USDHC2.MMC_BOOT
#### RACC
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.RACC
   p.ENET2.RACC
#### racc
<link=RACC>
#### RMON_T_BC_PKT
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.RMON_T_BC_PKT
   p.ENET2.RMON_T_BC_PKT
#### rmon_t_jab
<link=RMON_T_JAB>
#### RMON_T_P65TO127
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.RMON_T_P65TO127
   p.ENET2.RMON_T_P65TO127
#### rmon_t_p65to127
<link=RMON_T_P65TO127>
#### RMON_T_P128TO255
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.RMON_T_P128TO255
   p.ENET2.RMON_T_P128TO255
#### rmon_t_octets
<link=RMON_T_OCTETS>
#### TCSR0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENET.TCSR0
   p.ENET2.TCSR0
#### tcsr0
<link=TCSR0>
#### HWHOST
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USB1.HWHOST
   p.USB2.HWHOST
#### usbcmd
<link=USBCMD>
#### txfilltuning
<link=TXFILLTUNING>
#### ENDPTNAKEN
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USB1.ENDPTNAKEN
   p.USB2.ENDPTNAKEN
#### endptsetupstat
<link=ENDPTSETUPSTAT>
#### USB_OTG1_PHY_CTRL_0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.USBNC1.USB_OTG1_PHY_CTRL_0
   p.USBNC2.USB_OTG1_PHY_CTRL_0
#### BR3
<link=p.SEMC.BR3>
#### NORCR0
<link=p.SEMC.NORCR0>
#### STS11
<link=p.SEMC.STS11>
#### sts13
<link=STS13>
#### packet0
<link=PACKET0>
#### CH1CMDPTR
<link=p.DCP.CH1CMDPTR>
#### ch1cmdptr
<link=CH1CMDPTR>
#### ch1stat_tog
<link=CH1STAT_TOG>
#### CH1OPTS_SET
<link=p.DCP.CH1OPTS_SET>
#### CH2OPTS_TOG
<link=p.DCP.CH2OPTS_TOG>
#### SRU
<link=p.SPDIF.SRU>
#### tcr3
<link=TCR3>
#### RCR2
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.SAI1.RCR2
   p.SAI2.RCR2
   p.SAI3.RCR2
#### tdr
<link=TDR>
#### TRIG0_CHAIN_1_0
<link=p.ADC_ETC.TRIG0_CHAIN_1_0>
#### TRIG1_RESULT_1_0
<link=p.ADC_ETC.TRIG1_RESULT_1_0>
#### TRIG1_RESULT_7_6
<link=p.ADC_ETC.TRIG1_RESULT_7_6>
#### TRIG2_CTRL
<link=p.ADC_ETC.TRIG2_CTRL>
#### trig3_ctrl
<link=TRIG3_CTRL>
#### trig3_chain_1_0
<link=TRIG3_CHAIN_1_0>
#### trig3_chain_3_2
<link=TRIG3_CHAIN_3_2>
#### trig5_chain_1_0
<link=TRIG5_CHAIN_1_0>
#### trig5_chain_3_2
<link=TRIG5_CHAIN_3_2>
#### trig6_result_1_0
<link=TRIG6_RESULT_1_0>
#### trig6_result_3_2
<link=TRIG6_RESULT_3_2>
#### SEL1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.XBARA1.SEL1
   p.XBARB2.SEL1
   p.XBARB3.SEL1
#### sel16
<link=SEL16>
#### SEL21
<link=p.XBARA1.SEL21>
#### sel27
<link=SEL27>
#### SEL32
<link=p.XBARA1.SEL32>
#### sel38
<link=SEL38>
#### SEL43
<link=p.XBARA1.SEL43>
#### SEL50
<link=p.XBARA1.SEL50>
#### WTR
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENC1.WTR
   p.ENC2.WTR
   p.ENC3.WTR
   p.ENC4.WTR
#### UPOSH
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.ENC1.UPOSH
   p.ENC2.UPOSH
   p.ENC3.UPOSH
   p.ENC4.UPOSH
#### lcomp
<link=LCOMP>
#### sm0fracval5
<link=SM0FRACVAL5>
#### SM0OCTRL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM0OCTRL
   p.PWM2.SM0OCTRL
   p.PWM3.SM0OCTRL
   p.PWM4.SM0OCTRL
#### SM0TCTRL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM0TCTRL
   p.PWM2.SM0TCTRL
   p.PWM3.SM0TCTRL
   p.PWM4.SM0TCTRL
#### SM0CVAL0CYC
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM0CVAL0CYC
   p.PWM2.SM0CVAL0CYC
   p.PWM3.SM0CVAL0CYC
   p.PWM4.SM0CVAL0CYC
#### SM0CVAL1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM0CVAL1
   p.PWM2.SM0CVAL1
   p.PWM3.SM0CVAL1
   p.PWM4.SM0CVAL1
#### sm0cval2
<link=SM0CVAL2>
#### sm0cval5cyc
<link=SM0CVAL5CYC>
#### SM1FRACVAL3
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM1FRACVAL3
   p.PWM2.SM1FRACVAL3
   p.PWM3.SM1FRACVAL3
   p.PWM4.SM1FRACVAL3
#### SM1FRCTRL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM1FRCTRL
   p.PWM2.SM1FRCTRL
   p.PWM3.SM1FRCTRL
   p.PWM4.SM1FRCTRL
#### sm2val2
<link=SM2VAL2>
#### SM2FRACVAL5
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2FRACVAL5
   p.PWM2.SM2FRACVAL5
   p.PWM3.SM2FRACVAL5
   p.PWM4.SM2FRACVAL5
#### SM2DISMAP1
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2DISMAP1
   p.PWM2.SM2DISMAP1
   p.PWM3.SM2DISMAP1
   p.PWM4.SM2DISMAP1
#### SM2CAPTCOMPX
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM2CAPTCOMPX
   p.PWM2.SM2CAPTCOMPX
   p.PWM3.SM2CAPTCOMPX
   p.PWM4.SM2CAPTCOMPX
#### sm3val3
<link=SM3VAL3>
#### SM3TCTRL
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM3TCTRL
   p.PWM2.SM3TCTRL
   p.PWM3.SM3TCTRL
   p.PWM4.SM3TCTRL
#### SM3CAPTCOMPA
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.SM3CAPTCOMPA
   p.PWM2.SM3CAPTCOMPA
   p.PWM3.SM3CAPTCOMPA
   p.PWM4.SM3CAPTCOMPA
#### sm3cval0
<link=SM3CVAL0>
#### mctrl2
<link=MCTRL2>
#### FTST0
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.FTST0
   p.PWM2.FTST0
   p.PWM3.FTST0
   p.PWM4.FTST0
#### FCTRL20
<lang=dft>
Â§ö‰∏™Â§ñËÆæÊúâËøô‰∏™ÂØÑÂ≠òÂô®/ multiple same names:
   p.PWM1.FCTRL20
   p.PWM2.FCTRL20
   p.PWM3.FCTRL20
   p.PWM4.FCTRL20
#### addr_offset0
<link=ADDR_OFFSET0>
#### ctr_nonce0_w0
<link=CTR_NONCE0_W0>
#### mder
<link=MDER>
#### scfgr2
<link=SCFGR2>
#### SHPR2
<link=p.SystemControl.SHPR2>
#### shcsr
<link=SHCSR>
#### ID_MMFR1
<link=p.SystemControl.ID_MMFR1>
#### id_mmfr1
<link=ID_MMFR1>
#### id_isar1
<link=ID_ISAR1>
#### CTR
<link=p.SystemControl.CTR>
#### ICIALLU
<link=p.SystemControl.ICIALLU>
#### nviciser0
<link=NVICISER0>
#### NVICICER2
<link=p.NVIC.NVICICER2>
#### nvicicpr3
<link=NVICICPR3>
#### NVICICPR4
<link=p.NVIC.NVICICPR4>
#### nvicip5
<link=NVICIP5>
#### NVICIP11
<link=p.NVIC.NVICIP11>
#### nvicip27
<link=NVICIP27>
#### NVICIP28
<link=p.NVIC.NVICIP28>
#### NVICIP37
<link=p.NVIC.NVICIP37>
#### nvicip56
<link=NVICIP56>
#### NVICIP65
<link=p.NVIC.NVICIP65>
#### nvicip70
<link=NVICIP70>
#### nvicip92
<link=NVICIP92>
#### NVICIP98
<link=p.NVIC.NVICIP98>
#### nvicip102
<link=NVICIP102>
#### NVICIP110
<link=p.NVIC.NVICIP110>
#### nvicip119
<link=NVICIP119>
#### nvicip124
<link=NVICIP124>
#### NVICIP136
<link=p.NVIC.NVICIP136>
#### NVICIP147
<link=p.NVIC.NVICIP147>
