<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z015iclg485-1L" LaunchTime="1546919995">
  <File Type="ROUTE-PWR" Name="dds_top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="dds_top.tcl"/>
  <File Type="PWROPT-DCP" Name="dds_top_pwropt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="dds_top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="dds_top_reports.tcl"/>
  <File Type="BG-DRC" Name="dds_top.drc"/>
  <File Type="OPT-HWDEF" Name="dds_top.hwdef"/>
  <File Type="OPT-DCP" Name="dds_top_opt.dcp"/>
  <File Type="OPT-DRC" Name="dds_top_drc_opted.rpt"/>
  <File Type="PLACE-DCP" Name="dds_top_placed.dcp"/>
  <File Type="PLACE-IO" Name="dds_top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="dds_top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="dds_top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="dds_top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="dds_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="dds_top_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="dds_top_physopt.dcp"/>
  <File Type="BG-BIT" Name="dds_top.bit"/>
  <File Type="ROUTE-ERROR-DCP" Name="dds_top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="dds_top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="dds_top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="dds_top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="dds_top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="dds_top_drc_routed.rpx"/>
  <File Type="BITSTR-MSK" Name="dds_top.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="dds_top_methodology_drc_routed.rpt"/>
  <File Type="BG-BGN" Name="dds_top.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="dds_top_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-RBT" Name="dds_top.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="dds_top_methodology_drc_routed.pb"/>
  <File Type="BG-BIN" Name="dds_top.bin"/>
  <File Type="ROUTE-PWR-RPX" Name="dds_top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="dds_top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="dds_top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="dds_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="dds_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="dds_top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="dds_top_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="dds_top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="dds_top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="dds_top_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="dds_top.nky"/>
  <File Type="BITSTR-BMM" Name="dds_top_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="dds_top.mmi"/>
  <File Type="BITSTR-LTX" Name="dds_top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="dds_top.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_triangular/blk_mem_triangular.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/ip/blk_mem_triangular/blk_mem_triangular.xci"/>
        <Attr Name="ImportTime" Val="1546923364"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/blk_mem_square/blk_mem_square.xci">
      <FileInfo>
        <Attr Name="ImportPath" Val="H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/ip/blk_mem_square/blk_mem_square.xci"/>
        <Attr Name="ImportTime" Val="1546923366"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/DA_5428.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="I:/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.srcs/sources_1/new/DA_5428.v"/>
        <Attr Name="ImportTime" Val="1539143012"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux_DDS.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/Mux_DDS.v"/>
        <Attr Name="ImportTime" Val="1546911488"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/dds_design.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="I:/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.srcs/sources_1/new/dds_design.v"/>
        <Attr Name="ImportTime" Val="1539334905"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/sin_coe.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="I:/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.srcs/sources_1/new/sin_coe.coe"/>
        <Attr Name="ImportTime" Val="1539157279"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/square.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/square.coe"/>
        <Attr Name="ImportTime" Val="1546910078"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/triangular.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/triangular.coe"/>
        <Attr Name="ImportTime" Val="1546910078"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/cos_coe.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="H:/Vivado/FPGA_Communicate_Base/lab1_DDS_Design/lab_dds_block_ram/lab_dds/lab_dds.srcs/sources_1/new/cos_coe.coe"/>
        <Attr Name="ImportTime" Val="1546910078"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="dds_top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/dds_tp.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="I:/Xian_BiRui_electronics/ninghechuan_Lab/lab1_dds/lab_dds_block_ram/lab_dds.srcs/constrs_1/new/dds_tp.xdc"/>
        <Attr Name="ImportTime" Val="1539332784"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_sin"/>
  <BlockFileSet Type="BlockSrcs" Name="blk_mem_cos"/>
</GenRun>
