{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699177261349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699177261350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 05 17:41:01 2023 " "Processing started: Sun Nov 05 17:41:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699177261350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177261350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off week6HW -c week6HW " "Command: quartus_map --read_settings_files=on --write_settings_files=off week6HW -c week6HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177261350 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699177261801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699177261801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_3.v 1 1 " "Found 1 design units, including 1 entities, in source file task1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 task1_3 " "Found entity 1: task1_3" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699177268232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "task1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file task1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 task1_2 " "Found entity 1: task1_2" {  } { { "task1_2.v" "" { Text "G:/software/FPGA/workplace/week6/task1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699177268234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "task1_3 " "Elaborating entity \"task1_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699177268280 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button1_posedge task1_3.v(28) " "Verilog HDL or VHDL warning at task1_3.v(28): object \"button1_posedge\" assigned a value but never read" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699177268285 "|task1_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button2_posedge task1_3.v(47) " "Verilog HDL or VHDL warning at task1_3.v(47): object \"button2_posedge\" assigned a value but never read" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699177268285 "|task1_3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "button3_posedge task1_3.v(66) " "Verilog HDL or VHDL warning at task1_3.v(66): object \"button3_posedge\" assigned a value but never read" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699177268286 "|task1_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_io task1_3.v(137) " "Verilog HDL Always Construct warning at task1_3.v(137): inferring latch(es) for variable \"led_io\", which holds its previous value in one or more paths through the always construct" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699177268287 "|task1_3"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "div_reg task1_3.v(165) " "Verilog HDL Event Control warning at task1_3.v(165): posedge or negedge of vector \"div_reg\" depends solely on its least-significant bit" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 165 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1699177268287 "|task1_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 task1_3.v(168) " "Verilog HDL assignment warning at task1_3.v(168): truncated value with size 8 to match size of target (1)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699177268288 "|task1_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 task1_3.v(195) " "Verilog HDL assignment warning at task1_3.v(195): truncated value with size 32 to match size of target (1)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699177268288 "|task1_3"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "task1_3.v(202) " "Verilog HDL warning at task1_3.v(202): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 202 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1699177268288 "|task1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_io\[0\] task1_3.v(137) " "Inferred latch for \"led_io\[0\]\" at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268289 "|task1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_io\[1\] task1_3.v(137) " "Inferred latch for \"led_io\[1\]\" at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268289 "|task1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_io\[2\] task1_3.v(137) " "Inferred latch for \"led_io\[2\]\" at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268289 "|task1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_io\[3\] task1_3.v(137) " "Inferred latch for \"led_io\[3\]\" at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268289 "|task1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_io\[4\] task1_3.v(137) " "Inferred latch for \"led_io\[4\]\" at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268289 "|task1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_io\[5\] task1_3.v(137) " "Inferred latch for \"led_io\[5\]\" at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268289 "|task1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_io\[6\] task1_3.v(137) " "Inferred latch for \"led_io\[6\]\" at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268289 "|task1_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_io\[7\] task1_3.v(137) " "Inferred latch for \"led_io\[7\]\" at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268289 "|task1_3"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led_io\[7\] task1_3.v(171) " "Can't resolve multiple constant drivers for net \"led_io\[7\]\" at task1_3.v(171)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 171 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268290 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "task1_3.v(137) " "Constant driver at task1_3.v(137)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 137 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268290 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led_io\[6\] task1_3.v(171) " "Can't resolve multiple constant drivers for net \"led_io\[6\]\" at task1_3.v(171)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 171 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268290 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led_io\[5\] task1_3.v(171) " "Can't resolve multiple constant drivers for net \"led_io\[5\]\" at task1_3.v(171)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 171 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268290 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led_io\[4\] task1_3.v(171) " "Can't resolve multiple constant drivers for net \"led_io\[4\]\" at task1_3.v(171)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 171 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268290 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led_io\[3\] task1_3.v(171) " "Can't resolve multiple constant drivers for net \"led_io\[3\]\" at task1_3.v(171)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 171 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268290 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led_io\[2\] task1_3.v(171) " "Can't resolve multiple constant drivers for net \"led_io\[2\]\" at task1_3.v(171)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 171 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268290 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led_io\[1\] task1_3.v(171) " "Can't resolve multiple constant drivers for net \"led_io\[1\]\" at task1_3.v(171)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 171 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268290 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led_io\[0\] task1_3.v(171) " "Can't resolve multiple constant drivers for net \"led_io\[0\]\" at task1_3.v(171)" {  } { { "task1_3.v" "" { Text "G:/software/FPGA/workplace/week6/task1_3.v" 171 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268291 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699177268291 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699177268389 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 05 17:41:08 2023 " "Processing ended: Sun Nov 05 17:41:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699177268389 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699177268389 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699177268389 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177268389 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699177269038 ""}
