// Seed: 3498205822
module module_0;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output wand id_2,
    inout wor id_3,
    output supply1 id_4,
    output wire id_5
);
  logic id_7;
  ;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  always disable id_19;
  always @(~id_11 or negedge -1'b0) id_19 = -1;
  always disable id_20;
endmodule
