{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 10:04:40 2011 " "Info: Processing started: Wed Dec 28 10:04:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_level -c top_level --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instruction\[5\] " "Info: Assuming node \"instruction\[5\]\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction\[5\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "instruction\[4\] " "Info: Assuming node \"instruction\[4\]\" is an undefined clock" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|inst20 " "Info: Detected gated clock \"instruction_decode:inst1\|inst20\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -104 1056 1120 -56 "inst20" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|inst24 " "Info: Detected ripple clock \"instruction_decode:inst1\|inst24\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|inst1 " "Info: Detected ripple clock \"instruction_decode:inst1\|inst1\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 736 800 416 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "instruction_decode:inst1\|inst25 " "Info: Detected gated clock \"instruction_decode:inst1\|inst25\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 448 456 520 496 "inst25" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "instruction_decode:inst1\|inst " "Info: Detected ripple clock \"instruction_decode:inst1\|inst\" as buffer" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 608 672 416 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "instruction_decode:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register instruction_decode:inst1\|inst1 register instruction_decode:inst1\|inst24 153.47 MHz 6.516 ns Internal " "Info: Clock \"clock\" has Internal fmax of 153.47 MHz between source register \"instruction_decode:inst1\|inst1\" and destination register \"instruction_decode:inst1\|inst24\" (period= 6.516 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.900 ns + Longest register register " "Info: + Longest register to register delay is 0.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_decode:inst1\|inst1 1 REG LC_X6_Y20_N8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y20_N8; Fanout = 7; REG Node = 'instruction_decode:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_decode:inst1|inst1 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 736 800 416 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.423 ns) 0.900 ns instruction_decode:inst1\|inst24 2 REG LC_X6_Y20_N0 2 " "Info: 2: + IC(0.477 ns) + CELL(0.423 ns) = 0.900 ns; Loc. = LC_X6_Y20_N0; Fanout = 2; REG Node = 'instruction_decode:inst1\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { instruction_decode:inst1|inst1 instruction_decode:inst1|inst24 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 47.00 % ) " "Info: Total cell delay = 0.423 ns ( 47.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.477 ns ( 53.00 % ) " "Info: Total interconnect delay = 0.477 ns ( 53.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { instruction_decode:inst1|inst1 instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.477ns } { 0.000ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.385 ns - Smallest " "Info: - Smallest clock skew is -5.385 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.333 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 3.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_J7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.629 ns) 3.333 ns instruction_decode:inst1\|inst24 2 REG LC_X6_Y20_N0 2 " "Info: 2: + IC(1.405 ns) + CELL(0.629 ns) = 3.333 ns; Loc. = LC_X6_Y20_N0; Fanout = 2; REG Node = 'instruction_decode:inst1\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 57.85 % ) " "Info: Total cell delay = 1.928 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.405 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.405 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.333 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.718 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_J7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.827 ns) 3.531 ns instruction_decode:inst1\|inst24 2 REG LC_X6_Y20_N0 2 " "Info: 2: + IC(1.405 ns) + CELL(0.827 ns) = 3.531 ns; Loc. = LC_X6_Y20_N0; Fanout = 2; REG Node = 'instruction_decode:inst1\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.101 ns) 4.100 ns instruction_decode:inst1\|inst25 3 COMB LC_X6_Y20_N2 2 " "Info: 3: + IC(0.468 ns) + CELL(0.101 ns) = 4.100 ns; Loc. = LC_X6_Y20_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 448 456 520 496 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.989 ns) + CELL(0.629 ns) 8.718 ns instruction_decode:inst1\|inst1 4 REG LC_X6_Y20_N8 7 " "Info: 4: + IC(3.989 ns) + CELL(0.629 ns) = 8.718 ns; Loc. = LC_X6_Y20_N8; Fanout = 7; REG Node = 'instruction_decode:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 736 800 416 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.856 ns ( 32.76 % ) " "Info: Total cell delay = 2.856 ns ( 32.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.862 ns ( 67.24 % ) " "Info: Total interconnect delay = 5.862 ns ( 67.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.718 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.333 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.718 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 736 800 416 "inst1" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { instruction_decode:inst1|inst1 instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.900 ns" { instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.477ns } { 0.000ns 0.423ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.333 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 1.299ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.718 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.718 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "instruction\[5\] " "Info: No valid register-to-register data paths exist for clock \"instruction\[5\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "instruction\[4\] " "Info: No valid register-to-register data paths exist for clock \"instruction\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "instruction_decode:inst1\|inst 4bit_register:inst5\|inst2 clock 3.829 ns " "Info: Found hold time violation between source  pin or register \"instruction_decode:inst1\|inst\" and destination pin or register \"4bit_register:inst5\|inst2\" for clock \"clock\" (Hold time is 3.829 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.289 ns + Largest " "Info: + Largest clock skew is 7.289 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 14.838 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 14.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_J7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.827 ns) 3.531 ns instruction_decode:inst1\|inst24 2 REG LC_X6_Y20_N0 2 " "Info: 2: + IC(1.405 ns) + CELL(0.827 ns) = 3.531 ns; Loc. = LC_X6_Y20_N0; Fanout = 2; REG Node = 'instruction_decode:inst1\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.101 ns) 4.100 ns instruction_decode:inst1\|inst25 3 COMB LC_X6_Y20_N2 2 " "Info: 3: + IC(0.468 ns) + CELL(0.101 ns) = 4.100 ns; Loc. = LC_X6_Y20_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 448 456 520 496 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.989 ns) + CELL(0.827 ns) 8.916 ns instruction_decode:inst1\|inst1 4 REG LC_X6_Y20_N8 7 " "Info: 4: + IC(3.989 ns) + CELL(0.827 ns) = 8.916 ns; Loc. = LC_X6_Y20_N8; Fanout = 7; REG Node = 'instruction_decode:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 736 800 416 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.522 ns) 10.194 ns instruction_decode:inst1\|inst20 5 COMB LC_X6_Y20_N3 9 " "Info: 5: + IC(0.756 ns) + CELL(0.522 ns) = 10.194 ns; Loc. = LC_X6_Y20_N3; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -104 1056 1120 -56 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.015 ns) + CELL(0.629 ns) 14.838 ns 4bit_register:inst5\|inst2 6 REG LC_X1_Y27_N2 1 " "Info: 6: + IC(4.015 ns) + CELL(0.629 ns) = 14.838 ns; Loc. = LC_X1_Y27_N2; Fanout = 1; REG Node = '4bit_register:inst5\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.644 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 28.34 % ) " "Info: Total cell delay = 4.205 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.633 ns ( 71.66 % ) " "Info: Total interconnect delay = 10.633 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns 0.756ns 4.015ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.549 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 7.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_J7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.258 ns) 2.931 ns instruction_decode:inst1\|inst25 2 COMB LC_X6_Y20_N2 2 " "Info: 2: + IC(1.374 ns) + CELL(0.258 ns) = 2.931 ns; Loc. = LC_X6_Y20_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { clock instruction_decode:inst1|inst25 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 448 456 520 496 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.989 ns) + CELL(0.629 ns) 7.549 ns instruction_decode:inst1\|inst 3 REG LC_X6_Y20_N6 8 " "Info: 3: + IC(3.989 ns) + CELL(0.629 ns) = 7.549 ns; Loc. = LC_X6_Y20_N6; Fanout = 8; REG Node = 'instruction_decode:inst1\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.618 ns" { instruction_decode:inst1|inst25 instruction_decode:inst1|inst } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 608 672 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 28.96 % ) " "Info: Total cell delay = 2.186 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.363 ns ( 71.04 % ) " "Info: Total interconnect delay = 5.363 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clock instruction_decode:inst1|inst25 instruction_decode:inst1|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst {} } { 0.000ns 0.000ns 1.374ns 3.989ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns 0.756ns 4.015ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clock instruction_decode:inst1|inst25 instruction_decode:inst1|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst {} } { 0.000ns 0.000ns 1.374ns 3.989ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 608 672 416 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.275 ns - Shortest register register " "Info: - Shortest register to register delay is 3.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns instruction_decode:inst1\|inst 1 REG LC_X6_Y20_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y20_N6; Fanout = 8; REG Node = 'instruction_decode:inst1\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_decode:inst1|inst } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 608 672 416 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.390 ns) 1.094 ns instruction_decode:inst1\|inst20 2 COMB LC_X6_Y20_N3 9 " "Info: 2: + IC(0.704 ns) + CELL(0.390 ns) = 1.094 ns; Loc. = LC_X6_Y20_N3; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.094 ns" { instruction_decode:inst1|inst instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -104 1056 1120 -56 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.423 ns) 3.275 ns 4bit_register:inst5\|inst2 3 REG LC_X1_Y27_N2 1 " "Info: 3: + IC(1.758 ns) + CELL(0.423 ns) = 3.275 ns; Loc. = LC_X1_Y27_N2; Fanout = 1; REG Node = '4bit_register:inst5\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.813 ns ( 24.82 % ) " "Info: Total cell delay = 0.813 ns ( 24.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.462 ns ( 75.18 % ) " "Info: Total interconnect delay = 2.462 ns ( 75.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { instruction_decode:inst1|inst instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { instruction_decode:inst1|inst {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.704ns 1.758ns } { 0.000ns 0.390ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns 0.756ns 4.015ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.549 ns" { clock instruction_decode:inst1|inst25 instruction_decode:inst1|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.549 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst {} } { 0.000ns 0.000ns 1.374ns 3.989ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.275 ns" { instruction_decode:inst1|inst instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.275 ns" { instruction_decode:inst1|inst {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.704ns 1.758ns } { 0.000ns 0.390ns 0.423ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "instruction_decode:inst1\|inst24 instruction\[8\] clock 4.932 ns register " "Info: tsu for register \"instruction_decode:inst1\|inst24\" (data pin = \"instruction\[8\]\", clock pin = \"clock\") is 4.932 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.232 ns + Longest pin register " "Info: + Longest pin to register delay is 8.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns instruction\[8\] 1 PIN PIN_D5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_D5; Fanout = 4; PIN Node = 'instruction\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.641 ns) + CELL(0.258 ns) 7.204 ns instruction_decode:inst1\|inst35\[2\]~41 2 COMB LC_X6_Y20_N9 1 " "Info: 2: + IC(5.641 ns) + CELL(0.258 ns) = 7.204 ns; Loc. = LC_X6_Y20_N9; Fanout = 1; COMB Node = 'instruction_decode:inst1\|inst35\[2\]~41'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.899 ns" { instruction[8] instruction_decode:inst1|inst35[2]~41 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 536 384 448 584 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.653 ns) 8.232 ns instruction_decode:inst1\|inst24 3 REG LC_X6_Y20_N0 2 " "Info: 3: + IC(0.375 ns) + CELL(0.653 ns) = 8.232 ns; Loc. = LC_X6_Y20_N0; Fanout = 2; REG Node = 'instruction_decode:inst1\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { instruction_decode:inst1|inst35[2]~41 instruction_decode:inst1|inst24 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.216 ns ( 26.92 % ) " "Info: Total cell delay = 2.216 ns ( 26.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.016 ns ( 73.08 % ) " "Info: Total interconnect delay = 6.016 ns ( 73.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.232 ns" { instruction[8] instruction_decode:inst1|inst35[2]~41 instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.232 ns" { instruction[8] {} instruction[8]~out0 {} instruction_decode:inst1|inst35[2]~41 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.000ns 5.641ns 0.375ns } { 0.000ns 1.305ns 0.258ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.333 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_J7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.629 ns) 3.333 ns instruction_decode:inst1\|inst24 2 REG LC_X6_Y20_N0 2 " "Info: 2: + IC(1.405 ns) + CELL(0.629 ns) = 3.333 ns; Loc. = LC_X6_Y20_N0; Fanout = 2; REG Node = 'instruction_decode:inst1\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.034 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.928 ns ( 57.85 % ) " "Info: Total cell delay = 1.928 ns ( 57.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.405 ns ( 42.15 % ) " "Info: Total interconnect delay = 1.405 ns ( 42.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.333 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.232 ns" { instruction[8] instruction_decode:inst1|inst35[2]~41 instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.232 ns" { instruction[8] {} instruction[8]~out0 {} instruction_decode:inst1|inst35[2]~41 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.000ns 5.641ns 0.375ns } { 0.000ns 1.305ns 0.258ns 0.653ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.333 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.333 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} } { 0.000ns 0.000ns 1.405ns } { 0.000ns 1.299ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock a_contents\[3\] 4bit_register:inst5\|inst 17.960 ns register " "Info: tco from clock \"clock\" to destination pin \"a_contents\[3\]\" through register \"4bit_register:inst5\|inst\" is 17.960 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 14.752 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 14.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_J7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.827 ns) 3.531 ns instruction_decode:inst1\|inst24 2 REG LC_X6_Y20_N0 2 " "Info: 2: + IC(1.405 ns) + CELL(0.827 ns) = 3.531 ns; Loc. = LC_X6_Y20_N0; Fanout = 2; REG Node = 'instruction_decode:inst1\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.101 ns) 4.100 ns instruction_decode:inst1\|inst25 3 COMB LC_X6_Y20_N2 2 " "Info: 3: + IC(0.468 ns) + CELL(0.101 ns) = 4.100 ns; Loc. = LC_X6_Y20_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 448 456 520 496 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.989 ns) + CELL(0.827 ns) 8.916 ns instruction_decode:inst1\|inst1 4 REG LC_X6_Y20_N8 7 " "Info: 4: + IC(3.989 ns) + CELL(0.827 ns) = 8.916 ns; Loc. = LC_X6_Y20_N8; Fanout = 7; REG Node = 'instruction_decode:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 736 800 416 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.522 ns) 10.194 ns instruction_decode:inst1\|inst20 5 COMB LC_X6_Y20_N3 9 " "Info: 5: + IC(0.756 ns) + CELL(0.522 ns) = 10.194 ns; Loc. = LC_X6_Y20_N3; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -104 1056 1120 -56 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.929 ns) + CELL(0.629 ns) 14.752 ns 4bit_register:inst5\|inst 6 REG LC_X56_Y32_N2 1 " "Info: 6: + IC(3.929 ns) + CELL(0.629 ns) = 14.752 ns; Loc. = LC_X56_Y32_N2; Fanout = 1; REG Node = '4bit_register:inst5\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.558 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 28.50 % ) " "Info: Total cell delay = 4.205 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.547 ns ( 71.50 % ) " "Info: Total interconnect delay = 10.547 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.752 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.752 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns 0.756ns 3.929ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.010 ns + Longest register pin " "Info: + Longest register to pin delay is 3.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 4bit_register:inst5\|inst 1 REG LC_X56_Y32_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X56_Y32_N2; Fanout = 1; REG Node = '4bit_register:inst5\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { 4bit_register:inst5|inst } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 264 328 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(1.865 ns) 3.010 ns a_contents\[3\] 2 PIN PIN_E15 0 " "Info: 2: + IC(1.145 ns) + CELL(1.865 ns) = 3.010 ns; Loc. = PIN_E15; Fanout = 0; PIN Node = 'a_contents\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { 4bit_register:inst5|inst a_contents[3] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 8 880 1056 24 "a_contents\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 61.96 % ) " "Info: Total cell delay = 1.865 ns ( 61.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 38.04 % ) " "Info: Total interconnect delay = 1.145 ns ( 38.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { 4bit_register:inst5|inst a_contents[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { 4bit_register:inst5|inst {} a_contents[3] {} } { 0.000ns 1.145ns } { 0.000ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.752 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 4bit_register:inst5|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.752 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns 0.756ns 3.929ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.010 ns" { 4bit_register:inst5|inst a_contents[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.010 ns" { 4bit_register:inst5|inst {} a_contents[3] {} } { 0.000ns 1.145ns } { 0.000ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "instruction\[7\] address\[1\] 14.817 ns Longest " "Info: Longest tpd from source pin \"instruction\[7\]\" to destination pin \"address\[1\]\" is 14.817 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[7\] 1 PIN PIN_J4 4 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J4; Fanout = 4; PIN Node = 'instruction\[7\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.384 ns) + CELL(0.522 ns) 7.205 ns instruction_decode:inst1\|inst35\[1\]~39 2 COMB LC_X6_Y21_N2 1 " "Info: 2: + IC(5.384 ns) + CELL(0.522 ns) = 7.205 ns; Loc. = LC_X6_Y21_N2; Fanout = 1; COMB Node = 'instruction_decode:inst1\|inst35\[1\]~39'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.906 ns" { instruction[7] instruction_decode:inst1|inst35[1]~39 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 536 384 448 584 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.733 ns) + CELL(1.879 ns) 14.817 ns address\[1\] 3 PIN PIN_H14 0 " "Info: 3: + IC(5.733 ns) + CELL(1.879 ns) = 14.817 ns; Loc. = PIN_H14; Fanout = 0; PIN Node = 'address\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.612 ns" { instruction_decode:inst1|inst35[1]~39 address[1] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 416 664 840 432 "address\[0..2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.700 ns ( 24.97 % ) " "Info: Total cell delay = 3.700 ns ( 24.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.117 ns ( 75.03 % ) " "Info: Total interconnect delay = 11.117 ns ( 75.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.817 ns" { instruction[7] instruction_decode:inst1|inst35[1]~39 address[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.817 ns" { instruction[7] {} instruction[7]~out0 {} instruction_decode:inst1|inst35[1]~39 {} address[1] {} } { 0.000ns 0.000ns 5.384ns 5.733ns } { 0.000ns 1.299ns 0.522ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "4bit_register:inst5\|inst2 instruction\[5\] clock 9.927 ns register " "Info: th for register \"4bit_register:inst5\|inst2\" (data pin = \"instruction\[5\]\", clock pin = \"clock\") is 9.927 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 14.838 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 14.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_J7 2 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J7; Fanout = 2; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 336 248 416 352 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.405 ns) + CELL(0.827 ns) 3.531 ns instruction_decode:inst1\|inst24 2 REG LC_X6_Y20_N0 2 " "Info: 2: + IC(1.405 ns) + CELL(0.827 ns) = 3.531 ns; Loc. = LC_X6_Y20_N0; Fanout = 2; REG Node = 'instruction_decode:inst1\|inst24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { clock instruction_decode:inst1|inst24 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 344 350 414 424 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.101 ns) 4.100 ns instruction_decode:inst1\|inst25 3 COMB LC_X6_Y20_N2 2 " "Info: 3: + IC(0.468 ns) + CELL(0.101 ns) = 4.100 ns; Loc. = LC_X6_Y20_N2; Fanout = 2; COMB Node = 'instruction_decode:inst1\|inst25'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.569 ns" { instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 448 456 520 496 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.989 ns) + CELL(0.827 ns) 8.916 ns instruction_decode:inst1\|inst1 4 REG LC_X6_Y20_N8 7 " "Info: 4: + IC(3.989 ns) + CELL(0.827 ns) = 8.916 ns; Loc. = LC_X6_Y20_N8; Fanout = 7; REG Node = 'instruction_decode:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.816 ns" { instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 336 736 800 416 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.522 ns) 10.194 ns instruction_decode:inst1\|inst20 5 COMB LC_X6_Y20_N3 9 " "Info: 5: + IC(0.756 ns) + CELL(0.522 ns) = 10.194 ns; Loc. = LC_X6_Y20_N3; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -104 1056 1120 -56 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.015 ns) + CELL(0.629 ns) 14.838 ns 4bit_register:inst5\|inst2 6 REG LC_X1_Y27_N2 1 " "Info: 6: + IC(4.015 ns) + CELL(0.629 ns) = 14.838 ns; Loc. = LC_X1_Y27_N2; Fanout = 1; REG Node = '4bit_register:inst5\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.644 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.205 ns ( 28.34 % ) " "Info: Total cell delay = 4.205 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.633 ns ( 71.66 % ) " "Info: Total interconnect delay = 10.633 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns 0.756ns 4.015ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.924 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns instruction\[5\] 1 CLK PIN_J6 3 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J6; Fanout = 3; CLK Node = 'instruction\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 304 248 416 320 "instruction\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.101 ns) 2.743 ns instruction_decode:inst1\|inst20 2 COMB LC_X6_Y20_N3 9 " "Info: 2: + IC(1.343 ns) + CELL(0.101 ns) = 2.743 ns; Loc. = LC_X6_Y20_N3; Fanout = 9; COMB Node = 'instruction_decode:inst1\|inst20'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { instruction[5] instruction_decode:inst1|inst20 } "NODE_NAME" } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { -104 1056 1120 -56 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.423 ns) 4.924 ns 4bit_register:inst5\|inst2 3 REG LC_X1_Y27_N2 1 " "Info: 3: + IC(1.758 ns) + CELL(0.423 ns) = 4.924 ns; Loc. = LC_X1_Y27_N2; Fanout = 1; REG Node = '4bit_register:inst5\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.181 ns" { instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { { 104 480 544 184 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.823 ns ( 37.02 % ) " "Info: Total cell delay = 1.823 ns ( 37.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.101 ns ( 62.98 % ) " "Info: Total interconnect delay = 3.101 ns ( 62.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.924 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.000ns 1.343ns 1.758ns } { 0.000ns 1.299ns 0.101ns 0.423ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.838 ns" { clock instruction_decode:inst1|inst24 instruction_decode:inst1|inst25 instruction_decode:inst1|inst1 instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.838 ns" { clock {} clock~out0 {} instruction_decode:inst1|inst24 {} instruction_decode:inst1|inst25 {} instruction_decode:inst1|inst1 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.000ns 1.405ns 0.468ns 3.989ns 0.756ns 4.015ns } { 0.000ns 1.299ns 0.827ns 0.101ns 0.827ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.924 ns" { instruction[5] instruction_decode:inst1|inst20 4bit_register:inst5|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.924 ns" { instruction[5] {} instruction[5]~out0 {} instruction_decode:inst1|inst20 {} 4bit_register:inst5|inst2 {} } { 0.000ns 0.000ns 1.343ns 1.758ns } { 0.000ns 1.299ns 0.101ns 0.423ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 10:04:43 2011 " "Info: Processing ended: Wed Dec 28 10:04:43 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
