INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sources_1/new/Data_Receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataReceiver
INFO: [VRFC 10-311] analyzing module ShiftReg
INFO: [VRFC 10-311] analyzing module OdddParityCheck
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataReceiver_sim
INFO: [VRFC 10-2458] undeclared symbol serial, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:5]
INFO: [VRFC 10-2458] undeclared symbol Clock, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:5]
INFO: [VRFC 10-2458] undeclared symbol D_out, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:5]
INFO: [VRFC 10-2458] undeclared symbol data_valid, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:5]
INFO: [VRFC 10-2458] undeclared symbol parity_error, assumed default net type wire [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:5]
WARNING: [VRFC 10-2938] 'serial' is already implicitly declared on line 5 [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:7]
WARNING: [VRFC 10-2938] 'Clock' is already implicitly declared on line 5 [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:8]
WARNING: [VRFC 10-2938] 'D_out' is already implicitly declared on line 5 [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:9]
WARNING: [VRFC 10-2938] 'data_valid' is already implicitly declared on line 5 [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:10]
WARNING: [VRFC 10-2938] 'parity_error' is already implicitly declared on line 5 [C:/Users/denny/.Xilinx/Projects/Data_Receiver/Data_Receiver.srcs/sim_1/new/DataReceiver_sim.v:11]
