// Seed: 2439249091
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_4;
  defparam id_5.id_6 = id_1;
endmodule
