// Seed: 3262554421
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  final $clog2(18);
  ;
  wire  id_7;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd92
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_12,
      id_5,
      id_8,
      id_5,
      id_12,
      id_13
  );
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  input wire id_1;
  assign id_7[id_2] = -1;
endmodule
