read -sv run_verilog_mid/adder_32b_18_77_69a1fd7a1b518bc8fa91dd6bb84d30a4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_77_69a1fd7a1b518bc8fa91dd6bb84d30a4_yosys.v
