Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Sun Dec  3 18:19:39 2023
| Host              : DESKTOP-21L0LE9 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file wrap_timing_summary_routed.rpt -pb wrap_timing_summary_routed.pb -rpx wrap_timing_summary_routed.rpx -warn_on_violation
| Design            : wrap
| Device            : xcau25p-sfvb784
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.011        0.000                      0                  807        0.041        0.000                      0                  807        1.113        0.000                       0                   227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.656}        3.311           302.024         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.011        0.000                      0                  807        0.041        0.000                      0                  807        1.113        0.000                       0                   227  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINADIN[15]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 1.592ns (56.057%)  route 1.248ns (43.943%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 5.409 - 3.311 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.652ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.878 f  iRAM1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, routed)          0.221     4.100    iRAM1/DOUTBDOUT[0]
    SLICE_X47Y189        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.224 r  iRAM1/SUB_TEMP_2_carry_i_19/O
                         net (fo=1, routed)           0.082     4.306    iRAM1/SUB_TEMP_2_carry_i_19_n_0
    SLICE_X47Y190        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.355 r  iRAM1/SUB_TEMP_2_carry_i_14/O
                         net (fo=4, routed)           0.089     4.444    iRAM1/ibutterfly1/iBKmodSUB/r3c3
    SLICE_X47Y189        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.493 f  iRAM1/SUB_TEMP_2_carry__0_i_42/O
                         net (fo=1, routed)           0.040     4.533    iRAM1/SUB_TEMP_2_carry__0_i_42_n_0
    SLICE_X47Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.583 r  iRAM1/SUB_TEMP_2_carry__0_i_31/O
                         net (fo=5, routed)           0.097     4.680    iRAM1/ibutterfly1/iBKmodSUB/r6c9
    SLICE_X47Y189        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     4.730 r  iRAM1/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=4, routed)           0.234     4.964    iRAM1/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X49Y191        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     5.001 r  iRAM1/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=2, routed)           0.048     5.049    iRAM1/SUB_TEMP_2_carry__0_i_16_n_0
    SLICE_X49Y191        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.149 r  iRAM1/SUB_TEMP_2_carry__0_i_3/O
                         net (fo=1, routed)           0.121     5.270    ibutterfly1/iBKmodSUB/DI[1]
    SLICE_X48Y191        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[7])
                                                      0.120     5.390 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[7]
                         net (fo=2, routed)           0.178     5.567    ibutterfly1/ibarrett/sub[15]
    SLICE_X48Y192        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.617 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_17_comp/O
                         net (fo=1, routed)           0.138     5.755    iRAM1/DINADIN[15]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.437     5.409    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.711     6.120    
                         clock uncertainty           -0.035     6.085    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[15])
                                                     -0.318     5.767    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.767    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 1.772ns (61.419%)  route 1.113ns (38.581%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 5.409 - 3.311 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.652ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.878 f  iRAM1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, routed)          0.221     4.100    iRAM1/DOUTBDOUT[0]
    SLICE_X47Y189        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.224 r  iRAM1/SUB_TEMP_2_carry_i_19/O
                         net (fo=1, routed)           0.082     4.306    iRAM1/SUB_TEMP_2_carry_i_19_n_0
    SLICE_X47Y190        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.355 r  iRAM1/SUB_TEMP_2_carry_i_14/O
                         net (fo=4, routed)           0.089     4.444    iRAM1/ibutterfly1/iBKmodSUB/r3c3
    SLICE_X47Y189        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.493 f  iRAM1/SUB_TEMP_2_carry__0_i_42/O
                         net (fo=1, routed)           0.040     4.533    iRAM1/SUB_TEMP_2_carry__0_i_42_n_0
    SLICE_X47Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.583 r  iRAM1/SUB_TEMP_2_carry__0_i_31/O
                         net (fo=5, routed)           0.136     4.719    iRAM1/ibutterfly1/iBKmodSUB/r6c9
    SLICE_X48Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.809 r  iRAM1/SUB_TEMP_2_carry__0_i_18/O
                         net (fo=4, routed)           0.054     4.863    iRAM1/SUB_TEMP_2_carry__0_i_18_n_0
    SLICE_X48Y189        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.898 r  iRAM1/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=7, routed)           0.154     5.053    iRAM1/DI[1]
    SLICE_X48Y191        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     5.103 r  iRAM1/SUB_TEMP_2_carry__0_i_14/O
                         net (fo=1, routed)           0.009     5.112    ibutterfly1/iBKmodSUB/S[0]
    SLICE_X48Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.316 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[4]
                         net (fo=2, routed)           0.127     5.443    ibutterfly1/ibarrett/sub[12]
    SLICE_X48Y193        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     5.478 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_52/O
                         net (fo=1, routed)           0.053     5.531    ibutterfly1/ibarrett/mem_reg_bram_0_i_52_n_0
    SLICE_X48Y193        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     5.654 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_20/O
                         net (fo=1, routed)           0.147     5.801    iRAM1/DINADIN[12]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.437     5.409    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.711     6.120    
                         clock uncertainty           -0.035     6.085    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[12])
                                                     -0.265     5.820    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.820    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 1.585ns (55.693%)  route 1.261ns (44.307%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 5.409 - 3.311 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.652ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.878 f  iRAM1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, routed)          0.221     4.100    iRAM1/DOUTBDOUT[0]
    SLICE_X47Y189        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.224 r  iRAM1/SUB_TEMP_2_carry_i_19/O
                         net (fo=1, routed)           0.082     4.306    iRAM1/SUB_TEMP_2_carry_i_19_n_0
    SLICE_X47Y190        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.355 r  iRAM1/SUB_TEMP_2_carry_i_14/O
                         net (fo=4, routed)           0.089     4.444    iRAM1/ibutterfly1/iBKmodSUB/r3c3
    SLICE_X47Y189        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.493 f  iRAM1/SUB_TEMP_2_carry__0_i_42/O
                         net (fo=1, routed)           0.040     4.533    iRAM1/SUB_TEMP_2_carry__0_i_42_n_0
    SLICE_X47Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.583 r  iRAM1/SUB_TEMP_2_carry__0_i_31/O
                         net (fo=5, routed)           0.097     4.680    iRAM1/ibutterfly1/iBKmodSUB/r6c9
    SLICE_X47Y189        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     4.730 r  iRAM1/SUB_TEMP_2_carry__0_i_29/O
                         net (fo=4, routed)           0.234     4.964    iRAM1/SUB_TEMP_2_carry__0_i_29_n_0
    SLICE_X49Y191        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     5.001 r  iRAM1/SUB_TEMP_2_carry__0_i_16/O
                         net (fo=2, routed)           0.048     5.049    iRAM1/SUB_TEMP_2_carry__0_i_16_n_0
    SLICE_X49Y191        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     5.149 r  iRAM1/SUB_TEMP_2_carry__0_i_3/O
                         net (fo=1, routed)           0.121     5.270    ibutterfly1/iBKmodSUB/DI[1]
    SLICE_X48Y191        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_O[6])
                                                      0.112     5.382 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[6]
                         net (fo=2, routed)           0.176     5.557    ibutterfly1/ibarrett/sub[14]
    SLICE_X49Y192        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     5.608 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_18_comp/O
                         net (fo=1, routed)           0.153     5.761    iRAM1/DINADIN[14]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.437     5.409    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.711     6.120    
                         clock uncertainty           -0.035     6.085    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[14])
                                                     -0.242     5.843    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -5.761    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.828ns  (logic 1.512ns (53.473%)  route 1.316ns (46.527%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 5.413 - 3.311 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.652ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[6])
                                                      0.895     3.808 f  iRAM1/mem_reg_bram_0/DOUTADOUT[6]
                         net (fo=7, routed)           0.209     4.018    imode1/DOUTADOUT[6]
    SLICE_X48Y192        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.090     4.108 f  imode1/SUB_TEMP_2_carry_i_17/O
                         net (fo=4, routed)           0.188     4.296    iRAM1/SUB_TEMP_2_carry__0_i_6_0
    SLICE_X47Y192        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.331 r  iRAM1/mem_reg_bram_0_i_123/O
                         net (fo=3, routed)           0.175     4.506    iRAM1/mem_reg_bram_0_i_123_n_0
    SLICE_X46Y188        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     4.655 f  iRAM1/mem_reg_bram_0_i_77/O
                         net (fo=3, routed)           0.189     4.844    iRAM1/mem_reg_bram_0_i_77_n_0
    SLICE_X44Y191        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     4.896 r  iRAM1/mem_reg_bram_0_i_120/O
                         net (fo=5, routed)           0.212     5.108    iRAM1/mem_reg_bram_0_i_120_n_0
    SLICE_X46Y188        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     5.241 r  iRAM1/mem_reg_bram_0_i_115/O
                         net (fo=1, routed)           0.118     5.359    iRAM1/mem_reg_bram_0_i_115_n_0
    SLICE_X47Y188        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.482 r  iRAM1/mem_reg_bram_0_i_72/O
                         net (fo=1, routed)           0.039     5.521    iRAM1/mem_reg_bram_0_i_72_n_0
    SLICE_X47Y188        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     5.556 r  iRAM1/mem_reg_bram_0_i_38/O
                         net (fo=1, routed)           0.185     5.741    iRAM1/DA1in_w[10]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.441     5.413    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.711     6.124    
                         clock uncertainty           -0.035     6.089    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[10])
                                                     -0.244     5.845    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.845    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINBDIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 1.455ns (51.843%)  route 1.352ns (48.157%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 5.413 - 3.311 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.652ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.883     3.796 f  iRAM1/mem_reg_bram_0/DOUTADOUT[5]
                         net (fo=9, routed)           0.223     4.019    imode1/DOUTADOUT[5]
    SLICE_X49Y189        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.119 r  imode1/mem_reg_bram_0_i_159/O
                         net (fo=1, routed)           0.268     4.387    imode1/mem_reg_bram_0_i_159_n_0
    SLICE_X44Y191        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.125     4.512 f  imode1/mem_reg_bram_0_i_155/O
                         net (fo=2, routed)           0.150     4.662    iRAM1/mem_reg_bram_0_i_149_0
    SLICE_X46Y188        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     4.713 r  iRAM1/mem_reg_bram_0_i_141/O
                         net (fo=2, routed)           0.148     4.862    iRAM1/mem_reg_bram_0_i_141_n_0
    SLICE_X44Y190        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.963 r  iRAM1/mem_reg_bram_0_i_105/O
                         net (fo=1, routed)           0.044     5.007    iRAM1/mem_reg_bram_0_i_105_n_0
    SLICE_X44Y190        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091     5.098 r  iRAM1/mem_reg_bram_0_i_66/O
                         net (fo=9, routed)           0.115     5.213    iRAM1/mem_reg_bram_0_i_66_n_0
    SLICE_X44Y192        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     5.266 r  iRAM1/mem_reg_bram_0_i_79/O
                         net (fo=8, routed)           0.215     5.481    iRAM1/mem_reg_bram_0_0
    SLICE_X46Y191        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     5.532 r  iRAM1/mem_reg_bram_0_i_47/O
                         net (fo=1, routed)           0.188     5.720    iRAM1/DA1in_w[1]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINBDIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.441     5.413    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.711     6.124    
                         clock uncertainty           -0.035     6.089    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[1])
                                                     -0.264     5.825    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                          -5.720    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 1.743ns (62.313%)  route 1.054ns (37.687%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 5.409 - 3.311 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.652ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.878 f  iRAM1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, routed)          0.221     4.100    iRAM1/DOUTBDOUT[0]
    SLICE_X47Y189        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.224 r  iRAM1/SUB_TEMP_2_carry_i_19/O
                         net (fo=1, routed)           0.082     4.306    iRAM1/SUB_TEMP_2_carry_i_19_n_0
    SLICE_X47Y190        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.355 r  iRAM1/SUB_TEMP_2_carry_i_14/O
                         net (fo=4, routed)           0.089     4.444    iRAM1/ibutterfly1/iBKmodSUB/r3c3
    SLICE_X47Y189        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.493 f  iRAM1/SUB_TEMP_2_carry__0_i_42/O
                         net (fo=1, routed)           0.040     4.533    iRAM1/SUB_TEMP_2_carry__0_i_42_n_0
    SLICE_X47Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.583 r  iRAM1/SUB_TEMP_2_carry__0_i_31/O
                         net (fo=5, routed)           0.136     4.719    iRAM1/ibutterfly1/iBKmodSUB/r6c9
    SLICE_X48Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.809 r  iRAM1/SUB_TEMP_2_carry__0_i_18/O
                         net (fo=4, routed)           0.103     4.912    iRAM1/SUB_TEMP_2_carry__0_i_18_n_0
    SLICE_X48Y190        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     4.947 r  iRAM1/SUB_TEMP_2_carry_i_9_comp/O
                         net (fo=1, routed)           0.009     4.956    ibutterfly1/iBKmodSUB/iMULT31_i_28[0]
    SLICE_X48Y190        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.146 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     5.172    ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X48Y191        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.228 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[0]
                         net (fo=2, routed)           0.135     5.364    ibutterfly1/ibarrett/sub[8]
    SLICE_X49Y191        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     5.462 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_56/O
                         net (fo=1, routed)           0.042     5.504    ibutterfly1/ibarrett/mem_reg_bram_0_i_56_n_0
    SLICE_X49Y191        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.543 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_24/O
                         net (fo=1, routed)           0.170     5.713    iRAM1/DINADIN[8]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.437     5.409    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.711     6.120    
                         clock uncertainty           -0.035     6.085    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[8])
                                                     -0.261     5.824    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINADIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.715ns (61.295%)  route 1.083ns (38.705%))
  Logic Levels:           10  (CARRY8=2 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 5.409 - 3.311 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.652ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.878 f  iRAM1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, routed)          0.221     4.100    iRAM1/DOUTBDOUT[0]
    SLICE_X47Y189        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.224 r  iRAM1/SUB_TEMP_2_carry_i_19/O
                         net (fo=1, routed)           0.082     4.306    iRAM1/SUB_TEMP_2_carry_i_19_n_0
    SLICE_X47Y190        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.355 r  iRAM1/SUB_TEMP_2_carry_i_14/O
                         net (fo=4, routed)           0.089     4.444    iRAM1/ibutterfly1/iBKmodSUB/r3c3
    SLICE_X47Y189        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.493 f  iRAM1/SUB_TEMP_2_carry__0_i_42/O
                         net (fo=1, routed)           0.040     4.533    iRAM1/SUB_TEMP_2_carry__0_i_42_n_0
    SLICE_X47Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.583 r  iRAM1/SUB_TEMP_2_carry__0_i_31/O
                         net (fo=5, routed)           0.136     4.719    iRAM1/ibutterfly1/iBKmodSUB/r6c9
    SLICE_X48Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.809 r  iRAM1/SUB_TEMP_2_carry__0_i_18/O
                         net (fo=4, routed)           0.103     4.912    iRAM1/SUB_TEMP_2_carry__0_i_18_n_0
    SLICE_X48Y190        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     4.947 r  iRAM1/SUB_TEMP_2_carry_i_9_comp/O
                         net (fo=1, routed)           0.009     4.956    ibutterfly1/iBKmodSUB/iMULT31_i_28[0]
    SLICE_X48Y190        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     5.146 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry/CO[7]
                         net (fo=1, routed)           0.026     5.172    ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry_n_0
    SLICE_X48Y191        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.248 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[1]
                         net (fo=2, routed)           0.172     5.420    ibutterfly1/ibarrett/sub[9]
    SLICE_X49Y192        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     5.472 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_55/O
                         net (fo=1, routed)           0.093     5.565    ibutterfly1/ibarrett/mem_reg_bram_0_i_55_n_0
    SLICE_X49Y190        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     5.602 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_23/O
                         net (fo=1, routed)           0.111     5.713    iRAM1/DINADIN[9]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINADIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.437     5.409    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.711     6.120    
                         clock uncertainty           -0.035     6.085    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[9])
                                                     -0.248     5.837    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.837    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINADIN[13]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.683ns (60.148%)  route 1.115ns (39.852%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 5.409 - 3.311 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.652ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.878 f  iRAM1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, routed)          0.221     4.100    iRAM1/DOUTBDOUT[0]
    SLICE_X47Y189        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.224 r  iRAM1/SUB_TEMP_2_carry_i_19/O
                         net (fo=1, routed)           0.082     4.306    iRAM1/SUB_TEMP_2_carry_i_19_n_0
    SLICE_X47Y190        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.355 r  iRAM1/SUB_TEMP_2_carry_i_14/O
                         net (fo=4, routed)           0.089     4.444    iRAM1/ibutterfly1/iBKmodSUB/r3c3
    SLICE_X47Y189        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.493 f  iRAM1/SUB_TEMP_2_carry__0_i_42/O
                         net (fo=1, routed)           0.040     4.533    iRAM1/SUB_TEMP_2_carry__0_i_42_n_0
    SLICE_X47Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.583 r  iRAM1/SUB_TEMP_2_carry__0_i_31/O
                         net (fo=5, routed)           0.136     4.719    iRAM1/ibutterfly1/iBKmodSUB/r6c9
    SLICE_X48Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.809 r  iRAM1/SUB_TEMP_2_carry__0_i_18/O
                         net (fo=4, routed)           0.054     4.863    iRAM1/SUB_TEMP_2_carry__0_i_18_n_0
    SLICE_X48Y189        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.898 r  iRAM1/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=7, routed)           0.154     5.053    iRAM1/DI[1]
    SLICE_X48Y191        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     5.103 r  iRAM1/SUB_TEMP_2_carry__0_i_14/O
                         net (fo=1, routed)           0.009     5.112    ibutterfly1/iBKmodSUB/S[0]
    SLICE_X48Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     5.350 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[5]
                         net (fo=2, routed)           0.183     5.533    ibutterfly1/ibarrett/sub[13]
    SLICE_X48Y193        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     5.568 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_19_comp/O
                         net (fo=1, routed)           0.146     5.714    iRAM1/DINADIN[13]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.437     5.409    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.711     6.120    
                         clock uncertainty           -0.035     6.085    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[13])
                                                     -0.242     5.843    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.843    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINADIN[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 1.617ns (57.809%)  route 1.180ns (42.191%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns = ( 5.409 - 3.311 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.652ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.878 f  iRAM1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, routed)          0.221     4.100    iRAM1/DOUTBDOUT[0]
    SLICE_X47Y189        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.224 r  iRAM1/SUB_TEMP_2_carry_i_19/O
                         net (fo=1, routed)           0.082     4.306    iRAM1/SUB_TEMP_2_carry_i_19_n_0
    SLICE_X47Y190        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     4.355 r  iRAM1/SUB_TEMP_2_carry_i_14/O
                         net (fo=4, routed)           0.089     4.444    iRAM1/ibutterfly1/iBKmodSUB/r3c3
    SLICE_X47Y189        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.493 f  iRAM1/SUB_TEMP_2_carry__0_i_42/O
                         net (fo=1, routed)           0.040     4.533    iRAM1/SUB_TEMP_2_carry__0_i_42_n_0
    SLICE_X47Y189        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     4.583 r  iRAM1/SUB_TEMP_2_carry__0_i_31/O
                         net (fo=5, routed)           0.136     4.719    iRAM1/ibutterfly1/iBKmodSUB/r6c9
    SLICE_X48Y189        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.809 r  iRAM1/SUB_TEMP_2_carry__0_i_18/O
                         net (fo=4, routed)           0.054     4.863    iRAM1/SUB_TEMP_2_carry__0_i_18_n_0
    SLICE_X48Y189        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     4.898 r  iRAM1/SUB_TEMP_2_carry__0_i_5/O
                         net (fo=7, routed)           0.154     5.053    iRAM1/DI[1]
    SLICE_X48Y191        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     5.103 r  iRAM1/SUB_TEMP_2_carry__0_i_14/O
                         net (fo=1, routed)           0.009     5.112    ibutterfly1/iBKmodSUB/S[0]
    SLICE_X48Y191        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     5.244 r  ibutterfly1/iBKmodSUB/SUB_TEMP_2_carry__0/O[2]
                         net (fo=2, routed)           0.181     5.425    ibutterfly1/ibarrett/sub[10]
    SLICE_X49Y193        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     5.463 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_54/O
                         net (fo=1, routed)           0.050     5.513    ibutterfly1/ibarrett/mem_reg_bram_0_i_54_n_0
    SLICE_X49Y192        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     5.550 r  ibutterfly1/ibarrett/mem_reg_bram_0_i_22/O
                         net (fo=1, routed)           0.163     5.713    iRAM1/DINADIN[10]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.437     5.409    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.711     6.120    
                         clock uncertainty           -0.035     6.085    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[10])
                                                     -0.239     5.846    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.846    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iRAM1/mem_reg_bram_0/DINBDIN[9]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.311ns  (clk rise@3.311ns - clk rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.393ns (50.600%)  route 1.360ns (49.400%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.102ns = ( 5.413 - 3.311 ) 
    Source Clock Delay      (SCD):    2.913ns
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.652ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.883     3.796 f  iRAM1/mem_reg_bram_0/DOUTADOUT[5]
                         net (fo=9, routed)           0.223     4.019    imode1/DOUTADOUT[5]
    SLICE_X49Y189        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.119 r  imode1/mem_reg_bram_0_i_159/O
                         net (fo=1, routed)           0.268     4.387    imode1/mem_reg_bram_0_i_159_n_0
    SLICE_X44Y191        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.125     4.512 f  imode1/mem_reg_bram_0_i_155/O
                         net (fo=2, routed)           0.150     4.662    iRAM1/mem_reg_bram_0_i_149_0
    SLICE_X46Y188        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     4.713 r  iRAM1/mem_reg_bram_0_i_141/O
                         net (fo=2, routed)           0.101     4.814    iRAM1/mem_reg_bram_0_i_141_n_0
    SLICE_X46Y190        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     4.913 r  iRAM1/mem_reg_bram_0_i_149/O
                         net (fo=1, routed)           0.129     5.042    iRAM1/mem_reg_bram_0_i_149_n_0
    SLICE_X47Y191        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     5.091 r  iRAM1/mem_reg_bram_0_i_116/O
                         net (fo=3, routed)           0.224     5.315    iRAM1/mem_reg_bram_0_i_116_n_0
    SLICE_X45Y189        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     5.365 r  iRAM1/mem_reg_bram_0_i_73/O
                         net (fo=1, routed)           0.040     5.405    iRAM1/mem_reg_bram_0_i_73_n_0
    SLICE_X45Y189        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     5.441 r  iRAM1/mem_reg_bram_0_i_39/O
                         net (fo=1, routed)           0.225     5.666    iRAM1/DA1in_w[9]
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/DINBDIN[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.311     3.311 r  
    D16                                               0.000     3.311 r  clk (IN)
                         net (fo=0)                   0.000     3.311    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     3.780 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.780    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     3.780 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     3.949    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     3.973 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.441     5.413    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.711     6.124    
                         clock uncertainty           -0.035     6.089    
    RAMB18_X4Y76         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[9])
                                                     -0.238     5.851    iRAM1/mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                          5.851    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 iAddress_Gen/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iAddress_Gen/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      0.908ns (routing 0.396ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.444ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.908     1.325    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y180        FDCE                                         r  iAddress_Gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y180        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.364 r  iAddress_Gen/counter_reg[2]/Q
                         net (fo=7, routed)           0.029     1.393    iAddress_Gen/counter_reg[2]
    SLICE_X39Y180        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     1.413 r  iAddress_Gen/counter[3]_i_1/O
                         net (fo=1, routed)           0.006     1.419    iAddress_Gen/counter[3]_i_1_n_0
    SLICE_X39Y180        FDCE                                         r  iAddress_Gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.029     1.758    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y180        FDCE                                         r  iAddress_Gen/counter_reg[3]/C
                         clock pessimism             -0.427     1.331    
    SLICE_X39Y180        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.378    iAddress_Gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iINOUT_GEN1/a_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.041ns (29.874%)  route 0.096ns (70.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      0.876ns (routing 0.396ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.444ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.876     1.294    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y178        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.335 r  iAddress_Gen/counterx2_reg[3]/Q
                         net (fo=4, routed)           0.096     1.431    iINOUT_GEN1/ADDRARDADDR[3]
    RAMB18_X3Y70         RAMB18E2                                     r  iINOUT_GEN1/a_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.062     1.791    iINOUT_GEN1/clk_IBUF_BUFG
    RAMB18_X3Y70         RAMB18E2                                     r  iINOUT_GEN1/a_reg/CLKARDCLK
                         clock pessimism             -0.411     1.380    
    RAMB18_X3Y70         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[7])
                                                      0.006     1.386    iINOUT_GEN1/a_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 iAddress_Gen/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iAddress_Gen/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.759ns
    Source Clock Delay      (SCD):    1.326ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      0.908ns (routing 0.396ns, distribution 0.512ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.444ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.908     1.326    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y181        FDCE                                         r  iAddress_Gen/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.365 r  iAddress_Gen/counter_reg[6]/Q
                         net (fo=4, routed)           0.025     1.389    iAddress_Gen/counter_reg[6]
    SLICE_X39Y181        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.422 r  iAddress_Gen/counter[7]_i_2/O
                         net (fo=1, routed)           0.006     1.428    iAddress_Gen/counter[7]_i_2_n_0
    SLICE_X39Y181        FDCE                                         r  iAddress_Gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.029     1.759    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y181        FDCE                                         r  iAddress_Gen/counter_reg[7]/C
                         clock pessimism             -0.427     1.332    
    SLICE_X39Y181        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.379    iAddress_Gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 icontrol/counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            icontrol/cal_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.061ns (53.580%)  route 0.053ns (46.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.315ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Net Delay (Source):      0.897ns (routing 0.396ns, distribution 0.501ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.444ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.897     1.315    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.354 r  icontrol/counter2_reg[2]/Q
                         net (fo=3, routed)           0.027     1.380    icontrol/counter2_reg[2]
    SLICE_X44Y185        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.402 r  icontrol/cal_done_i_1/O
                         net (fo=1, routed)           0.026     1.428    icontrol/cal_done_i_1_n_0
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.019     1.749    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
                         clock pessimism             -0.418     1.330    
    SLICE_X44Y185        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.376    icontrol/cal_done_reg
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iINOUT_GEN1/a_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.797%)  route 0.107ns (73.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      0.876ns (routing 0.396ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.444ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.876     1.294    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y178        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.333 r  iAddress_Gen/counterx2_reg[4]/Q
                         net (fo=3, routed)           0.107     1.439    iINOUT_GEN1/ADDRARDADDR[4]
    RAMB18_X3Y70         RAMB18E2                                     r  iINOUT_GEN1/a_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.062     1.791    iINOUT_GEN1/clk_IBUF_BUFG
    RAMB18_X3Y70         RAMB18E2                                     r  iINOUT_GEN1/a_reg/CLKARDCLK
                         clock pessimism             -0.411     1.380    
    RAMB18_X3Y70         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[8])
                                                      0.006     1.386    iINOUT_GEN1/a_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iINOUT_GEN1/a_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.040ns (27.352%)  route 0.106ns (72.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      0.876ns (routing 0.396ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.062ns (routing 0.444ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.876     1.294    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y178        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.334 r  iAddress_Gen/counterx2_reg[6]/Q
                         net (fo=2, routed)           0.106     1.440    iINOUT_GEN1/ADDRARDADDR[6]
    RAMB18_X3Y70         RAMB18E2                                     r  iINOUT_GEN1/a_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.062     1.791    iINOUT_GEN1/clk_IBUF_BUFG
    RAMB18_X3Y70         RAMB18E2                                     r  iINOUT_GEN1/a_reg/CLKARDCLK
                         clock pessimism             -0.411     1.380    
    RAMB18_X3Y70         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[10])
                                                      0.006     1.386    iINOUT_GEN1/a_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 iAddress_Gen/counterx2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iAddress_Gen/counterx2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      0.876ns (routing 0.396ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.444ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.876     1.294    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y178        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.333 r  iAddress_Gen/counterx2_reg[2]/Q
                         net (fo=5, routed)           0.029     1.361    iAddress_Gen/ADDRARDADDR[2]
    SLICE_X39Y178        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     1.394 r  iAddress_Gen/counterx2[3]_i_1/O
                         net (fo=1, routed)           0.006     1.400    iAddress_Gen/counterx2[3]_i_1_n_0
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.993     1.722    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[3]/C
                         clock pessimism             -0.423     1.300    
    SLICE_X39Y178        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.347    iAddress_Gen/counterx2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 iAddress_Gen/counter_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            iAddress_Gen/counter_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.433%)  route 0.036ns (33.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.318ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      0.900ns (routing 0.396ns, distribution 0.504ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.444ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.900     1.318    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X40Y182        FDCE                                         r  iAddress_Gen/counter_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y182        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.357 r  iAddress_Gen/counter_clk_reg[0]/Q
                         net (fo=6, routed)           0.030     1.387    iAddress_Gen/counter_clk[0]
    SLICE_X40Y182        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.420 r  iAddress_Gen/counter_clk[1]_i_1/O
                         net (fo=1, routed)           0.006     1.426    iAddress_Gen/p_1_in[1]
    SLICE_X40Y182        FDCE                                         r  iAddress_Gen/counter_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.020     1.749    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X40Y182        FDCE                                         r  iAddress_Gen/counter_clk_reg[1]/C
                         clock pessimism             -0.426     1.324    
    SLICE_X40Y182        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.371    iAddress_Gen/counter_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 icontrol/counter5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            icontrol/counter5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.433%)  route 0.036ns (33.566%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      0.896ns (routing 0.396ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.444ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.896     1.313    icontrol/clk_IBUF_BUFG
    SLICE_X45Y181        FDRE                                         r  icontrol/counter5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.352 r  icontrol/counter5_reg[0]/Q
                         net (fo=7, routed)           0.030     1.383    icontrol/counter5[0]
    SLICE_X45Y181        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.416 r  icontrol/counter5[1]_i_1/O
                         net (fo=1, routed)           0.006     1.422    icontrol/counter5[1]_i_1_n_0
    SLICE_X45Y181        FDRE                                         r  icontrol/counter5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.017     1.746    icontrol/clk_IBUF_BUFG
    SLICE_X45Y181        FDRE                                         r  icontrol/counter5_reg[1]/C
                         clock pessimism             -0.427     1.319    
    SLICE_X45Y181        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.366    icontrol/counter5_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 icontrol/counter5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            icontrol/counter5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.062ns (57.739%)  route 0.045ns (42.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.313ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      0.896ns (routing 0.396ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.444ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.896     1.313    icontrol/clk_IBUF_BUFG
    SLICE_X45Y181        FDRE                                         r  icontrol/counter5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y181        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.352 r  icontrol/counter5_reg[0]/Q
                         net (fo=7, routed)           0.030     1.383    icontrol/counter5[0]
    SLICE_X45Y181        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.406 r  icontrol/counter5[2]_i_1/O
                         net (fo=1, routed)           0.015     1.421    icontrol/counter5[2]_i_1_n_0
    SLICE_X45Y181        FDRE                                         r  icontrol/counter5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.017     1.746    icontrol/clk_IBUF_BUFG
    SLICE_X45Y181        FDRE                                         r  icontrol/counter5_reg[2]/C
                         clock pessimism             -0.427     1.319    
    SLICE_X45Y181        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.365    icontrol/counter5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.656 }
Period(ns):         3.311
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.311       1.956      RAMB18_X3Y70      iINOUT_GEN1/a_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.311       1.956      RAMB36_X3Y37      iINTT_GEN1/a_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         3.311       1.956      RAMB36_X3Y36      iNTT_GEN1/a_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.311       1.956      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.311       1.956      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.311       1.956      RAMB18_X4Y75      iROM/tw1_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         3.311       1.956      RAMB18_X4Y77      iROMIN11/a_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         3.311       1.956      RAMB18_X4Y77      iROMIN11/a_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.311       2.021      BUFGCE_HDIO_X1Y7  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         3.311       2.661      DSP48E2_X7Y76     ibutterfly1/ibarrett/iMULT62/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.655       1.113      RAMB18_X3Y70      iINOUT_GEN1/a_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.655       1.113      RAMB18_X3Y70      iINOUT_GEN1/a_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.655       1.113      RAMB36_X3Y37      iINTT_GEN1/a_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.655       1.113      RAMB36_X3Y37      iINTT_GEN1/a_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.655       1.113      RAMB36_X3Y36      iNTT_GEN1/a_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.655       1.113      RAMB36_X3Y36      iNTT_GEN1/a_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.655       1.113      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.655       1.113      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.655       1.113      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.655       1.113      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.656       1.114      RAMB18_X3Y70      iINOUT_GEN1/a_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.656       1.114      RAMB18_X3Y70      iINOUT_GEN1/a_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.656       1.114      RAMB36_X3Y37      iINTT_GEN1/a_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.656       1.114      RAMB36_X3Y37      iINTT_GEN1/a_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         1.656       1.114      RAMB36_X3Y36      iNTT_GEN1/a_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         1.656       1.114      RAMB36_X3Y36      iNTT_GEN1/a_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         1.656       1.114      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         1.656       1.114      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         1.656       1.114      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         1.656       1.114      RAMB18_X4Y76      iRAM1/mem_reg_bram_0/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.909ns  (logic 3.288ns (66.966%)  route 1.622ns (33.034%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[14])
                                                      0.866     3.779 r  iRAM1/mem_reg_bram_0/DOUTADOUT[14]
                         net (fo=8, routed)           0.392     4.171    iRAM1/DOUTADOUT[14]
    SLICE_X44Y188        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     4.282 r  iRAM1/data_out2_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.230     5.512    data_out2_OBUF[14]
    E10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.311     7.823 r  data_out2_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.823    data_out2[14]
    E10                                                               r  data_out2[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.864ns  (logic 3.305ns (67.948%)  route 1.559ns (32.052%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[12])
                                                      0.883     3.796 r  iRAM1/mem_reg_bram_0/DOUTADOUT[12]
                         net (fo=7, routed)           0.456     4.252    iRAM1/DOUTADOUT[12]
    SLICE_X44Y188        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     4.362 r  iRAM1/data_out2_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.103     5.465    data_out2_OBUF[12]
    D9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.312     7.777 r  data_out2_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.777    data_out2[12]
    D9                                                                r  data_out2[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.824ns  (logic 3.329ns (69.022%)  route 1.494ns (30.978%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.890     3.805 r  iRAM1/mem_reg_bram_0/DOUTBDOUT[2]
                         net (fo=7, routed)           0.411     4.217    iRAM1/DOUTBDOUT[2]
    SLICE_X43Y193        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     4.375 r  iRAM1/data_out1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.083     5.458    data_out1_OBUF[2]
    B13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.281     7.739 r  data_out1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.739    data_out1[2]
    B13                                                               r  data_out1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.796ns  (logic 3.349ns (69.834%)  route 1.447ns (30.166%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     3.878 r  iRAM1/mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=13, routed)          0.299     4.177    iRAM1/DOUTBDOUT[0]
    SLICE_X44Y191        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.111     4.288 r  iRAM1/data_out1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.148     5.436    data_out1_OBUF[0]
    A15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.275     7.712 r  data_out1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.712    data_out1[0]
    A15                                                               r  data_out1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.790ns  (logic 3.409ns (71.172%)  route 1.381ns (28.828%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      0.972     3.885 r  iRAM1/mem_reg_bram_0/DOUTADOUT[0]
                         net (fo=12, routed)          0.661     4.546    iRAM1/DOUTADOUT[0]
    SLICE_X42Y184        LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     4.683 r  iRAM1/data_out2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.720     5.403    data_out2_OBUF[0]
    A13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.300     7.703 r  data_out2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.703    data_out2[0]
    A13                                                               r  data_out2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.779ns  (logic 3.309ns (69.243%)  route 1.470ns (30.757%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.876     3.791 r  iRAM1/mem_reg_bram_0/DOUTBDOUT[4]
                         net (fo=9, routed)           0.432     4.223    iRAM1/DOUTBDOUT[4]
    SLICE_X44Y193        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     4.381 r  iRAM1/data_out1_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.038     5.419    data_out1_OBUF[4]
    C14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.275     7.694 r  data_out1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.694    data_out1[4]
    C14                                                               r  data_out1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.756ns  (logic 3.238ns (68.074%)  route 1.519ns (31.926%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[13])
                                                      0.875     3.788 r  iRAM1/mem_reg_bram_0/DOUTADOUT[13]
                         net (fo=6, routed)           0.605     4.393    iRAM1/DOUTADOUT[13]
    SLICE_X44Y188        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     4.444 r  iRAM1/data_out2_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.914     5.358    data_out2_OBUF[13]
    C9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.312     7.670 r  data_out2_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.670    data_out2[13]
    C9                                                                r  data_out2[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 3.284ns (69.479%)  route 1.443ns (30.521%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[10])
                                                      0.881     3.794 r  iRAM1/mem_reg_bram_0/DOUTADOUT[10]
                         net (fo=6, routed)           0.397     4.191    iRAM1/DOUTADOUT[10]
    SLICE_X44Y186        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.290 r  iRAM1/data_out2_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.046     5.336    data_out2_OBUF[10]
    D11                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.304     7.641 r  data_out2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.641    data_out2[10]
    D11                                                               r  data_out2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.719ns  (logic 3.303ns (69.982%)  route 1.417ns (30.018%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.719ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.708     2.915    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.899     3.814 r  iRAM1/mem_reg_bram_0/DOUTBDOUT[3]
                         net (fo=17, routed)          0.399     4.213    iRAM1/DOUTBDOUT[3]
    SLICE_X44Y193        LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.335 r  iRAM1/data_out1_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.018     5.353    data_out1_OBUF[3]
    B14                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.282     7.635 r  data_out1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.635    data_out1[3]
    B14                                                               r  data_out1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iRAM1/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.702ns  (logic 3.342ns (71.081%)  route 1.360ns (28.919%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.706ns (routing 0.719ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.975     0.975 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.975    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.975 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.179    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.207 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.706     2.913    iRAM1/clk_IBUF_BUFG
    RAMB18_X4Y76         RAMB18E2                                     r  iRAM1/mem_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y76         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[6])
                                                      0.895     3.808 r  iRAM1/mem_reg_bram_0/DOUTADOUT[6]
                         net (fo=7, routed)           0.387     4.195    iRAM1/DOUTADOUT[6]
    SLICE_X46Y188        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     4.331 r  iRAM1/data_out2_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.973     5.304    data_out2_OBUF[6]
    B10                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.311     7.615 r  data_out2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.615    data_out2[6]
    B10                                                               r  data_out2[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 icontrol/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 1.046ns (71.748%)  route 0.412ns (28.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.396ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.890     1.308    icontrol/clk_IBUF_BUFG
    SLICE_X43Y182        FDRE                                         r  icontrol/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.347 r  icontrol/done_reg/Q
                         net (fo=1, routed)           0.412     1.759    done_OBUF
    F15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.007     2.766 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     2.766    done
    F15                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/in_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            in_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.494ns  (logic 1.047ns (70.078%)  route 0.447ns (29.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.396ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.890     1.308    icontrol/clk_IBUF_BUFG
    SLICE_X43Y183        FDRE                                         r  icontrol/in_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.347 r  icontrol/in_done_reg/Q
                         net (fo=47, routed)          0.447     1.794    in_done_OBUF
    F16                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.008     2.802 r  in_done_OBUF_inst/O
                         net (fo=0)                   0.000     2.802    in_done
    F16                                                               r  in_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            cal_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 1.046ns (69.128%)  route 0.467ns (30.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.396ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.898     1.316    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.355 r  icontrol/cal_done_reg/Q
                         net (fo=40, routed)          0.467     1.822    cal_done_OBUF
    F17                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.007     2.829 r  cal_done_OBUF_inst/O
                         net (fo=0)                   0.000     2.829    cal_done
    F17                                                               r  cal_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.533ns  (logic 1.126ns (73.496%)  route 0.406ns (26.504%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.396ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.898     1.316    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.355 r  icontrol/cal_done_reg/Q
                         net (fo=40, routed)          0.081     1.436    iRAM1/cal_done_OBUF
    SLICE_X44Y186        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     1.476 r  iRAM1/data_out2_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.801    data_out2_OBUF[1]
    A12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.047     2.848 r  data_out2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.848    data_out2[1]
    A12                                                               r  data_out2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.589ns  (logic 1.119ns (70.451%)  route 0.470ns (29.549%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.396ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.898     1.316    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.355 r  icontrol/cal_done_reg/Q
                         net (fo=40, routed)          0.067     1.421    iRAM1/cal_done_OBUF
    SLICE_X44Y187        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.443 r  iRAM1/data_out2_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.846    data_out2_OBUF[7]
    B9                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.058     2.905 r  data_out2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.905    data_out2[7]
    B9                                                                r  data_out2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.599ns  (logic 1.085ns (67.889%)  route 0.513ns (32.111%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.396ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.898     1.316    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.355 r  icontrol/cal_done_reg/Q
                         net (fo=40, routed)          0.142     1.497    iRAM1/cal_done_OBUF
    SLICE_X44Y192        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     1.521 r  iRAM1/data_out1_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.371     1.892    data_out1_OBUF[14]
    E14                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.022     2.914 r  data_out1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.914    data_out1[14]
    E14                                                               r  data_out1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 1.107ns (68.501%)  route 0.509ns (31.499%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.396ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.898     1.316    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.355 r  icontrol/cal_done_reg/Q
                         net (fo=40, routed)          0.101     1.456    iRAM1/cal_done_OBUF
    SLICE_X44Y186        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     1.480 r  iRAM1/data_out2_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.888    data_out2_OBUF[9]
    C11                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.044     2.932 r  data_out2_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.932    data_out2[9]
    C11                                                               r  data_out2[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.626ns  (logic 1.117ns (68.657%)  route 0.510ns (31.343%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.396ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.898     1.316    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.355 r  icontrol/cal_done_reg/Q
                         net (fo=40, routed)          0.119     1.473    iRAM1/cal_done_OBUF
    SLICE_X46Y188        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.495 r  iRAM1/data_out2_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.391     1.886    data_out2_OBUF[3]
    A10                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.056     2.942 r  data_out2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.942    data_out2[3]
    A10                                                               r  data_out2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.637ns  (logic 1.118ns (68.307%)  route 0.519ns (31.693%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.396ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.898     1.316    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.355 r  icontrol/cal_done_reg/Q
                         net (fo=40, routed)          0.142     1.496    iRAM1/cal_done_OBUF
    SLICE_X42Y184        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.036     1.532 r  iRAM1/data_out2_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.377     1.909    data_out2_OBUF[0]
    A13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.043     2.953 r  data_out2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.953    data_out2[0]
    A13                                                               r  data_out2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 icontrol/cal_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Destination:            data_out1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.082ns (65.015%)  route 0.582ns (34.985%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.898ns (routing 0.396ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.310     0.310 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.310    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.310 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.401    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.418 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         0.898     1.316    icontrol/clk_IBUF_BUFG
    SLICE_X44Y185        FDRE                                         r  icontrol/cal_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.355 r  icontrol/cal_done_reg/Q
                         net (fo=40, routed)          0.142     1.497    iRAM1/cal_done_OBUF
    SLICE_X44Y192        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     1.519 r  iRAM1/data_out1_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.959    data_out1_OBUF[13]
    E13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.021     2.980 r  data_out1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.980    data_out1[13]
    E13                                                               r  data_out1[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           249 Endpoints
Min Delay           249 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter3_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.412ns  (logic 0.979ns (40.577%)  route 1.433ns (59.423%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.436ns (routing 0.652ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.433     2.412    icontrol/rst_IBUF
    SLICE_X44Y183        FDRE                                         r  icontrol/counter3_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.436     2.098    icontrol/clk_IBUF_BUFG
    SLICE_X44Y183        FDRE                                         r  icontrol/counter3_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter3_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.412ns  (logic 0.979ns (40.577%)  route 1.433ns (59.423%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.436ns (routing 0.652ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.433     2.412    icontrol/rst_IBUF
    SLICE_X44Y183        FDRE                                         r  icontrol/counter3_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.436     2.098    icontrol/clk_IBUF_BUFG
    SLICE_X44Y183        FDRE                                         r  icontrol/counter3_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter3_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.412ns  (logic 0.979ns (40.577%)  route 1.433ns (59.423%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.436ns (routing 0.652ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.433     2.412    icontrol/rst_IBUF
    SLICE_X44Y183        FDRE                                         r  icontrol/counter3_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.436     2.098    icontrol/clk_IBUF_BUFG
    SLICE_X44Y183        FDRE                                         r  icontrol/counter3_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter3_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.412ns  (logic 0.979ns (40.577%)  route 1.433ns (59.423%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.436ns (routing 0.652ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.433     2.412    icontrol/rst_IBUF
    SLICE_X44Y183        FDRE                                         r  icontrol/counter3_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.436     2.098    icontrol/clk_IBUF_BUFG
    SLICE_X44Y183        FDRE                                         r  icontrol/counter3_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iAddress_Gen/counterx2_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.979ns (40.627%)  route 1.430ns (59.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.398ns (routing 0.652ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.430     2.409    iAddress_Gen/rst_IBUF
    SLICE_X39Y178        FDCE                                         f  iAddress_Gen/counterx2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.398     2.060    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iAddress_Gen/counterx2_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.979ns (40.627%)  route 1.430ns (59.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.398ns (routing 0.652ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.430     2.409    iAddress_Gen/rst_IBUF
    SLICE_X39Y178        FDCE                                         f  iAddress_Gen/counterx2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.398     2.060    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iAddress_Gen/counterx2_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.979ns (40.627%)  route 1.430ns (59.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.398ns (routing 0.652ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.430     2.409    iAddress_Gen/rst_IBUF
    SLICE_X39Y178        FDCE                                         f  iAddress_Gen/counterx2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.398     2.060    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iAddress_Gen/counterx2_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.979ns (40.627%)  route 1.430ns (59.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.398ns (routing 0.652ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.430     2.409    iAddress_Gen/rst_IBUF
    SLICE_X39Y178        FDCE                                         f  iAddress_Gen/counterx2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.398     2.060    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iAddress_Gen/counterx2_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.979ns (40.627%)  route 1.430ns (59.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.398ns (routing 0.652ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.430     2.409    iAddress_Gen/rst_IBUF
    SLICE_X39Y178        FDCE                                         f  iAddress_Gen/counterx2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.398     2.060    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            iAddress_Gen/counterx2_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.979ns (40.627%)  route 1.430ns (59.373%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.398ns (routing 0.652ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.979     0.979 f  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.979    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.979 f  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         1.430     2.409    iAddress_Gen/rst_IBUF
    SLICE_X39Y178        FDCE                                         f  iAddress_Gen/counterx2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.469     0.469 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.469    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.469 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.638    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.662 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.398     2.060    iAddress_Gen/clk_IBUF_BUFG
    SLICE_X39Y178        FDCE                                         r  iAddress_Gen/counterx2_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.313ns (51.033%)  route 0.300ns (48.967%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.444ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.300     0.614    icontrol/rst_IBUF
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.003     1.732    icontrol/clk_IBUF_BUFG
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[26]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.313ns (51.033%)  route 0.300ns (48.967%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.444ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.300     0.614    icontrol/rst_IBUF
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.003     1.732    icontrol/clk_IBUF_BUFG
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[27]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.313ns (51.033%)  route 0.300ns (48.967%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.444ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.300     0.614    icontrol/rst_IBUF
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.003     1.732    icontrol/clk_IBUF_BUFG
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[28]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.313ns (51.033%)  route 0.300ns (48.967%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.444ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.300     0.614    icontrol/rst_IBUF
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.003     1.732    icontrol/clk_IBUF_BUFG
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.313ns (51.033%)  route 0.300ns (48.967%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.444ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.300     0.614    icontrol/rst_IBUF
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.003     1.732    icontrol/clk_IBUF_BUFG
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.313ns (51.033%)  route 0.300ns (48.967%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.732ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.444ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.300     0.614    icontrol/rst_IBUF
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.003     1.732    icontrol/clk_IBUF_BUFG
    SLICE_X45Y186        FDRE                                         r  icontrol/counter6_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.313ns (48.175%)  route 0.337ns (51.825%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.444ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.337     0.650    icontrol/rst_IBUF
    SLICE_X45Y185        FDRE                                         r  icontrol/counter6_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.011     1.741    icontrol/clk_IBUF_BUFG
    SLICE_X45Y185        FDRE                                         r  icontrol/counter6_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.313ns (48.175%)  route 0.337ns (51.825%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.444ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.337     0.650    icontrol/rst_IBUF
    SLICE_X45Y185        FDRE                                         r  icontrol/counter6_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.011     1.741    icontrol/clk_IBUF_BUFG
    SLICE_X45Y185        FDRE                                         r  icontrol/counter6_reg[19]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.313ns (48.175%)  route 0.337ns (51.825%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.444ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.337     0.650    icontrol/rst_IBUF
    SLICE_X45Y185        FDRE                                         r  icontrol/counter6_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.011     1.741    icontrol/clk_IBUF_BUFG
    SLICE_X45Y185        FDRE                                         r  icontrol/counter6_reg[20]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            icontrol/counter6_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.656ns period=3.311ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.313ns (48.175%)  route 0.337ns (51.825%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.011ns (routing 0.444ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    G15                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.313     0.313 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.313    rst_IBUF_inst/OUT
    G15                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.313 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=139, routed)         0.337     0.650    icontrol/rst_IBUF
    SLICE_X45Y185        FDRE                                         r  icontrol/counter6_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    D16                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.597     0.597 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.597    clk_IBUF_inst/OUT
    D16                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.597 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.710    clk_IBUF
    BUFGCE_HDIO_X1Y7     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.729 r  clk_IBUF_BUFG_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=253, routed)         1.011     1.741    icontrol/clk_IBUF_BUFG
    SLICE_X45Y185        FDRE                                         r  icontrol/counter6_reg[21]/C





