; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_hardtanh_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %6 = shl i32 %5, 10, !dbg !11
  %7 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %8 = shl i32 %7, 2, !dbg !12
  %9 = and i32 %8, 508, !dbg !12
  %10 = or disjoint i32 %6, %9, !dbg !13
  %11 = or disjoint i32 %10, 512, !dbg !13
  %12 = icmp slt i32 %10, 246016, !dbg !14
  %13 = icmp slt i32 %11, 246016, !dbg !14
  %14 = srem i32 %10, 64, !dbg !15
  %15 = sext i32 %10 to i64, !dbg !16
  %16 = getelementptr float, ptr addrspace(1) %0, i64 %15, !dbg !16
  %17 = sext i32 %11 to i64, !dbg !16
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !16
  %19 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %16, i1 %12) #1, !dbg !17
  %20 = extractvalue { i32, i32, i32, i32 } %19, 0, !dbg !17
  %21 = extractvalue { i32, i32, i32, i32 } %19, 1, !dbg !17
  %22 = extractvalue { i32, i32, i32, i32 } %19, 2, !dbg !17
  %23 = extractvalue { i32, i32, i32, i32 } %19, 3, !dbg !17
  %24 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %18, i1 %13) #1, !dbg !17
  %25 = extractvalue { i32, i32, i32, i32 } %24, 0, !dbg !17
  %26 = extractvalue { i32, i32, i32, i32 } %24, 1, !dbg !17
  %27 = extractvalue { i32, i32, i32, i32 } %24, 2, !dbg !17
  %28 = extractvalue { i32, i32, i32, i32 } %24, 3, !dbg !17
  %29 = sext i32 %14 to i64, !dbg !18
  %30 = getelementptr float, ptr addrspace(1) %1, i64 %29, !dbg !18
  %31 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %30, i1 %12) #1, !dbg !19
  %32 = extractvalue { i32, i32, i32, i32 } %31, 0, !dbg !19
  %33 = extractvalue { i32, i32, i32, i32 } %31, 1, !dbg !19
  %34 = extractvalue { i32, i32, i32, i32 } %31, 2, !dbg !19
  %35 = extractvalue { i32, i32, i32, i32 } %31, 3, !dbg !19
  %36 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.L1::evict_last.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %30, i1 %13) #1, !dbg !19
  %37 = extractvalue { i32, i32, i32, i32 } %36, 0, !dbg !19
  %38 = extractvalue { i32, i32, i32, i32 } %36, 1, !dbg !19
  %39 = extractvalue { i32, i32, i32, i32 } %36, 2, !dbg !19
  %40 = extractvalue { i32, i32, i32, i32 } %36, 3, !dbg !19
  %41 = insertelement <8 x i32> poison, i32 %28, i64 0, !dbg !17
  %42 = insertelement <8 x i32> %41, i32 %27, i64 1, !dbg !17
  %43 = insertelement <8 x i32> %42, i32 %26, i64 2, !dbg !17
  %44 = insertelement <8 x i32> %43, i32 %25, i64 3, !dbg !17
  %45 = insertelement <8 x i32> %44, i32 %23, i64 4, !dbg !17
  %46 = insertelement <8 x i32> %45, i32 %22, i64 5, !dbg !17
  %47 = insertelement <8 x i32> %46, i32 %21, i64 6, !dbg !17
  %48 = insertelement <8 x i32> %47, i32 %20, i64 7, !dbg !17
  %49 = bitcast <8 x i32> %48 to <8 x float>, !dbg !17
  %50 = insertelement <8 x i32> poison, i32 %40, i64 0, !dbg !19
  %51 = insertelement <8 x i32> %50, i32 %39, i64 1, !dbg !19
  %52 = insertelement <8 x i32> %51, i32 %38, i64 2, !dbg !19
  %53 = insertelement <8 x i32> %52, i32 %37, i64 3, !dbg !19
  %54 = insertelement <8 x i32> %53, i32 %35, i64 4, !dbg !19
  %55 = insertelement <8 x i32> %54, i32 %34, i64 5, !dbg !19
  %56 = insertelement <8 x i32> %55, i32 %33, i64 6, !dbg !19
  %57 = insertelement <8 x i32> %56, i32 %32, i64 7, !dbg !19
  %58 = bitcast <8 x i32> %57 to <8 x float>, !dbg !19
  %59 = fadd <8 x float> %49, %58, !dbg !20
  %60 = fcmp ole <8 x float> %59, zeroinitializer, !dbg !21
  %61 = select <8 x i1> %60, <8 x float> zeroinitializer, <8 x float> %59, !dbg !21
  %62 = fcmp olt <8 x float> %61, splat (float 6.000000e+00), !dbg !25
  %63 = extractelement <8 x float> %61, i64 7, !dbg !27
  %64 = fcmp uno float %63, 0.000000e+00, !dbg !28
  %65 = extractelement <8 x float> %61, i64 6, !dbg !27
  %66 = fcmp uno float %65, 0.000000e+00, !dbg !28
  %67 = extractelement <8 x float> %61, i64 5, !dbg !27
  %68 = fcmp uno float %67, 0.000000e+00, !dbg !28
  %69 = extractelement <8 x float> %61, i64 4, !dbg !27
  %70 = fcmp uno float %69, 0.000000e+00, !dbg !28
  %71 = extractelement <8 x float> %61, i64 3, !dbg !27
  %72 = fcmp uno float %71, 0.000000e+00, !dbg !28
  %73 = extractelement <8 x float> %61, i64 2, !dbg !27
  %74 = fcmp uno float %73, 0.000000e+00, !dbg !28
  %75 = extractelement <8 x float> %61, i64 1, !dbg !27
  %76 = fcmp uno float %75, 0.000000e+00, !dbg !28
  %77 = extractelement <8 x float> %61, i64 0, !dbg !27
  %78 = fcmp uno float %77, 0.000000e+00, !dbg !28
  %79 = extractelement <8 x i1> %62, i64 7, !dbg !29
  %80 = or i1 %79, %64, !dbg !29
  %81 = extractelement <8 x i1> %62, i64 6, !dbg !29
  %82 = or i1 %81, %66, !dbg !29
  %83 = extractelement <8 x i1> %62, i64 5, !dbg !29
  %84 = or i1 %83, %68, !dbg !29
  %85 = extractelement <8 x i1> %62, i64 4, !dbg !29
  %86 = or i1 %85, %70, !dbg !29
  %87 = extractelement <8 x i1> %62, i64 3, !dbg !29
  %88 = or i1 %87, %72, !dbg !29
  %89 = extractelement <8 x i1> %62, i64 2, !dbg !29
  %90 = or i1 %89, %74, !dbg !29
  %91 = extractelement <8 x i1> %62, i64 1, !dbg !29
  %92 = or i1 %91, %76, !dbg !29
  %93 = extractelement <8 x i1> %62, i64 0, !dbg !29
  %94 = or i1 %93, %78, !dbg !29
  %95 = getelementptr float, ptr addrspace(1) %2, i64 %15, !dbg !30
  %96 = getelementptr float, ptr addrspace(1) %2, i64 %17, !dbg !30
  %97 = bitcast float %63 to i32, !dbg !27
  %98 = select i1 %80, i32 %97, i32 1086324736, !dbg !31
  %99 = bitcast float %65 to i32, !dbg !27
  %100 = select i1 %82, i32 %99, i32 1086324736, !dbg !31
  %101 = bitcast float %67 to i32, !dbg !27
  %102 = select i1 %84, i32 %101, i32 1086324736, !dbg !31
  %103 = bitcast float %69 to i32, !dbg !27
  %104 = select i1 %86, i32 %103, i32 1086324736, !dbg !31
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %98, i32 %100, i32 %102, i32 %104, ptr addrspace(1) %95, i1 %12) #1, !dbg !27
  %105 = bitcast float %71 to i32, !dbg !27
  %106 = select i1 %88, i32 %105, i32 1086324736, !dbg !31
  %107 = bitcast float %73 to i32, !dbg !27
  %108 = select i1 %90, i32 %107, i32 1086324736, !dbg !31
  %109 = bitcast float %75 to i32, !dbg !27
  %110 = select i1 %92, i32 %109, i32 1086324736, !dbg !31
  %111 = bitcast float %77 to i32, !dbg !27
  %112 = select i1 %94, i32 %111, i32 1086324736, !dbg !31
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %106, i32 %108, i32 %110, i32 %112, ptr addrspace(1) %96, i1 %13) #1, !dbg !27
  ret void, !dbg !32
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cghhujf65f6hqmpdkwffzgq5p7ps2zo6y7ogslendk7v6lklfb35.py", directory: "inductor_cache/gh")
!4 = !{ptr @triton_poi_fused_convolution_hardtanh_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_hardtanh_5, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_hardtanh_5", linkageName: "triton_poi_fused_convolution_hardtanh_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 26, column: 30, scope: !7)
!17 = !DILocation(line: 26, column: 35, scope: !7)
!18 = !DILocation(line: 27, column: 30, scope: !7)
!19 = !DILocation(line: 27, column: 35, scope: !7)
!20 = !DILocation(line: 28, column: 18, scope: !7)
!21 = !DILocation(line: 121, column: 29, scope: !22, inlinedAt: !24)
!22 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!23 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!24 = !DILocation(line: 30, column: 40, scope: !7)
!25 = !DILocation(line: 110, column: 15, scope: !22, inlinedAt: !26)
!26 = !DILocation(line: 32, column: 40, scope: !7)
!27 = !DILocation(line: 33, column: 36, scope: !7)
!28 = !DILocation(line: 112, column: 21, scope: !22, inlinedAt: !26)
!29 = !DILocation(line: 112, column: 16, scope: !22, inlinedAt: !26)
!30 = !DILocation(line: 33, column: 25, scope: !7)
!31 = !DILocation(line: 113, column: 29, scope: !22, inlinedAt: !26)
!32 = !DILocation(line: 33, column: 4, scope: !7)
