// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;

reg ap_idle;
reg[7:0] ap_return_0;
reg[7:0] ap_return_1;
reg[7:0] ap_return_2;
reg[7:0] ap_return_3;
reg[7:0] ap_return_4;
reg[7:0] ap_return_5;
reg[7:0] ap_return_6;
reg[7:0] ap_return_7;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln124_fu_581_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [5:0] outidx_3_address0;
reg    outidx_3_ce0;
wire   [1:0] outidx_3_q0;
wire   [6:0] w2_V_address0;
reg    w2_V_ce0;
wire  signed [7:0] w2_V_q0;
wire   [6:0] w2_V_address1;
reg    w2_V_ce1;
wire  signed [7:0] w2_V_q1;
reg   [0:0] do_init_reg_130;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] ir31_reg_145;
reg   [3:0] in_index32_reg_284;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
reg   [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
reg   [7:0] acc_V30_reg_406;
reg   [7:0] acc_V_5628_reg_420;
reg   [7:0] acc_V_5726_reg_434;
reg   [7:0] acc_V_5824_reg_448;
reg   [7:0] acc_V_5922_reg_462;
reg   [7:0] acc_V_6020_reg_476;
reg   [7:0] acc_V_6118_reg_490;
reg   [7:0] acc_V_6216_reg_504;
reg   [0:0] ap_phi_mux_do_init_phi_fu_133_p6;
wire   [5:0] ir_fu_575_p2;
reg   [5:0] ir_reg_1004;
reg   [0:0] icmp_ln124_reg_1009;
reg   [0:0] icmp_ln124_reg_1009_pp0_iter1_reg;
reg   [1:0] out_index_reg_1013;
reg  signed [7:0] rhs_reg_1022;
reg  signed [7:0] rhs_8_reg_1028;
wire   [3:0] in_index_fu_667_p3;
reg   [3:0] in_index_reg_1034;
wire   [7:0] acc_V_68_fu_753_p3;
wire   [7:0] acc_V_67_fu_761_p3;
wire   [7:0] acc_V_66_fu_769_p3;
wire   [7:0] acc_V_65_fu_783_p3;
wire   [7:0] acc_V_72_fu_854_p3;
wire   [7:0] acc_V_71_fu_862_p3;
wire   [7:0] acc_V_70_fu_870_p3;
wire   [7:0] acc_V_69_fu_884_p3;
wire    ap_loop_init;
wire    ap_block_pp0_stage0;
reg   [5:0] ap_phi_mux_ir31_phi_fu_148_p6;
reg   [3:0] ap_phi_mux_in_index32_phi_fu_288_p6;
reg    ap_loop_init_pp0_iter1_reg;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
reg   [7:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
reg   [7:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
reg   [7:0] ap_phi_mux_acc_V30_phi_fu_410_p6;
reg    ap_loop_init_pp0_iter2_reg;
reg   [7:0] ap_phi_mux_acc_V_5628_phi_fu_424_p6;
reg   [7:0] ap_phi_mux_acc_V_5726_phi_fu_438_p6;
reg   [7:0] ap_phi_mux_acc_V_5824_phi_fu_452_p6;
reg   [7:0] ap_phi_mux_acc_V_5922_phi_fu_466_p6;
reg   [7:0] ap_phi_mux_acc_V_6020_phi_fu_480_p6;
reg   [7:0] ap_phi_mux_acc_V_6118_phi_fu_494_p6;
reg   [7:0] ap_phi_mux_acc_V_6216_phi_fu_508_p6;
wire   [63:0] zext_ln124_fu_554_p1;
wire   [63:0] p_cast_i_fu_570_p1;
wire   [6:0] zext_ln124_4_fu_560_p1;
wire   [6:0] empty_55_fu_564_p2;
wire   [7:0] a_V_fu_587_p11;
wire  signed [7:0] mul_ln1270_fu_619_p1;
wire  signed [14:0] sext_ln1273_9_fu_615_p1;
wire   [14:0] mul_ln1270_fu_619_p2;
wire  signed [7:0] mul_ln1270_8_fu_639_p1;
wire   [14:0] mul_ln1270_8_fu_639_p2;
wire   [3:0] in_index_2_fu_655_p2;
wire   [0:0] icmp_ln141_fu_661_p2;
wire  signed [7:0] lhs_fu_675_p6;
wire  signed [8:0] sext_ln813_fu_688_p1;
wire  signed [8:0] sext_ln813_16_fu_692_p1;
wire   [8:0] sub_ln1420_fu_695_p2;
wire   [0:0] icmp_ln808_fu_701_p2;
wire   [0:0] icmp_ln1420_fu_716_p2;
wire   [0:0] icmp_ln808_2_fu_711_p2;
wire   [0:0] icmp_ln808_1_fu_706_p2;
wire   [0:0] or_ln808_1_fu_728_p2;
wire   [0:0] or_ln808_fu_722_p2;
wire   [0:0] or_ln808_2_fu_734_p2;
wire   [7:0] acc_V_63_fu_748_p2;
wire   [0:0] or_ln813_fu_777_p2;
wire   [7:0] acc_V_62_fu_740_p3;
wire  signed [7:0] lhs_8_fu_791_p6;
wire  signed [8:0] sext_ln813_17_fu_804_p1;
wire  signed [8:0] sext_ln813_18_fu_808_p1;
wire   [8:0] sub_ln1420_8_fu_811_p2;
wire   [0:0] icmp_ln1420_8_fu_817_p2;
wire   [0:0] or_ln808_4_fu_829_p2;
wire   [0:0] or_ln808_3_fu_823_p2;
wire   [0:0] or_ln808_5_fu_835_p2;
wire   [7:0] acc_V_64_fu_849_p2;
wire   [0:0] or_ln813_1_fu_878_p2;
wire   [7:0] acc_V_fu_841_p3;
reg   [7:0] ap_return_0_preg;
reg   [7:0] ap_return_1_preg;
reg   [7:0] ap_return_2_preg;
reg   [7:0] ap_return_3_preg;
reg   [7:0] ap_return_4_preg;
reg   [7:0] ap_return_5_preg;
reg   [7:0] ap_return_6_preg;
reg   [7:0] ap_return_7_preg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_178;
reg    ap_condition_191;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_return_0_preg = 8'd0;
#0 ap_return_1_preg = 8'd0;
#0 ap_return_2_preg = 8'd0;
#0 ap_return_3_preg = 8'd0;
#0 ap_return_4_preg = 8'd0;
#0 ap_return_5_preg = 8'd0;
#0 ap_return_6_preg = 8'd0;
#0 ap_return_7_preg = 8'd0;
#0 ap_done_reg = 1'b0;
end

myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_outidx_3_dEe #(
    .DataWidth( 2 ),
    .AddressRange( 36 ),
    .AddressWidth( 6 ))
outidx_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(outidx_3_address0),
    .ce0(outidx_3_ce0),
    .q0(outidx_3_q0)
);

myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s_w2_V_ROM_eOg #(
    .DataWidth( 8 ),
    .AddressRange( 72 ),
    .AddressWidth( 7 ))
w2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w2_V_address0),
    .ce0(w2_V_ce0),
    .q0(w2_V_q0),
    .address1(w2_V_address1),
    .ce1(w2_V_ce1),
    .q1(w2_V_q1)
);

myproject_mux_94_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 8 ),
    .din7_WIDTH( 8 ),
    .din8_WIDTH( 8 ),
    .din9_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mux_94_8_1_1_U12(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4),
    .din3(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4),
    .din4(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4),
    .din5(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4),
    .din6(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4),
    .din7(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4),
    .din8(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4),
    .din9(ap_phi_mux_in_index32_phi_fu_288_p6),
    .dout(a_V_fu_587_p11)
);

myproject_mul_8s_8s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_8s_8s_15_1_1_U13(
    .din0(w2_V_q1),
    .din1(mul_ln1270_fu_619_p1),
    .dout(mul_ln1270_fu_619_p2)
);

myproject_mul_8s_8s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 15 ))
mul_8s_8s_15_1_1_U14(
    .din0(w2_V_q0),
    .din1(mul_ln1270_8_fu_639_p1),
    .dout(mul_ln1270_8_fu_639_p2)
);

myproject_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_42_8_1_1_U15(
    .din0(ap_phi_mux_acc_V30_phi_fu_410_p6),
    .din1(ap_phi_mux_acc_V_5628_phi_fu_424_p6),
    .din2(ap_phi_mux_acc_V_5726_phi_fu_438_p6),
    .din3(ap_phi_mux_acc_V_5824_phi_fu_452_p6),
    .din4(out_index_reg_1013),
    .dout(lhs_fu_675_p6)
);

myproject_mux_42_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
mux_42_8_1_1_U16(
    .din0(ap_phi_mux_acc_V_5922_phi_fu_466_p6),
    .din1(ap_phi_mux_acc_V_6020_phi_fu_480_p6),
    .din2(ap_phi_mux_acc_V_6118_phi_fu_494_p6),
    .din3(ap_phi_mux_acc_V_6216_phi_fu_508_p6),
    .din4(out_index_reg_1013),
    .dout(lhs_8_fu_791_p6)
);

myproject_flow_control_loop_pipe_no_ap_cont flow_control_loop_pipe_no_ap_cont_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
            ap_return_0_preg <= acc_V_65_fu_783_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
            ap_return_1_preg <= acc_V_66_fu_769_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
            ap_return_2_preg <= acc_V_67_fu_761_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
            ap_return_3_preg <= acc_V_68_fu_753_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
            ap_return_4_preg <= acc_V_69_fu_884_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
            ap_return_5_preg <= acc_V_70_fu_870_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_6_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
            ap_return_6_preg <= acc_V_71_fu_862_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_7_preg <= 8'd0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
            ap_return_7_preg <= acc_V_72_fu_854_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) begin
            acc_V30_reg_406 <= 8'd0;
        end else if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0)) begin
            acc_V30_reg_406 <= acc_V_65_fu_783_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) begin
            acc_V_5628_reg_420 <= 8'd245;
        end else if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0)) begin
            acc_V_5628_reg_420 <= acc_V_66_fu_769_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) begin
            acc_V_5726_reg_434 <= 8'd243;
        end else if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0)) begin
            acc_V_5726_reg_434 <= acc_V_67_fu_761_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) begin
            acc_V_5824_reg_448 <= 8'd25;
        end else if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0)) begin
            acc_V_5824_reg_448 <= acc_V_68_fu_753_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) begin
            acc_V_5922_reg_462 <= 8'd0;
        end else if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0)) begin
            acc_V_5922_reg_462 <= acc_V_69_fu_884_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) begin
            acc_V_6020_reg_476 <= 8'd0;
        end else if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0)) begin
            acc_V_6020_reg_476 <= acc_V_70_fu_870_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) begin
            acc_V_6118_reg_490 <= 8'd252;
        end else if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0)) begin
            acc_V_6118_reg_490 <= acc_V_71_fu_862_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) begin
            acc_V_6216_reg_504 <= 8'd253;
        end else if ((icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0)) begin
            acc_V_6216_reg_504 <= acc_V_72_fu_854_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_178)) begin
        if ((ap_phi_mux_do_init_phi_fu_133_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln124_reg_1009 == 1'd0))) begin
        do_init_reg_130 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln124_reg_1009 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        do_init_reg_130 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0))) begin
        in_index32_reg_284 <= in_index_reg_1034;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        in_index32_reg_284 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln124_reg_1009 == 1'd0))) begin
        ir31_reg_145 <= ir_reg_1004;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln124_reg_1009 == 1'd1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ir31_reg_145 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_191)) begin
        if ((do_init_reg_130 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_init_pp0_iter1_reg <= ap_loop_init;
        ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
        icmp_ln124_reg_1009 <= icmp_ln124_fu_581_p2;
        icmp_ln124_reg_1009_pp0_iter1_reg <= icmp_ln124_reg_1009;
        out_index_reg_1013 <= outidx_3_q0;
        rhs_8_reg_1028 <= {{mul_ln1270_8_fu_639_p2[14:7]}};
        rhs_reg_1022 <= {{mul_ln1270_fu_619_p2[14:7]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_1034 <= in_index_fu_667_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ir_reg_1004 <= ir_fu_575_p2;
    end
end

always @ (*) begin
    if (((icmp_ln124_fu_581_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V30_phi_fu_410_p6 = 8'd0;
    end else begin
        ap_phi_mux_acc_V30_phi_fu_410_p6 = acc_V30_reg_406;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_5628_phi_fu_424_p6 = 8'd245;
    end else begin
        ap_phi_mux_acc_V_5628_phi_fu_424_p6 = acc_V_5628_reg_420;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_5726_phi_fu_438_p6 = 8'd243;
    end else begin
        ap_phi_mux_acc_V_5726_phi_fu_438_p6 = acc_V_5726_reg_434;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_5824_phi_fu_452_p6 = 8'd25;
    end else begin
        ap_phi_mux_acc_V_5824_phi_fu_452_p6 = acc_V_5824_reg_448;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_5922_phi_fu_466_p6 = 8'd0;
    end else begin
        ap_phi_mux_acc_V_5922_phi_fu_466_p6 = acc_V_5922_reg_462;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_6020_phi_fu_480_p6 = 8'd0;
    end else begin
        ap_phi_mux_acc_V_6020_phi_fu_480_p6 = acc_V_6020_reg_476;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_6118_phi_fu_494_p6 = 8'd252;
    end else begin
        ap_phi_mux_acc_V_6118_phi_fu_494_p6 = acc_V_6118_reg_490;
    end
end

always @ (*) begin
    if ((ap_loop_init_pp0_iter2_reg == 1'b1)) begin
        ap_phi_mux_acc_V_6216_phi_fu_508_p6 = 8'd253;
    end else begin
        ap_phi_mux_acc_V_6216_phi_fu_508_p6 = acc_V_6216_reg_504;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln124_reg_1009 == 1'd0))) begin
        ap_phi_mux_do_init_phi_fu_133_p6 = 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln124_reg_1009 == 1'd1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_do_init_phi_fu_133_p6 = 1'd1;
    end else begin
        ap_phi_mux_do_init_phi_fu_133_p6 = do_init_reg_130;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_in_index32_phi_fu_288_p6 = in_index_reg_1034;
    end else if ((((ap_loop_init_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1)))) begin
        ap_phi_mux_in_index32_phi_fu_288_p6 = 4'd0;
    end else begin
        ap_phi_mux_in_index32_phi_fu_288_p6 = in_index32_reg_284;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln124_reg_1009 == 1'd0))) begin
        ap_phi_mux_ir31_phi_fu_148_p6 = ir_reg_1004;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln124_reg_1009 == 1'd1)) | ((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_mux_ir31_phi_fu_148_p6 = 6'd0;
    end else begin
        ap_phi_mux_ir31_phi_fu_148_p6 = ir31_reg_145;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_phi_fu_302_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_phi_fu_314_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_phi_fu_326_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_phi_fu_338_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_phi_fu_350_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_phi_fu_362_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_phi_fu_374_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_phi_fu_386_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382;
    end
end

always @ (*) begin
    if ((do_init_reg_130 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_phi_fu_398_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
        ap_return_0 = acc_V_65_fu_783_p3;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
        ap_return_1 = acc_V_66_fu_769_p3;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
        ap_return_2 = acc_V_67_fu_761_p3;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
        ap_return_3 = acc_V_68_fu_753_p3;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
        ap_return_4 = acc_V_69_fu_884_p3;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
        ap_return_5 = acc_V_70_fu_870_p3;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
        ap_return_6 = acc_V_71_fu_862_p3;
    end else begin
        ap_return_6 = ap_return_6_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln124_reg_1009_pp0_iter1_reg == 1'd1))) begin
        ap_return_7 = acc_V_72_fu_854_p3;
    end else begin
        ap_return_7 = ap_return_7_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        outidx_3_ce0 = 1'b1;
    end else begin
        outidx_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_V_ce0 = 1'b1;
    end else begin
        w2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w2_V_ce1 = 1'b1;
    end else begin
        w2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_V_62_fu_740_p3 = ((or_ln808_2_fu_734_p2[0:0] == 1'b1) ? ap_phi_mux_acc_V30_phi_fu_410_p6 : 8'd0);

assign acc_V_63_fu_748_p2 = ($signed(rhs_reg_1022) + $signed(lhs_fu_675_p6));

assign acc_V_64_fu_849_p2 = ($signed(rhs_8_reg_1028) + $signed(lhs_8_fu_791_p6));

assign acc_V_65_fu_783_p3 = ((or_ln813_fu_777_p2[0:0] == 1'b1) ? acc_V_62_fu_740_p3 : acc_V_63_fu_748_p2);

assign acc_V_66_fu_769_p3 = ((icmp_ln808_2_fu_711_p2[0:0] == 1'b1) ? acc_V_63_fu_748_p2 : ap_phi_mux_acc_V_5628_phi_fu_424_p6);

assign acc_V_67_fu_761_p3 = ((icmp_ln808_1_fu_706_p2[0:0] == 1'b1) ? acc_V_63_fu_748_p2 : ap_phi_mux_acc_V_5726_phi_fu_438_p6);

assign acc_V_68_fu_753_p3 = ((icmp_ln808_fu_701_p2[0:0] == 1'b1) ? acc_V_63_fu_748_p2 : ap_phi_mux_acc_V_5824_phi_fu_452_p6);

assign acc_V_69_fu_884_p3 = ((or_ln813_1_fu_878_p2[0:0] == 1'b1) ? acc_V_fu_841_p3 : acc_V_64_fu_849_p2);

assign acc_V_70_fu_870_p3 = ((icmp_ln808_2_fu_711_p2[0:0] == 1'b1) ? acc_V_64_fu_849_p2 : ap_phi_mux_acc_V_6020_phi_fu_480_p6);

assign acc_V_71_fu_862_p3 = ((icmp_ln808_1_fu_706_p2[0:0] == 1'b1) ? acc_V_64_fu_849_p2 : ap_phi_mux_acc_V_6118_phi_fu_494_p6);

assign acc_V_72_fu_854_p3 = ((icmp_ln808_fu_701_p2[0:0] == 1'b1) ? acc_V_64_fu_849_p2 : ap_phi_mux_acc_V_6216_phi_fu_508_p6);

assign acc_V_fu_841_p3 = ((or_ln808_5_fu_835_p2[0:0] == 1'b1) ? ap_phi_mux_acc_V_5922_phi_fu_466_p6 : 8'd0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_178 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_191 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_67_reg_298 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_68_reg_310 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_69_reg_322 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_70_reg_334 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_71_reg_346 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_72_reg_358 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_73_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_74_reg_382 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_75_reg_394 = 'bx;

assign empty_55_fu_564_p2 = (zext_ln124_4_fu_560_p1 + 7'd36);

assign icmp_ln124_fu_581_p2 = ((ap_phi_mux_ir31_phi_fu_148_p6 == 6'd35) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_661_p2 = ((in_index_2_fu_655_p2 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln1420_8_fu_817_p2 = ((sext_ln813_18_fu_808_p1 != sub_ln1420_8_fu_811_p2) ? 1'b1 : 1'b0);

assign icmp_ln1420_fu_716_p2 = ((sext_ln813_16_fu_692_p1 != sub_ln1420_fu_695_p2) ? 1'b1 : 1'b0);

assign icmp_ln808_1_fu_706_p2 = ((out_index_reg_1013 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln808_2_fu_711_p2 = ((out_index_reg_1013 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln808_fu_701_p2 = ((out_index_reg_1013 == 2'd3) ? 1'b1 : 1'b0);

assign in_index_2_fu_655_p2 = (ap_phi_mux_in_index32_phi_fu_288_p6 + 4'd1);

assign in_index_fu_667_p3 = ((icmp_ln141_fu_661_p2[0:0] == 1'b1) ? 4'd0 : in_index_2_fu_655_p2);

assign ir_fu_575_p2 = (ap_phi_mux_ir31_phi_fu_148_p6 + 6'd1);

assign mul_ln1270_8_fu_639_p1 = sext_ln1273_9_fu_615_p1;

assign mul_ln1270_fu_619_p1 = sext_ln1273_9_fu_615_p1;

assign or_ln808_1_fu_728_p2 = (icmp_ln808_2_fu_711_p2 | icmp_ln808_1_fu_706_p2);

assign or_ln808_2_fu_734_p2 = (or_ln808_fu_722_p2 | or_ln808_1_fu_728_p2);

assign or_ln808_3_fu_823_p2 = (icmp_ln808_1_fu_706_p2 | icmp_ln1420_8_fu_817_p2);

assign or_ln808_4_fu_829_p2 = (icmp_ln808_fu_701_p2 | icmp_ln808_2_fu_711_p2);

assign or_ln808_5_fu_835_p2 = (or_ln808_4_fu_829_p2 | or_ln808_3_fu_823_p2);

assign or_ln808_fu_722_p2 = (icmp_ln808_fu_701_p2 | icmp_ln1420_fu_716_p2);

assign or_ln813_1_fu_878_p2 = (or_ln808_4_fu_829_p2 | icmp_ln808_1_fu_706_p2);

assign or_ln813_fu_777_p2 = (or_ln808_1_fu_728_p2 | icmp_ln808_fu_701_p2);

assign outidx_3_address0 = zext_ln124_fu_554_p1;

assign p_cast_i_fu_570_p1 = empty_55_fu_564_p2;

assign sext_ln1273_9_fu_615_p1 = $signed(a_V_fu_587_p11);

assign sext_ln813_16_fu_692_p1 = rhs_reg_1022;

assign sext_ln813_17_fu_804_p1 = lhs_8_fu_791_p6;

assign sext_ln813_18_fu_808_p1 = rhs_8_reg_1028;

assign sext_ln813_fu_688_p1 = lhs_fu_675_p6;

assign sub_ln1420_8_fu_811_p2 = ($signed(9'd0) - $signed(sext_ln813_17_fu_804_p1));

assign sub_ln1420_fu_695_p2 = ($signed(9'd0) - $signed(sext_ln813_fu_688_p1));

assign w2_V_address0 = p_cast_i_fu_570_p1;

assign w2_V_address1 = zext_ln124_fu_554_p1;

assign zext_ln124_4_fu_560_p1 = ap_phi_mux_ir31_phi_fu_148_p6;

assign zext_ln124_fu_554_p1 = ap_phi_mux_ir31_phi_fu_148_p6;

endmodule //myproject_dense_resource_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config2_mult_s
