[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F205RET6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. July 2020 DS6329 Rev 18 1/181STM32F205xx  \nSTM32F207xx\nArm®-based 32-bit MCU, 150 DMIPs, up to 1 MB Flash/128+4KB RAM, USB  \nOTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces and camera\nDatasheet - production data\nFeatures\n\uf0b7Core: Arm® 32-bit Cortex®-M3 CPU (120 MHz \nmax) with Adaptive real -time accelerator (ART \nAccelerator™) allowing 0-wait state execution performance from Flash memory, MPU, 150 DMIPS/1.25 DMIPS/MHz (Dhrystone 2.1)\n\uf0b7Memories\n– Up to 1 Mbyte of Flash memory\n– 512 bytes of OTP memory– Up to 128 + 4 Kbytes of SRAM\n– Flexible static memory controller that \nsupports Compact Fl ash, SRAM, PSRAM, \nNOR and NAND memories\n– LCD parallel interface, 8080/6800 modes\n\uf0b7Clock, reset and supply management\n– From 1.8 to 3.6 V application supply + I/Os\n– POR, PDR, PVD and BOR\n– 4 to 26 MHz crystal oscillator– Internal 16 MHz factory-trimmed RC\n– 32 kHz oscillator for RTC with calibration\n– Internal 32 kHz RC with calibration\n\uf0b7Low-power modes\n– Sleep, Stop and Standby modes–V\nBAT supply for RTC, 20 × 32 bit backup \nregisters, and optional 4 Kbytes backup SRAM\n\uf0b73 × 12-bit, 0.5 µs ADCs with up to 24 channels \nand up to 6 MSPS in tr iple interleaved mode\n\uf0b72 × 12-bit D/A converters\n\uf0b7General-purpose DMA: 16-stream controller \nwith centralized FIFOs and burst support\n\uf0b7Up to 17 timers\n– Up to twelve 16-bit and two 32-bit timers, \nup to 120 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input\n\uf0b7Debug mode: Serial wire debug (SWD), JTAG, \nand Cortex\n®-M3 Embedded Trace Macrocell™          \uf0b7\n\uf0b7Up to 140 I/O ports with interrupt capability:\n– Up to 136 fast I/Os up to 60 MHz– Up to 138 5 V-tolerant I/Os\n\uf0b7Up to 15 communica tion interfaces\n– Up to three I\n2C interfaces (SMBus/PMBus)\n– Up to four USARTs and two UARTs \n(7.5 Mbit/s, ISO 7816 interface, LIN, IrDA, modem control)\n– Up to three SPIs (30 Mbit/s), two with \nmuxed I\n2S to achieve audio class accuracy \nvia audio PLL or external PLL\n– 2 × CAN interfaces (2.0B Active)\n– SDIO interface\n\uf0b7Advanced connectivity\n– USB 2.0 full-speed device/host/OTG \ncontroller with on-chip PHY\n– USB 2.0 high-speed/full-speed \ndevice/host/OTG controller with dedicated DMA, on-chip full-speed PHY and ULPI\n– 10/100 Ethernet MAC with dedicated DMA: \nsupports IEEE 1588v2 hardware, MII/RMII\n\uf0b78- to 14-bit paralle l camera interface \n(48 Mbyte/s max.)\n\uf0b7CRC calculation unit\n\uf0b796-bit unique IDLQFP64 (10 × 10 mm)\nLQFP100 (14 × 14 mm)\nLQFP144 (20 × 20mm)\nLQFP176 (24 × 24 mm)UFBGA176\n (10 × 10 mm)WLCSP64+2\n(0.400 mm pitch)&"\'!\nwww.st.com\nSTM32F20xxx\n2/181 DS6329 Rev 18          Table 1. Device summary\nReference Part numbers\nSTM32F205xxSTM32F205RB, STM32F205RC, STM32F205RE, STM32F205RF, STM32F205RG \nSTM32F205VB, STM32F205VC, STM32F205VE, STM32F205VF, STM32F205VG STM32F205ZC, STM32F205ZE, STM32F205ZF, STM32F205ZG\nSTM32F207xxSTM32F207IC, STM32F207IE,  STM32F207IF, STM32F207IG \uf020\nSTM32F207VC, STM32F207VE, STM32F207VF, STM32F207VG \uf020\nSTM32F207ZC, STM32F207ZE, STM32F207ZF, STM32F207ZG\nDS6329 Rev 18 3/181STM32F20xxx Contents\n6Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n2.1 Full compatibility throughout the family  . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.1 Arm® Cortex®-M3 core with embedded Flash and SRAM . . . . . . . . . . . . 20\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)  . . . . . . . . . 20\n3.3 Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203.4 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.5 CRC (cyclic redundancy check) calculation unit  . . . . . . . . . . . . . . . . . . . 21\n3.6 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 213.7 Multi-AHB bus matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.8 DMA controller (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.9 Flexible static memory controller (FSMC)  . . . . . . . . . . . . . . . . . . . . . . . . 233.10 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . . 23\n3.11 External interrupt/event controller (EXTI) . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.12 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243.13 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243.14 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\n3.15 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.16 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.16.1 Regulator ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.16.2 Regulator OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 263.16.3 Regulator ON/OFF and inte rnal reset ON/OFF availability  . . . . . . . . . . 29\n3.17 Real-time clock (RTC), backup SRAM and backup registers . . . . . . . . . . 30\n3.18 Low-power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n3.19 VBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.20 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.20.1 Advanced-control timers (TIM1, TIM8)  . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.20.2 General-purpose timers (TIMx)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n3.20.3 Basic timers TIM6 and TIM7  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nContents STM32F20xxx\n4/181 DS6329 Rev 183.20.4 Independent watchdog  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n3.20.5 Window watchdog  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343.20.6 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n3.21 Inter-integrated circuit interface (I²C)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n3.22 Universal synchronous/asy nchronous receiver transmitters \uf020\n(UARTs/USARTs) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\n3.23 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\n3.24 Inter-integrated sound (I2S)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\n3.25 SDIO  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 353.26 Ethernet MAC interface with dedicated DMA and IEEE 1588 support . . . 36\n3.27 Controller area network (CAN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\n3.28 Universal serial bus on-the-go full-speed (OTG_FS) . . . . . . . . . . . . . . . . 363.29 Universal serial bus on-the-go high-speed (OTG_HS) . . . . . . . . . . . . . . . 37\n3.30 Audio PLL (PLLI2S)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37\n3.31 Digital camera interface (DCMI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 383.32 True random number generator (RNG)  . . . . . . . . . . . . . . . . . . . . . . . . . . 38\n3.33 GPIOs (general-purpose inputs/outputs)  . . . . . . . . . . . . . . . . . . . . . . . . . 38\n3.34 ADCs (analog-to-digital converters) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 383.35 DAC (digital-to-analog converter) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n3.36 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39\n3.37 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . 393.38 Embedded Trace Macrocell™  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40\n4 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 676.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nDS6329 Rev 18 5/181STM32F20xxx Contents\n66.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\n6.3.2 VCAP1/VCAP2 external capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 736.3.3 Operating conditions at power-up / power-down (regulator ON) . . . . . . 74\n6.3.4 Operating conditions at power-up / power-down (regulator OFF) . . . . . 74\n6.3.5 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 75\n6.3.6 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\n6.3.7 Wakeup time from Low-power mode . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\n6.3.8 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 886.3.9 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n6.3.10 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\n6.3.11 PLL spread spectrum clock generatio n (SSCG) characteristics  . . . . . . 95\n6.3.12 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\n6.3.13 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\n6.3.14 Absolute maximum ratings (electrical sensitivity)  . . . . . . . . . . . . . . . . 100\n6.3.15 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\n6.3.16 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\n6.3.17 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1076.3.18 TIM timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108\n6.3.19 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\n6.3.20 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1216.3.21 DAC electrical characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\n6.3.22 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\n6.3.23 V\nBAT monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\n6.3.24 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\n6.3.25 FSMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\n6.3.26 Camera interface (DCMI) timing specifications . . . . . . . . . . . . . . . . . . 1466.3.27 SD/SDIO MMC card host interface (SDIO) characteristics  . . . . . . . . . 146\n6.3.28 RTC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148\n7.1 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148\n7.2 WLCSP64+2 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1517.3 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153\nContents STM32F20xxx\n6/181 DS6329 Rev 187.4 LQFP144 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\n7.5 LQFP176 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160\n7.6 UFBGA176+25 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\n7.7 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168\nDS6329 Rev 18 7/181STM32F20xxx List of tables\n8List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 2\nTable 2. STM32F205xx features and peripheral counts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14Table 3. STM32F207xx features and peripheral counts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15Table 4. Regulator ON/OFF and internal reset ON/OFF availability. . . . . . . . . . . . . . . . . . . . . . . . . 29\nTable 5. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 31\nTable 6. USART feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nTable 7. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45Table 8. STM32F20x pin and ball definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46\nTable 9. FSMC pin definition  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 57\nTable 10. Alternate function mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 11. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 12. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70\nTable 13. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 70\nTable 14. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 70\nTable 15. Limitations depending on the operating power supply range . . . . . . . . . . . . . . . . . . . . . . . 72\nTable 16. VCAP1/VCAP2 operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nTable 17. Operating conditions at power-up / power-down (r egulator ON)  . . . . . . . . . . . . . . . . . . . . 74\nTable 18. Operating conditions at power-up / power-down (r egulator OFF). . . . . . . . . . . . . . . . . . . . 74\nTable 19. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 75\nTable 20. Typical and maximum current consumption in Run mode, code with data processing \uf020\nrunning from Flash memory (ART accelerator enabled)  or RAM . . . . . . . . . . . . . . . . . . . . 77\nTable 21. Typical and maximum current consumption in Run mode, code with data processing \uf020\nrunning from Flash memory (ART accelerator disabled)  . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 22. Typical and maximum current consumption in Sleep  mode . . . . . . . . . . . . . . . . . . . . . . . . 81\nTable 23. Typical and maximum current consumptions in St op mode . . . . . . . . . . . . . . . . . . . . . . . . 83\nTable 24. Typical and maximum current consumptions in Standby mode . . . . . . . . . . . . . . . . . . . . . 84\nTable 25. Typical and maximum current consumptions in V\nBAT mode. . . . . . . . . . . . . . . . . . . . . . . . 84\nTable 26. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 85\nTable 27. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87Table 28. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 29. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nTable 30. HSE 4-26 MHz oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 0\nTable 31. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 32. HSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 33. LSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nTable 34. Main PLL characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nTable 35. PLLI2S (audio PLL) characteristic s  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  94\nTable 36. SSCG parameters constraint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 95\nTable 37. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nTable 38. Flash memory programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nTable 39. Flash memory programming with VPP  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 40. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nTable 41. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nTable 42. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 100\nTable 43. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 0\nTable 44. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 101\nTable 45. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nTable 46. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 102\nList of tables STM32F20xxx\n8/181 DS6329 Rev 18Table 47. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 104\nTable 48. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nTable 49. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 107\nTable 50. Characteristics of TIMx connected to the APB1 domain  . . . . . . . . . . . . . . . . . . . . . . . . . 108Table 51. Characteristics of TIMx connected to the APB2 domain  . . . . . . . . . . . . . . . . . . . . . . . . . 108Table 52. I\n2C characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\nTable 53. SCL frequency (fPCLK1 = 30 MHz.,VDD = 3.3 V)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nTable 54. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nTable 55. I2S characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114\nTable 56. USB OTG FS startup time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nTable 57. USB OTG FS DC electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116Table 58. USB OTG FS electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117Table 59. USB HS DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 7\nTable 60. Clock timing parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 117\nTable 61. ULPI timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 118\nTable 62. Ethernet DC electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118\nTable 63. Dynamics characteristics: Ethe rnet MAC signals for SMI. . . . . . . . . . . . . . . . . . . . . . . . . 119\nTable 64. Dynamics characteristics: Ethe rnet MAC signals for RMII . . . . . . . . . . . . . . . . . . . . . . . . 119\nTable 65. Dynamics characteristics: Ethe rnet MAC signals for MII  . . . . . . . . . . . . . . . . . . . . . . . . . 120\nTable 66. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nTable 67. ADC accuracy  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122\nTable 68. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nTable 69. Temperature sensor characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 7\nTable 70. V\nBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\nTable 71. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128Table 72. Asynchronous non-multiplexed SRAM/PSRAM/NOR  read timings . . . . . . . . . . . . . . . . . 129\nTable 73. Asynchronous non-multiplexed SRAM/PSRAM/NOR  write timings . . . . . . . . . . . . . . . . . 130\nTable 74. Asynchronous multiplexed PSRAM/NOR read timings.  . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nTable 75. Asynchronous multiplexed PSRAM/NOR write timings  . . . . . . . . . . . . . . . . . . . . . . . . . . 132\nTable 76. Synchronous multiplexed NOR/ PSRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . 134\nTable 77. Synchronous multiplexed PSRAM write timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\nTable 78. Synchronous non-multiplexed NOR/PSRAM read ti mings . . . . . . . . . . . . . . . . . . . . . . . . 136\nTable 79. Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nTable 80. Switching characteristics for PC Card/CF read and write cycles \uf020\nin attribute/common space . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142\nTable 81. Switching characteristics for PC Card/CF read  and write cycles in I/O space . . . . . . . . . 143\nTable 82. Switching characteristics for NAND Flash read cycles .  . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nTable 83. Switching characteristics for NA ND Flash write cycles. . . . . . . . . . . . . . . . . . . . . . . . . . . 146\nTable 84. DCMI characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146\nTable 85. SD/MMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nTable 86. RTC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nTable 87. LQFP64 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148\nTable 88. WLCSP64+2 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 1\nTable 89. WLCSP64+2 recommended PCB design rules (0.4 mm pitch)  . . . . . . . . . . . . . . . . . . . . 152\nTable 90. LQPF100 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  153\nTable 91. LQFP144 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  157\nTable 92. LQFP176 mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  160\nTable 93. UFBGA176+25 mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163\nTable 94. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA)  . . . . . . . . . . . . . 164\nTable 95. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  166\nTable 96. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168\nDS6329 Rev 18 9/181STM32F20xxx List of figures\n11List of figures\nFigure 1. Compatible board design between STM32F10x and STM32F2xx \uf020\nfor LQFP64 package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 7\nFigure 2. Compatible board design between STM32F10x and STM32F2xx \uf020\nfor LQFP100 package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nFigure 3. Compatible board design between STM32F10x and STM32F2xx \uf020\nfor LQFP144 package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nFigure 4. STM32F20x block diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 19\nFigure 5. Multi-AHB matrix. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\nFigure 6. Regulator OFF / internal  reset ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nFigure 7. Regulator OFF / internal  reset OFF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28\nFigure 8. Startup in regulator OFF: slow VDD slope,\uf020\npower-down reset risen after VCAP_1 /VCAP_2 stabilization . . . . . . . . . . . . . . . . . . . . . . . . . 29\nFigure 9. Startup in regulator OFF: fast VDD slope,\uf020\npower-down reset risen before VCAP_1 /VCAP_2 stabilization. . . . . . . . . . . . . . . . . . . . . . . . 29\nFigure 10. STM32F20x LQFP64 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41\nFigure 11. STM32F20x WLCSP64+2 ballout. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41Figure 12. STM32F20x LQFP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42\nFigure 13. STM32F20x LQFP144 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43\nFigure 14. STM32F20x LQFP176 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44\nFigure 15. STM32F20x UFBGA176 ballout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 5\nFigure 16. Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 66\nFigure 17. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 67\nFigure 18. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67\nFigure 19. Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nFigure 20. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nFigure 21. Number of wait states versus f\nCPU and VDD range. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nFigure 22. External capacitor CEXT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73\nFigure 23. Typical current consumption vs. temperature, Run mode, code with data \uf020\nprocessing running from RAM, and peripherals ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nFigure 24. Typical current consumption vs. temperature, Run mode, code with data \uf020\nprocessing running from RAM, and peripherals OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nFigure 25. Typical current consumption vs. temperature, Run mode, code with data \uf020\nprocessing running from Flash, ART accelerator O FF, peripherals ON . . . . . . . . . . . . . . . 80\nFigure 26. Typical current consumption vs. temperature, Run mode, code with data \uf020\nprocessing running from Flash, ART accelerator O FF, peripherals OFF . . . . . . . . . . . . . . 80\nFigure 27. Typical current consumption vs. temperature in Sleep mode, \uf020\nperipherals ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nFigure 28. Typical current consumption vs. temperature in Sleep mode, \uf020\nperipherals OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 82\nFigure 29. Typical current consumption vs. temperature in Stop mode. . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 30. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\nFigure 31. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89\nFigure 32. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90\nFigure 33. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nFigure 34. ACCHSI versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nFigure 35. ACCLSI versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nFigure 36. PLL output clock waveforms in center spread mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nFigure 37. PLL output clock waveforms in down spread mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nList of figures STM32F20xxx\n10/181 DS6329 Rev 18Figure 38. FT I/O input ch aracteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 103\nFigure 39. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 106\nFigure 40. Recommended NRST pin protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nFigure 41. I2C bus AC waveforms and measurement circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nFigure 42. SPI timing diagram - Slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112Figure 43. SPI timing diagram - Slave mode and CPHA = 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113Figure 44. SPI timing diagram - Master mo de . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 13\nFigure 45. I\n2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nFigure 46. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nFigure 47. USB OTG FS timings: definition of data signal rise and fall time . . . . . . . . . . . . . . . . . . . 117Figure 48. ULPI timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118\nFigure 49. Ethernet SMI timing diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 119\nFigure 50. Ethernet RMII timing diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 119\nFigure 51. Ethernet MII timing di agram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 120\nFigure 52. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 123\nFigure 53. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123Figure 54. Power supply and reference decoupling (V\nREF+ not connected to VDDA). . . . . . . . . . . . . 124\nFigure 55. Power supply and reference decoupling (VREF+ connected to VDDA). . . . . . . . . . . . . . . . 125\nFigure 56. 12-bit buffered/non-buffered DAC.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  127\nFigure 57. Asynchronous non-multip lexed SRAM/PSRAM/NOR read waveforms . . . . . . . . . . . . . . 129\nFigure 58. Asynchronous non-multip lexed SRAM/PSRAM/NOR write wavefo rms . . . . . . . . . . . . . . 130\nFigure 59. Asynchronous multiplexed PSRAM/NOR read wavefo rms. . . . . . . . . . . . . . . . . . . . . . . . 131\nFigure 60. Asynchronous multiplexed PSRAM/NOR write wave forms  . . . . . . . . . . . . . . . . . . . . . . . 132\nFigure 61. Synchronous multiplexed NOR/ PSRAM read timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . 134\nFigure 62. Synchronous multiplexed PSRAM write timings. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\nFigure 63. Synchronous non-multiplexed NOR/PSRAM read ti mings . . . . . . . . . . . . . . . . . . . . . . . . 136\nFigure 64. Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nFigure 65. PC Card/CompactF lash controlle r waveforms \uf020\nfor common memory read access  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\nFigure 66. PC Card/CompactF lash controlle r waveforms \uf020\nfor common memory write access  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\nFigure 67. PC Card/CompactF lash controlle r waveforms \uf020\nfor attribute memory read acce ss . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140\nFigure 68. PC Card/CompactF lash controlle r waveforms \uf020\nfor attribute memory write access. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141\nFigure 69. PC Card/CompactFlash cont roller waveforms for I/O space read access . . . . . . . . . . . . 141\nFigure 70. PC Card/CompactFlash cont roller waveforms for I/O space write access . . . . . . . . . . . . 142\nFigure 71. NAND controller waveforms for read access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144\nFigure 72. NAND controller waveforms for wr ite access . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144\nFigure 73. NAND controller waveforms for common memory read access . . . . . . . . . . . . . . . . . . . . 145\nFigure 74. NAND controller waveforms for common memory write access. . . . . . . . . . . . . . . . . . . . 145\nFigure 75. SDIO high-speed mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146\nFigure 76. SD default mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nFigure 77. LQFP64 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 148\nFigure 78. LQFP64 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 9\nFigure 79. Device marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 50\nFigure 80. WLCSP64+2 outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151\nFigure 81. WLCSP64+2 recommended footprint.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 152\nFigure 82. LQFP100 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153\nFigure 83. LQFP100 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154Figure 84. LQFP100 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155\nFigure 85. LQFP144 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156\nDS6329 Rev 18 11/181STM32F20xxx List of figures\n11Figure 86. LQFP144 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158\nFigure 87. LQFP144 marking (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159\nFigure 88. LQFP176 outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160\nFigure 89. LQFP176 recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 162Figure 90. UFBGA176+25 outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 163\nFigure 91. UFBGA176+25 recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 164\nFigure 92. UFBGA176+25 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 165\nIntroduction STM32F20xxx\n12/181 DS6329 Rev 181 Introduction\nThis datasheet provides the description of the STM32F205xx and STM32F207xx lines of \nmicrocontrollers, based on Arm®(a) cores. For more details on the whole STMicroelectronics \nSTM32 family refer to Section  2.1: Full compatibility throughout the family.\nThe STM32F205xx and STM32F207xx datasheet must be read in conjunction with the \nSTM32F20x/STM32F21x reference manual. \nThey will be referred  to as STM32F20x devices \nthroughout the document.\nFor information on programming, erasing and prot ection  of the internal Flash memory, refer \nto the STM32F20x/STM32F21x Flash programming manual (PM0059).\nThe reference and Flash programming manuals are both available from the \nSTM\nicroelectronics website www.st.com .\nFor information on the Cortex®-M3 core refer to the Cortex®-M3 Technical Reference \nManual, available from the www.arm.com website.\na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\nDS6329 Rev 18 13/181STM32F20xxx Description\n1802 Description\nThe STM32F20x family is based on the high-performance Arm® Cortex®-M3 32-bit RISC \ncore operating at a frequency of up to 1 20 MHz. The family incorporates high-speed \nembedded memories (Flash memory up to 1 Mbyte, up to 128  Kbytes of system SRAM), up \nto 4 Kbytes of backup SRAM, and an extensiv e range of enhanced I/Os and peripherals \nconnected to two APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.\nThe devices also feature an adaptive real-t ime memory accelerator (ART Accelerator™) \nthat allows to achieve a performance equivalent to 0 wait state program execution from Flash memory at a CPU frequency up to 120\n MHz. This performance has been validated \nusing the CoreMark® benchmark.\nAll devices offer three 12-bit  ADCs, two DACs, a low-power RTC, twelve general-purpose \n16-bit timers including two PWM timers for mo tor control, two general-purpose 32-bit timers. \na true number random generator (RNG). They also feature standard and advanced communication interfaces. New advanced pe ripherals include an SDIO, an enhanced \nflexible static memory control (FSMC) interface (for devices offered in packages of 100 pins \nand more), and a camera interface for CMOS sensors. The devices al so feature standard \nperipherals.\n\uf0b7 Up to three I2Cs\n\uf0b7 Three SPIs, two I2Ss. To achieve audio class accuracy, the I2S peripherals can be \nclocked via a dedicated internal audio PLL or via an external PLL to allow synchronization.\n\uf0b7 Four USARTs and two UARTs\n\uf0b7 A USB OTG high-speed with full-speed capability (with the ULPI)\n\uf0b7 A second USB OTG (full-speed)\n\uf0b7 Two CANs\n\uf0b7 An SDIO interface\n\uf0b7 Ethernet and camera interface available on STM32F207xx devices only.\nThe STM32F205xx and STM32F207xx devices operate in the –40 to +105  °C temperature \nrange from a 1.8  V to 3.6  V power supply. On devices in WLCSP64+2 package, if IRROFF \nis set to VDD, the supply voltage can drop to 1.7  V when the device operates in the 0 to \n70 °C temperature range using an external power supply supervisor (see Section  3.16).\nA comprehensive set of power-saving modes enables the design of low-power applications.\nSTM32F205xx and STM32F207xx devices are offered in various packages, ranging from 64 to 176 pins. The set of included peripherals ch anges with the chosen device.These features \nmake the STM32F205xx and STM32F207xx microcontroller family suitable for a wide range of applications:\n\uf0b7 Motor drive and application control\n\uf0b7 Medical equipment\n\uf0b7 Industrial applications: PLC,  inverters, circuit breakers\n\uf0b7 Printers, and scanners\n\uf0b7 Alarm systems, video intercom, and HVAC\n\uf0b7 Home audio appliances\nFigure  4 shows the general block diagram of the device family.\nDescription STM32F20xxx\n14/181 DS6329 Rev 18\n          Table 2. STM32F205xx features and peripheral counts \nPeripherals STM32F205Rx STM32F205Vx STM32F205Zx\nFlash memory in Kbytes 128 256 512 768 1024 128 256 512 768 1024 256 512 768 1024\nSRAM in KbytesSystem\uf020\n(SRAM1+SRAM2)64\n(48+16)96\n(80+16)128\n(112+16)64\n(48+16)96\n(80+16)128\n(112+16)96\n(80+16)128 \n(112+16)\nBackup 4 4 4\nFSMC memory controller No Yes(1)\nEthernet No\nTimersGeneral-purpose 10\nAdvanced-control 2\nBasic 2\nIWDG Yes\nWWDG Yes\nRTC Yes\nRandom number generator Yes\nComm. interfacesSPI/(I2S) 3/(2)(2)\nI2C 3\nUSART\uf020\nUART4\n2\nUSB OTG FS Yes\nUSB OTG HS Yes\nCAN 2\nCamera interface No\nGPIOs 51 82 114\nSDIO Yes\n12-bit ADC \uf020\nNumber of channels3\n16 16 24\n12-bit DAC \uf020\nNumber of channelsYes\n2\nMaximum CPU frequency  120 MHz\nOperating voltage  1.8 V to 3.6 V(3)\nSTM32F20xxx Description\nDS6329 Rev 18 15/181          Operating temperaturesAmbient temperatures: –40 to +85 °C /–40 to +105 °C\nJunction temperature: –40 to + 125 °C\nPackage LQFP64LQFP64\nWLCSP64+2LQFP64LQFP64\nWLCSP64+2LQFP100 LQFP144\n1. For the LQFP100 package, only FSMC Bank1 or  Bank2 are available. Bank 1 can only support a multiplex ed NOR/PSRAM memory using the NE1 Chip \nSelect. Bank2 can only support a 16- or 8-bi t NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used s ince Port G is not \navailable in this package.\n2. The SPI2 and SPI3 interfaces give the flexibility to work in  an exclusive way in either the SPI mode or the I2S audio mode.\n3. On devices in WLCSP64+2 pack age, if IRROFF is set to VDD, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature \nrange using an external power supply supervisor (see Section 3.16 ).\nTable 3. STM32F207xx features and peripheral counts \nPeripherals STM32F207Vx STM32F207Zx STM32F207Ix\nFlash memory in Kbytes 256 512 768 1024 256 512 768 1024 256 512 768 1024\nSRAM in KbytesSystem\uf020\n(SRAM1+SRAM2)128 \n(112+16)\nBackup 4\nFSMC memory controller Yes(1)\nEthernet Yes\nTimersGeneral-purpose 10\nAdvanced-control 2\nBasic 2\nIWDG Yes\nWWDG Yes\nRTC Yes\nRandom number generator YesTable 2. STM32F205xx features and peripheral counts (continued)\nPeripherals STM32F205Rx STM32F205Vx STM32F205Zx\nDescription STM32F20xxx\n16/181 DS6329 Rev 18\nComm. interfacesSPI/(I2S) 3/(2)(2)\nI2C 3\nUSART\uf020\nUART4\n2\nUSB OTG FS Yes\nUSB OTG HS Yes\nCAN 2\nCamera interface Yes\nGPIOs 82 114 140\nSDIO Yes\n12-bit ADC \uf020\nNumber of channels3\n16 24 24\n12-bit DAC \uf020\nNumber of channelsYes\n2\nMaximum CPU frequency  120 MHz\nOperating voltage  1.8 V to 3.6 V(3)\nOperating temperaturesAmbient temperatures: –40 to +85 °C/–40 to +105 °C\nJunction temperature: –40 to + 125 °C\nPackage LQFP100 LQFP144LQFP176/\nUFBGA176\n1. For the LQFP100 package, only FSMC Bank1 or  Bank2 are available. Bank 1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip \nSelect. Bank2 can only support a 16- or 8-bit NAND Flash memory  using the NCE2 Chip Select. The interrupt line cannot be used s ince Port G is not \navailable in this package.\n2. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode.\n3. On devices in WLCSP64+2 package, if IRROFF is set to VDD, the supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature \nrange using an external pow er supply supervisor (see Section 3.16 ).Table 3. STM32F207xx features and peripheral counts (continued)\nPeripherals STM32F207Vx STM32F207Zx STM32F207Ix\nDS6329 Rev 18 17/181STM32F20xxx Description\n1802.1 Full compatibility throughout the family\nThe STM32F205xx and STM32F207xx constitute the STM32F20x family, whose members \nare fully pin-to-pin, software and feature comp atible, allowing the user to try different \nmemory densities and peripherals for a greater degree of freedom during the development cycle.\nThe STM32F205xx and STM32F 207xx devices maintain a close compatibility with the \nwhole STM32F10xxx family. All functional pins are pin-to-pin compatible. The STM32F205xx and STM32F207xx, however, are not drop-in replacements for the STM32F10xxx devices: the two families do not have the same power scheme, and so their \npower pins are different. Nonetheless, transition from the STM32F10xxx to the STM32F20x family remains simple as only a few pins are impacted.\nFigure  1, Figure  2 and Figure  3 provide compatible board designs between the STM32F20x \nand the STM32F10xxx family.\nFigure 1. Compatible board design between STM32F10x and STM32F2xx\nfor LQFP64 package\nMS41486V1LQFP6448 0 Ω resistor or soldering bridge \npresent for the STM32F10x configuration, not present in the STM32F2xx configuration  \n11 633\n49\n6432\n174731VSS\nVSS VSSVSS\nDescription STM32F20xxx\n18/181 DS6329 Rev 18Figure 2. Compatible board design between STM32F10x and STM32F2xx\nfor LQFP100 package\n1. RFU = reserved for future use.\nFigure 3. Compatible board design between STM32F10x and STM32F2xx\nfor LQFP144 package\n1. RFU = reserved for future use.MS41487V1LQFP100750 Ω resistor or soldering bridge \npresent for the STM32F10x configuration, not present in the STM32F2xx configuration  \n12 551\n76\n10050\n267349VSS\n99 (RFU)\n19 20\nVSS for STM32F10x, \nVDD for STM32F2xx VSSVDDVSSVDDVSSTwo 0 Ω resistors connected to- V\nSS for STM32F10x\n- VDD, VSS or NC for STM32F2xxVSS\nVSS\nMS41488V1LQFP1441080 Ω resistor or soldering bridge \npresent for the STM32F10x configuration, not present in the STM32F2xx configuration  \n13 673\n109\n14472\n3710671VSS\n143 (RFU)\n30 31\nVSSVDDVSSVDDVSS\nTwo 0 Ω resistors connected to\n- VSS for STM32F10x\n- VDD, VSS or NC for STM32F2xxVSS\nVSS\nDS6329 Rev 18 19/181STM32F20xxx Description\n180Figure 4. STM32F20x block diagram\n1. The timers connected to APB2 are clock ed from TIMxCLK up to 120 MHz, while the timers connected to APB1 are clocked \nfrom TIMxCLK up to 60 MHz.\n2. The camera interface and Ethernet are available only in STM32F207xx devices.GPIO PORT A\nAHB/APB2\nEXT IT. WKUP 140 AFPA[15:0]\nGPIO PORT BPB[15:0]\nTIM1 / PWM4 compl. channels (TIM1_CH[1:4]N )\n4 channels (TIM1_CH[1:4]) , ETR,\nBKIN as AF\nTIM8 / PWMGPIO PORT CPC[15:0]\nUSART 1 RX, TX, CK,\nCTS, RTS as AFGPIO PORT D PD[15:0]\nGPIO PORT EPE[15:0]\nGPIO PORT FPF[15:0]\nGPIO PORT GPG[15:0]\nSPI1MOSI, MISO\nSCK, NSS as AF\nAPB2 60MHz\nAPB1 30MHz\n8 analog inputs common\nto the 3 ADCs\n8 analog inputs common\nto the ADC1 & 2VDDREF_ADC\n8 analog inputs to ADC34 channels, ETR as AF\n4 channels, ETR as AF\n4 channels, ETR as AF\n4 channels\nRX, TX, CK, USART2\nRX, TX, CKUSART3\nRX, TX as AF UART4\nRX, TX as AF UART5\nMOSI/DOUT, MISO/DIN, SCK/CKSPI2/I2S2NSS/WS, MCK as AF\nMOSI/DOUT, MISO/DIN, SCK/CKSPI3/I2S3NSS/WS, MCK as AF\nSCL, SDA, SMBA as AF I2C1/SMBUS\nSCL, SDA, SMBA as AF I2C2/SMBUS\nTX, RX bxCAN1\nT,  XR X bxCAN2\nDAC1_OUT\nas AFDAC2_OUT\nas AFITFWWDG4 KB BKSPRAMRTC_AF1OSC32_INOSC_IN\nOSC_OUT\nOSC32_OUTNRSTVDDA, VSSAVCAP1, VCAP2\nUSART 6 RX, TX, CK,\nCTS, RTS as AFsmcard\nirDA\nsmcard\nirDA\nsmcard\nirDA\nsmcard\nirDA16b\n16b32b\n16b\n16b\n32b\n16b\n16bCTS, RTS as AF\nCTS, RTS as AFSDIO / MMCD[7:0]\nCMD, CK as AFVBAT = 1.65 to 3.6 V\nDMA1\nAHB/APB1DMA2\nSCL, SDA, SMBA as AF I2C3/SMBUSGPIO PORT HPH[15:0]\nGPIO PORT IPI[11:0]JTAG & SW\nD-BUS\nS-BUSI-BUSNVIC ETMMPUNJTRST, JTDI, \nJTDO/SWD\nJTDO/TRACESWO\nTRACECLK\nTRACED[3:0]JTCK/SWCLK\nEthernet MACDMA/ MII or RMII as AF\nMDIO as AF  FIFO10/100\nUSB DMA/\n FIFO OTG HSDP, DM\nULPI: CK, D(7:0), DIR, STP, NXT\nDMA28 Streams\nFIFO\nDMA18 Streams\nFIFO\nACCEL/\nCACHE\nSRAM 112 KB\nSRAM 16 KBCLK, NE [3:0], A[23:0]\nD[31:0], OEN, WEN, \nNBL[3:0], NL, NREG\nNWAIT/IORDY, CD \nNIORD, IOWR, INT[2:3]\nINTN, NIIS16 as AF\nSCL, SDA, INTN, ID, VBUS, SOFCamera\ninterfaceHSYNC, VSYNC\nPIXCLK, D[13:0]\nUSB\nPHY OTG FSDP\nDMFIFO FIFO\nAHB1 120 MHzPHY\nFIFO\nUSART 2MBpsTemperature sensor\nADC1\nADC2\nADC 3IFIF@VDDA\n@VDDAPOR/PDR/Supply\n@VDDAsupervision\nPVDReset\nIntPOR\nXTAL OSC \n4-26 MHz\nXTAL 32 kHzHCLKxMANAGT\nRTCRC HSFCLKRC LS\nPWRIWDG \n@VBAT@VDDA\n@VDD\nAWUReset &\nclock\ncontrolPLL1&2PCLKxinterfaceVDD = 1.8 to 3.6 V\nVSS Voltageregulator\n3.3 V to 1.2 VVDD12Power managmt\n@VDD\nRTC_AF1 Backup registerSCL/SDA, INTN, ID, VBUS, SOF\nAHB bus-matrix 8S7MAPB2 60MHzAHB2 120 MHz\nLS LS\n2 channels as AF\n1 channel as AF\n1 channel as AF TIM1416b\n16b\n16b\nTIM9 2 channels as AF\nTIM10 1 channel as AF16b\n16b\nTIM11 1 channel as AF16bBOR\nDAC1\nDAC2Flash\n1 MbyteSRAM, PSRAM, NOR Flash,\nPC Card (ATA), NAND FlashExternal memory\ncontroller (FSMC)\nTIM6\nTIM7TIM2\nTIM3\nTIM4\nTIM5\nTIM12\nTIM13\nai17614d4 compl. channels (TIM1_CH[1:4]N )\n4 channels (TIM1_CH[1:4]) , ETR,\nBKIN as AF\nFIFORNGArm Cortex-M3 \n120 MHz\nART accelerator\nAPB1 30MHzAHB3\nFunctional overview STM32F20xxx\n20/181 DS6329 Rev 183 Functional overview\n3.1 Arm® Cortex®-M3 core with embedded Flash and SRAM\nThe Arm® Cortex®-M3 processor is the latest generation of processors for embedded \nsystems. It was developed to provide a low-cost platform that meets the needs of MCU \nimplementation, with a reduced pin count a nd low-power consumption, while delivering \noutstanding computational performance and an advanced response to interrupts.\nThe Arm® Cortex®-M3 32-bit RISC processor features exceptional code-efficiency, \ndelivering the high-performance expected from an Arm core in the memory size usually \nassociated with 8- and 16-bit devices.\nWith its embedded Arm® core, the STM32F20x family is compatible with all Arm® tools and \nsoftware.\nFigure  4 shows the general block diagram of the STM32F20x family.\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)\nThe ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-\nstandard Arm® Cortex®-M3 processors. It balances the inherent performance advantage of \nthe Arm® Cortex®-M3 over Flash memory technologi es, which normally requires the \nprocessor to wait for the Flash memory at higher operating frequencies.\nTo release the processor full 150 DMIPS performance at this frequency, the accelerator implements an instruction prefetch queue and branch cache which increases program execution speed from the 128-bit Flash memory. Based on CoreMark\n® benchmark, the \nperformance achieved thanks to the ART accele rator is equivalent to 0 wait state program \nexecution from Flash memory at a CPU frequency up to 120  MHz. \n3.3 Memory protection unit\nThe memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the me mory or resources used by any other active \ntask. This memory area is organized into up to  8 protected areas that can in turn be divided \nup into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 \ngigabytes of addressable memory.\nThe MPU is especially helpful for applications where some critical or certified code has to be \nprotected against the misbehavior of other task s. It is usually managed by an RTOS (real-\ntime operating system). If a prog ram accesses a memory location  that is prohibited by the \nMPU, the RTOS can detect it and take action . In an RTOS environment, the kernel can \ndynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypasse d for applications that do not need it.\nDS6329 Rev 18 21/181STM32F20xxx Functional overview\n1803.4 Embedded Flash memory\nThe STM32F20x devices embed a 128-bit wide Flash memory of 128 Kbytes, 256 Kbytes, \n512 Kbytes, 768 Kbytes or 1 Mbyte av ailable for storing programs and data.\nThe devices also feature 512 bytes of OTP memo ry that can be used to store critical user \ndata such as Ethernet MAC addresses or cryptographic keys. \n3.5 CRC (cyclic redundancy  check) calculation unit\nThe CRC (cyclic redundancy check) calculation unit  is used to get a CRC code from a 32-bit \ndata word and a fixed generator polynomial.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the Flash memory integrity. The C RC calculation unit help s compute a software \nsignature during runtime, to be compared wit h a reference signature generated at link-time \nand stored at a given memory location.\n3.6 Embedded SRAM\nAll STM32F20x products embed:\n\uf0b7 Up to 128 Kbytes of system SRAM access ed (read/write) at CP U clock speed with 0 \nwait states\n\uf0b7 4 Kbytes of backup SRAM.\nThe content of this area is protected against possible unwanted write accesses, and is \nretained in Standby or V BAT mode.\n3.7 Multi-AHB bus matrix\nThe 32-bit multi-AHB bu s matrix interconnect s all the masters (CPU, DMAs, Ethernet, USB \nHS) and the slaves (Flash memory, RAM, FS MC, AHB and APB peripher als) and ensures a \nseamless and efficient operation even when several high-speed peripherals work simultaneously.\nFunctional overview STM32F20xxx\n22/181 DS6329 Rev 18Figure 5. Multi-AHB matrix\n3.8 DMA controller (DMA)\nThe devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 \nstreams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They share some centralized FIFOs for APB/AHB peripherals, support burst transfer and are de signed to provide the maximum peripheral \nbandwidth (AHB/APB).\nThe two DMA controllers support circular buffe r management, so that no specific code is \nneeded when the controller reaches the end of  the buffer. The two DMA controllers also \nhave a double buffering feature, which autom ates the use and switching of two memory \nbuffers without requiring any special code.\nEach stream is connected to dedicated har dware DMA requests, with support for software \ntrigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.ARM\nCortex-M3GP\nDMA1GP\nDMA2MAC\nEthernetUSB OTG\nHS\nBus matrix-SS0 S1 S2 S3 S4 S5 S6 S7\nICODE\nDCODE\nART\nACCEL.Flash\nmemory\nSRAM \n112 Kbyte\nSRAM\n16 Kbyte\nAHB1\nperiph\nAHB2\nperiph\nFSMC\nStatic MemCtlM0\nM1\nM2\nM3\nM4\nM5\nM6I-bus\nD-bus\nS-bus\nDMA_P1\nDMA_MEM1\nDMA_MEM2\nDMA_P2\nETHERNET_M\nUSB_HS_M\nai15963cAPB1\nAPB2\nDS6329 Rev 18 23/181STM32F20xxx Functional overview\n180The DMA can be used with the main peripherals: \n\uf0b7 SPI and I2S\n\uf0b7 I2C\n\uf0b7 USART and UART\n\uf0b7 General-purpose, basic and advanced-control timers TIMx\n\uf0b7 DAC\n\uf0b7 SDIO\n\uf0b7 Camera interface (DCMI)\n\uf0b7 ADC.\n3.9 Flexible static memory controller (FSMC)\nThe FSMC is embedded in all STM32F20x devi ces. It has four Chip Select outputs \nsupporting the following modes: PC Card/Com pact Flash, SRAM, PSRAM, NOR Flash and \nNAND Flash.\nFunctionality overview:\n\uf0b7 Write FIFO\n\uf0b7 Code execution from external memory except for NAND Flash and PC Card\n\uf0b7 Maximum frequency (fHCLK) for external access is 60 MHz\nLCD parallel interface\nThe FSMC can be configured to interface seam lessly with most graphic LCD controllers. It \nsupports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel in terface capability makes it  easy to build cost-\neffective graphic applications using LCD modules with embedded controllers or high \nperformance solutions using external controllers with dedicated acceleration.\n3.10 Nested vectored inter rupt controller (NVIC)\nThe STM32F20x devices embed a nested vectored interrupt controller able to manage 16 \npriority levels, and handle up to 81 maskable interrupt channels plus the 16 interrupt lines of the Cortex\n®-M3.\nThe NVIC main features are the following:\n\uf0b7 Closely coupled NVIC gives low-latency interrupt processing\n\uf0b7 Interrupt entry vector table address passed directly to the core\n\uf0b7 Closely coupled NVIC core interface\n\uf0b7 Allows early processing of interrupts\n\uf0b7 Processing of late arriving, higher-priority interrupts\n\uf0b7 Support tail chaining\n\uf0b7 Processor state automatically saved\n\uf0b7 Interrupt entry restored on interrupt exit with no instruction overhead\nThis hardware block provides flexible interrupt management features with minimum interrupt \nlatency.\nFunctional overview STM32F20xxx\n24/181 DS6329 Rev 183.11 External interrupt /event controller (EXTI)\nThe external interrupt/event controller consists of 23 edge-detector lines used to generate \ninterrupt/event requests. Each line can be ind ependently configured to select the trigger \nevent (rising edge, falling edge, both) and can be masked inde pendently. A pending register \nmaintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the In ternal APB2 clock period. Up to 140 GPIOs can be connected \nto the 16 external interrupt lines.\n3.12 Clocks and startup\nOn reset the 16  MHz internal RC oscillator is sele cted as the default CPU clock. The \n16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy. The application can \nthen select as system clock either the RC osc illator or an external 4-26 MHz clock source. \nThis clock is monitored for failure. If failure is detected, the system automatically switches \nback to the internal RC oscillator and a software  interrupt is generated (if enabled). Similarly, \nfull interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used ex ternal oscillator fails).\nThe advanced clock controller clocks the core and all peripherals using a single crystal or \noscillator. In particular, the ethernet and USB OTG FS periph erals can be clocked by the \nsystem clock.\nSeveral prescalers and PLLs allow the configuration of the three AHB buses, the high-speed APB (APB2) and the low- speed APB (APB1) domains. Th e maximum fr equency of \nthe three AHB buses is 120\n MHz and the maximum frequency the high-speed APB domains \nis 60  MHz. The maximum allowed frequency of the low-speed APB domain is 30  MHz.\nThe devices embed a dedicate PLL (PLLI2S) that allow them to achieve audio class performance. In this case, the I\n2S master clock can generate all standard sampling \nfrequencies from 8  kHz to 192  kHz.\n3.13 Boot modes\nAt startup, boot pins are used to se lect one out of three boot options:\n\uf0b7 Boot from user Flash memory\n\uf0b7 Boot from system memory\n\uf0b7 Boot from embedded SRAM\nThe boot loader is located in system memory. It is used to reprogram the Flash memory by \nusing USART1 (PA9/PA10), USART3 (PC10/PC 11 or PB10/PB11), CAN2 (PB5/PB13), USB \nOTG FS in Device mode (PA11/PA12) through DFU (device firmware upgrade).\n3.14 Power supply schemes\n\uf0b7 VDD = 1.8 to 3.6 V: external power supply for I/Os and the internal regulator (when \nenabled), provided externally through VDD pins. On devices in WLCSP64+2 package, if \nIRROFF is set to VDD, the supply voltage can drop to 1.7 V when the device operates \nDS6329 Rev 18 25/181STM32F20xxx Functional overview\n180in the 0 to 70 °C temperature range using an external power supply supervisor (see \nSection 3.16 ).\n\uf0b7 VSSA, VDDA = 1.8 to 3.6 V: external analog power supplies for ADC, DAC, Reset \nblocks, RCs and PLL. VDDA and VSSA must be connected to VDD and VSS, respectively.\n\uf0b7 VBAT = 1.65 to 3.6 V: power supply for RTC, external clock, 32 kHz oscillator and \nbackup registers (through power switch) when VDD is not present.\nRefer to Figure  19: Power supply scheme  for more details.\n3.15 Power supply supervisor\nThe devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry coupled with a Brownout reset (BOR) circuitry. \nAt power-on, POR/PDR is always active and ensu res proper operation starting from 1.8 V. \nAfter the 1.8 V POR threshold level is reached, the option byte loading process starts, either \nto confirm or modify default BOR threshold levels, or to disable BOR permanently. Three \nBOR thresholds are available through option bytes.\nThe device remains in reset mode when VDD is below a specified threshold, VPOR/PDR  or \nVBOR, without the need for an external reset ci rcuit. On devices in WLCSP64+2 package, \nthe BOR, POR and PDR features can be disabled by setting IRROFF pin to VDD. In this \nmode an external power supply supervisor is required (see Section  3.16).\nThe devices also feature an embedded programma ble voltage detector (PVD) that monitors \nthe VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be \ngenerated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is \nhigher than the VPVD threshold. The interrupt service routine can then generate a warning \nmessage and/or put the MCU into a safe state. The PVD is enabled by software.\n3.16 Voltage regulator\nThe regulator has five operating modes: \n\uf0b7 Regulator ON\n– Main regulator mode (MR)– Low-power regulator (LPR)– Power-down\n\uf0b7 Regulator OFF\n– Regulator OFF / internal reset ON\n– Regulator OFF / in ternal reset OFF\n3.16.1 Regulator ON\nThe regulator ON modes are activated by default on LQFP packages.On WLCSP64+2 \npackage, they are activated by connect ing both REGOFF and IRROFF pins to VSS, while \nonly REGOFF must be connected to VSS on UFBGA176 package (IRROFF is not available).  \nVDD minimum value is 1.8  V. \nFunctional overview STM32F20xxx\n26/181 DS6329 Rev 18There are three power modes configured by software when the regulator is ON: \n\uf0b7 MR is used in the nominal regulation mode\n\uf0b7 LPR is used in Stop modes\nThe LP regulator mode is configured by software when entering Stop mode.\n\uf0b7 Power-down is used in Standby mode.\nThe Power-down mode is activated only when entering Standby mode. The regulator \noutput is in high impedance and the kernel  circuitry is powered down, inducing zero \nconsumption. The contents of th e registers and SRAM are lost).\nTwo external ceramic capacito rs must be connected on VCAP_1  and VCAP_2  pin. Refer to \nFigure  19: Power supply scheme  and Table  16: VCAP1/VCAP2 operating conditions .\nAll packages have the regulator ON feature.\n3.16.2 Regulator OFF\nThis feature is available only on packages  featuring the REGOFF pi n. The regulator is \ndisabled by holding REGOFF high. The regulator  OFF mode allows to supply externally a \nV12 voltage source through VCAP_1  and VCAP_2  pins.\nThe two 2.2  µF ceramic capacitors must be replaced by two 100  nF decoupling capacitors. \nRefer to Figure  19: Power supply scheme .\nWhen the regulator is OFF, there is no more internal monitoring on V12. An external power supply supervisor must be used to monitor the V12 of the logic power domain. PA0 pin must \nbe used for this purpose, and act as power-on reset on V12 power domain.\nIn regulator OFF mode, the following features are no more supported:\n\uf0b7 PA0 cannot be used as a GPIO pin since it allows to reset the part of the 1.2 V logic \npower domain which is not reset by the NRST pin.\n\uf0b7 As long as PA0 is kept low, the debug mode cannot be used at power-on reset. As a \nconsequence, PA0 and NRST pins must be managed separately if the debug \nconnection at reset or pre-reset is required.\nRegulator OFF / internal reset ON\nOn WLCSP64+2 package, this mode is ac tivated by connecting REGOFF pin to VDD and \nIRROFF pin to VSS. On UFBGA176 package, only REGOFF must be connected to VDD \n(IRROFF not available). In this mode, VDD/VDDA minimum value is 1.8  V.\nThe regulator OFF / internal reset ON mode allows the user to supply externally a 1.2  V \nvoltage source through VCAP_1 and VCAP_2 pins, in addition to VDD. \nDS6329 Rev 18 27/181STM32F20xxx Functional overview\n180Figure 6. Regulator OFF / internal reset ON \nThe following conditions must be respected:\n\uf0b7 VDD must always be higher than VCAP_1  and VCAP_2 to avoid current injection between \npower domains.\n\uf0b7 If the time for VCAP_1  and VCAP_2 to reach 1.08 V is faster than the time for VDD to \nreach 1.8 V, then PA0 must be kept low to cover both conditions: until VCAP_1 and \nVCAP_2 reach 1.08 V and until VDD reaches 1.8 V (see Figure 8 ). \n\uf0b7 Otherwise, If the time for VCAP_1  and VCAP_2 to reach 1.08 V is slower than the time for \nVDD to reach 1.8 V, then PA0 must be asserted low externally (see Figure 9 ).\n\uf0b7 If VCAP_1  and VCAP_2 go below 1.08 V and VDD is higher than 1.8 V, then a reset must \nbe asserted on PA0 pin. \nRegulator OFF / internal reset OFF\nOn WLCSP64+2 package, this mode activated by connecting REGOFF to VSS and IRROFF \nto VDD. IRROFF cannot be activated in conjunct ion with REGOFF. This mode is available \nonly on the WLCSP64+2 package. It allows to supply externally a 1.2  V voltage source \nthrough VCAP_1 and VCAP_2 pins. In this mode, the integrated power-on reset (POR)/ power-\ndown reset (PDR) circuitry is disabled. \nAn external power supply supervisor must monitor both the external 1.2  V and the external \nVDD supply voltage, and must maintain the device in reset mode as long as they remain \nbelow a specified threshold. The VDD specified threshold, belo w which the device must be \nmaintained under reset, is 1.8  V. This supply voltage can drop to 1.7  V when the device \noperates in the 0 to 70  °C temperature range. A comprehensive set of power-saving modes \nallows the design of low-power applications. ai18476bREGOFF\nVCAP_1\nVCAP_2PA0\n1.2 VVDD\n (1.8 to 3.6 V)Power-down reset risen \nbefore VCAP_1/VCAP_2 stabilization\nNRST \nIRROFFVDDApplication reset \nsignal (optional) External VCAP_1/2 \npower supply supervisor\nExt. reset controller active \nwhen VCAP_1/2 < 1.08 V \nFunctional overview STM32F20xxx\n28/181 DS6329 Rev 18Figure 7. Regulator OFF / internal reset OFF\nThe following conditions must be respected:\n\uf0b7 VDD must always be higher than VCAP_1  and VCAP_2 to avoid current injection between \npower domains (see Figure 8 ).\n\uf0b7 PA0 must be kept low to cover both conditions: until VCAP_1  and VCAP_2 reach 1.08 V, \nand until VDD reaches 1.7 V.\n\uf0b7 NRST must be controlled by an external re set controller to keep the device under reset \nwhen VDD is below 1.7 V (see Figure 9 ).\nIn this mode, when the internal reset is OFF, the following integrated features are no more \nsupported:\n\uf0b7 The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.\n\uf0b7 The brownout reset (BOR) circuitry is disabled.\n\uf0b7 The embedded programmable voltage detector (PVD) is disabled.\n\uf0b7 VBAT functionality is no more available and VBAT pin must be connected to VDD.REGOFF\nVCAP_1\nai18477bVCAP_2NRST\n1.2 VIRROFFVDD 1.2 V VDD\nExternal VDD/VCAP_1/2 \npower supply supervisor\nExt. reset controller active \nwhen VDD<1.7V and \nVCAP_1/2 < 1.08 V \nPA0\nDS6329 Rev 18 29/181STM32F20xxx Functional overview\n180Figure 8. Startup in regulator OFF: slow VDD slope,\npower-down reset risen after VCAP_1 /VCAP_2 stabilization\n1. This figure is valid whatever the internal reset mode (ON or OFF).\nFigure 9. Startup in regulator OFF: fast VDD slope,\npower-down reset risen before VCAP_1 /VCAP_2 stabilization\n3.16.3 Regulator ON/OFF and inte rnal reset ON/OFF availability\n          timeVDD\ntime1.08 V\nai18473bPDR=1.8 V\nVCAP_1 / VCAP_21.2 V\nPA0\n tied\nto NRSTNRST\nVDD\ntime1.08 V\nai18474bPDR=1.8 V\nCAP_1 CAP_21.2 V\ntimePA0 asserted externally    \nNRSTVV/\nTable 4. Regulator ON/OFF and in ternal reset ON/OFF availability \nPackageRegulator ON / \ninternal reset ONRegulator OFF / \ninternal reset ONRegulator OFF / \ninternal reset OFF\nLQFP64\nLQFP100LQFP144\nLQFP176Yes\nNo No\nWLCSP 64+2Yes \nREGOFF and IRROFF set to VSSYes \nREGOFF set to VDD \nand IRROFF set to VSSYes \nREGOFF set to VSS \nand IRROFF set to VDD\nUFBGA176Yes \nREGOFF set to VSSYes \nREGOFF set to VDDNo\nFunctional overview STM32F20xxx\n30/181 DS6329 Rev 183.17 Real-time clock (RTC), back up SRAM and backup registers\nThe backup domain of the STM32F20x devices includes:\n\uf0b7 The real-time clock (RTC) \n\uf0b7 4 Kbytes of backup SRAM\n\uf0b7 20 backup registers\nThe real-time clock (RTC) is an independent BC D timer/counter. Its main features are the \nfollowing: \n\uf0b7 Dedicated registers contain the second, minu te, hour (in 12/24 hour), week day, date, \nmonth, year, in BCD (binary-coded decimal) format.\n\uf0b7 Automatic correction for 28, 29 (leap year), 30, and 31 day of the month.\n\uf0b7 Programmable alarm and programmable periodic interrupts with wakeup from Stop and \nStandby modes.\n\uf0b7 It is clocked by a 32.768 kH z external crystal, resonator or oscillator, the internal \uf020\nlow-power RC oscillator or the high-speed external clock di vided by 128. The internal \nlow-speed RC has a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural quartz deviation.\n\uf0b7 Two alarm registers are used to generate an alarm at a specific time and calendar \nfields can be independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit programmable binary auto-reload downcounter with programmable resolution is available and allows automati c wakeup and periodic alarms from every \n120 µs to every 36 hours.\n\uf0b7 A 20-bit prescaler is used for the time base clo ck. It is by default configured to generate \na time base of 1 second from a clock at 32.768 kHz.\n\uf0b7 Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision.\nThe 4-Kbyte backup SRAM is an EEPROM-like area.It can be  used to st ore data which \nneed to be retained in VBAT and standby mo de.This memory area is disabled to minimize \npower consumption (see Section  3.18: Low-power modes ). It can be enabled by software. \nThe backup registers are 32-bit registers used to store 80 bytes of user application data when V\nDD power is not present. Backup registers are not reset by a system, a power reset, \nor when the device wakes up from the Standby mode (see Section  3.18: Low-power \nmodes ).\nLike backup SRAM, the RTC and backup registers are supplied through a switch that is powered either from the V\nDD supply when present or the VBAT pin.\n3.18 Low-power modes\nThe STM32F20x family supports three low-pow er modes to achieve the best compromise \nbetween low-power consumption, short star tup time and available wakeup sources:\n\uf0b7 Sleep mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\n\uf0b7 Stop mode\nThe Stop mode achieves the lowest power co nsumption while retaining the contents of \nSRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC \nDS6329 Rev 18 31/181STM32F20xxx Functional overview\n180and the HSE crystal oscillato rs are disabled. The volta ge regulator can also be put \neither in normal or in Low-power mode.\nThe device can be woken up from the Stop mode by any of the EXTI line. The EXTI line \nsource can be one of the 16 external lines , the PVD output, the RTC alarm / wakeup / \ntamper / time stamp events, the USB OTG FS/HS wakeup or the Ethernet wakeup.\n\uf0b7 Standby mode\nThe Standby mode is used to achieve the lo west power consumpt ion. The internal \nvoltage regulator is s witched off so that the entire 1.2 V domain is powered off. The \nPLL, the HSI RC and the HSE crystal oscillators  are also switched off. After entering \nStandby mode, the SRAM and register contents are lost except for registers in the backup domain and the backup SRAM when selected.\nThe device exits the Standby mode when an ex ternal reset (NRST pin), an IWDG reset, \na rising edge on the WKUP pin, or an RTC alarm / wakeup / tamper /time stamp event occurs. \nNote: The RTC, the IWDG, and the corresponding clock sources are not stopped when the device \nenters the Stop or Standby mode.\n3.19 VBAT operation\nThe VBAT pin allows to power the device VBAT domain from an external battery or an \nexternal supercapacitor.\nVBAT operation is activated when VDD is not present.\nThe V BAT pin supplies the RTC, the backup registers and the backup SRAM.\nNote: When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events \ndo not exit it from VBAT operation.\nWhen using WLCSP64+2 package, if IRROFF pin is connected to VDD, the VBAT \nfunctionality is no more available and VBAT pin must be connected to VDD.\n3.20 Timers and watchdogs\nThe STM32F20x devices include two advanced-control timers, eight general-purpose \ntimers, two basic timers and two watchdog timers.\nAll timer counters can be frozen in debug mode.\nTable  5 compares the features of the advanced-c ontrol, general-purpose and basic timers.\n          Table 5. Timer feature comparison \nTimer type TimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplementary \noutputMax \ninterface \nclockMax \ntimer \nclock\nAdvanced-\ncontrolTIM1, \nTIM816-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 Yes60\nMHz120 \nMHz\nFunctional overview STM32F20xxx\n32/181 DS6329 Rev 183.20.1 Advanced-control timers (TIM1, TIM8)\nThe advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators \nmultiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their 4 independent channels can be used for:\n\uf0b7 Input capture\n\uf0b7 Output compare\n\uf0b7 PWM generation (edge- or center-aligned modes)\n\uf0b7 One-pulse mode output\nIf configured as standard 16-bit timers, they ha ve the same features as the general-purpose \nTIMx timers. If configured as 16 -bit PWM generators, they have  full modulation capability (0-\n100%).\nThe TIM1 and TIM8 counters can be frozen in  debug mode. Many of the advanced-control \ntimer features are shared with those of the st andard TIMx timers which have the same \narchitecture. The advanced-control timer can th erefore work together with the TIMx timers \nvia the Timer Link feature for sy nchronization or event chaining.General \npurposeTIM2, \nTIM532-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No30\nMHz60 \nMHz\nTIM3, \nTIM416-bitUp, \nDown, \nUp/downAny integer \nbetween 1 \nand 65536Yes 4 No30\nMHz60 \nMHz\nBasicTIM6, \nTIM716-bit UpAny integer \nbetween 1 \nand 65536Yes 0 No30\nMHz60 \nMHz\nGeneral \npurposeTIM9 16-bit UpAny integer \nbetween 1 \nand 65536No 2 No60\nMHz120 \nMHz\nTIM10, \nTIM1116-bit UpAny integer \nbetween 1 \nand 65536No 1 No60\nMHz120 \nMHz\nTIM12 16-bit UpAny integer \nbetween 1 \nand 65536No 2 No30\nMHz60 \nMHz\nTIM13, \nTIM1416-bit UpAny integer \nbetween 1 \nand 65536No 1 No30\nMHz60 \nMHzTable 5. Timer feature comparison (continued)\nTimer type TimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplementary \noutputMax \ninterface \nclockMax \ntimer \nclock\nDS6329 Rev 18 33/181STM32F20xxx Functional overview\n1803.20.2 General-purpose timers (TIMx)\nThere are ten synchronizable general-purpose timers embedded in the STM32F20x devices \n(see Table  5 for differences).\nTIM2, TIM3, TIM4, TIM5\nThe STM32F20x include 4 full-featured general-purpose timers. TIM2 and TIM5 are 32-bit timers, and TIM3 and TIM4 are 16-bit timers. The TIM2 and TIM5 timers are based on a 32-\nbit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter an d a 16-bit prescaler. They all feature 4 \nindependent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWMs on the largest packages.\nThe TIM2, TIM3, TIM4, TIM5 general-purpose ti mers can work together, or with the other \ngeneral-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronizat ion or event chaining.\nThe counters of TIM2, TIM3, TIM4, TIM5 ca n be frozen in debug mode. Any of these \ngeneral-purpose timers can be used to generate PWM outputs.\nTIM2, TIM3, TIM4, TIM5 all have independent  DMA request generation. They are capable \nof handling quadrature (incremental) encoder signals and the digital outputs from one to four hall-effect sensors.\nTIM10, TIM11 and TIM9\nThese timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and \nTIM11 feature one independent channel, wher eas TIM9 has two independent channels for \ninput capture/output compare, PWM or one-pul se mode output. They can be synchronized \nwith the TIM2, TIM3, TIM4, TIM5  full-featured general-purpose timers. They can also be \nused as simple time bases.\nTIM12, TIM13 and TIM14\nThese timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM13 and \nTIM14 feature one independent channel, wherea s TIM12 has two independent channels for \ninput capture/output compare, PWM or one-pul se mode output. They can be synchronized \nwith the TIM2, TIM3, TIM4, TIM5 fu ll-featured general-purpose timers.\nThey can also be used as simple time bases.\n3.20.3 Basic timers  TIM6 and TIM7\nThese timers are mainly used for DAC trigger and waveform generation. They can also be \nused as a generic 16-bit time base.\n3.20.4 Independent watchdog\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC  and as it operates independently from the \nmain clock, it can operate in Stop and Standby  modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free-running timer for application timeout \nFunctional overview STM32F20xxx\n34/181 DS6329 Rev 18management. It is hardware- or software-configurable through the option bytes. \uf020\nThe counter can be frozen in debug mode.\n3.20.5 Window watchdog\nThe window watchdog is based on a 7-bit downcounter that can be set as free-running. It \ncan be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capabilit y and the counter c an be frozen in \ndebug mode.\n3.20.6 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndowncounter. It features:\n\uf0b7 A 24-bit downcounter\n\uf0b7 Autoreload capability\n\uf0b7 Maskable system interrupt generation when the counter reaches 0\n\uf0b7 Programmable clock source\n3.21 Inter-integrated ci rcuit interface (I²C)\nUp to three I2C bus interfaces can operate in multimaster and slave modes. They can \nsupport the Standard- and Fast-modes. They support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is \nembedded.\nThey can be served by DMA and they support SMBus 2.0/PMBus.\n3.22 Universal synchronous/asynch ronous receiver transmitters \uf020\n(UARTs/USARTs)\nThe STM32F20x devices embed four univer sal synchronous/asynchronous receiver \ntransmitters (USART1, USART2, USART3 and USART6) and two universal asynchronous \nreceiver transmitters (UART4 and UART5).\nThese six interfaces provide asynchronous  communication, IrDA SIR ENDEC support, \nmultiprocessor communication  mode, single-wire half-duplex communication mode and \nhave LIN Master/Slave capab ility. The USART1 and USART6  interfaces are able to \ncommunicate at speeds of up to 7.5 Mbit/s. Th e other available interf aces communicate at \nup to 3.75 Mbit/s.\nUSART1, USART2, USART3 and USART6 also provide hardware management of the CTS and RTS signals, Smart Card mode (ISO 7816 compliant) and SPI-like communication capability. All interfaces can be served by the DMA controller.\nDS6329 Rev 18 35/181STM32F20xxx Functional overview\n180          \n3.23 Serial peripheral interface (SPI)\nThe STM32F20x devices feature up to three SPI s in slave and master modes in full-duplex \nand simplex communication modes. SPI1 can comm unicate at up to 30 Mbits/s, while SPI2 \nand SPI3 can communicate at up to 15 Mbit/s . The 3-bit prescaler gives 8 master mode \nfrequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card /MMC modes. All SPIs ca n be served by the \nDMA controller.\nThe SPI interface can be configured to operat e in TI mode for comm unications in master \nmode and slave mode.\n3.24 Inter-integr ated sound (I2S)\nTwo standard I2S interfaces (multiplexed with SPI2 and  SPI3) are available. They can \noperate in master or slave mode, in half -duplex communication modes, and can be \nconfigured to operate with a 16-/32-bit reso lution as input or output channels. Audio \nsampling frequencies from 8  kHz up to 192  kHz are supported. When either or both of the \nI2S interfaces is/are configured in master mo de, the master clock can be output to the \nexternal DAC/CODEC at 256 times the sampling frequency.\nAll I2Sx interfaces can be served by the DMA controller.\n3.25 SDIO\nAn SD/SDIO/MMC host interface is availabl e, that supports MultiMediaCard System \nSpecification Version 4.2 in three different da tabus modes: 1-bit (default), 4-bit and 8-bit. \nThe interface allows data transfer at up to 48  MHz in 8-bit mode, and is compliant with the \nSD Memory Card Specification Version 2.0.\nThe SDIO Card Specification Version 2.0 is  also supported with two different databus \nmodes: 1-bit (default) and 4-bit.\nThe current version supports only one SD/SDI O/MMC4.2 card at any one time and a stack \nof MMC4.1 or previous.Table 6. USART feature comparison \nNameStandard \nfeaturesModem \n(RTS/CTS)LINSPI \nmasterirDASmartcard \n(ISO 7816)Max baud rate in Mbit/s\nAPB \nmapping Oversampling \nby 16Oversampling \nby 8\nUSART1 X X X X X X\n1.877.5APB2 (max. \n60 MHz)\nUSART2 X X X X X X\n3.75APB1 (max. \n30 MHz)USART3 X X X X X X\nUART4 X - X - X -\nUART5 X - X - X -\n3.75\nUSART6 X X X X X X 7.5APB2 (max. \n60 MHz)\nFunctional overview STM32F20xxx\n36/181 DS6329 Rev 18In addition to SD/SDIO/MMC, this interface is fully compliant with the CE-ATA digital \nprotocol Rev1.1.\n3.26 Ethernet MAC interface with  dedicated DMA and IEEE 1588 \nsupport\nPeripheral available only on STM32F207xx devices.\nThe STM32F207xx devices prov ide an IEEE-802.3-20 02-compliant media access controller \n(MAC) for Ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMII). The \nSTM32F207xx requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). the PHY is connected to the STM32F207xx MII \nport using 17 signals for MII or 9 signals for RMII, and can be clocked using the 25 MHz (MII) or 50 MHz (RMII) output from the STM32F207xx.\nThe STM32F207xx includes the following features:\n\uf0b7 Supports 10 and 100 Mbit/s rates\n\uf0b7 Dedicated DMA controller allowing high-sp eed transfers between the dedicated SRAM \nand the descriptors (see the STM32F20x and STM32F21x reference manual for details)\n\uf0b7 Tagged MAC frame support (VLAN support)\n\uf0b7 Half-duplex (CSMA/CD) and full-duplex operation\n\uf0b7 MAC control sublayer (control frames) support\n\uf0b7 32-bit CRC generation and removal\n\uf0b7 Several address filtering modes for physic al and multicast address (multicast and \ngroup addresses)\n\uf0b7 32-bit status code for each transmitted or received frame\n\uf0b7 Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the \nreceive FIFO are both 2 Kbytes (4 Kbytes in total)\n\uf0b7 Supports hardware  PTP (precision time protocol ) in accordance with IEEE 1588 2008 \n(PTP V2) with the time stamp comparator connected to the TIM2 input\n\uf0b7 Triggers interrupt when system time becomes greater than target time\n3.27 Controller area network (CAN)\nThe two CANs are compliant with the 2.0A and B (a ctive) specifications with a bitrate up to \n1 Mbit/s. They can receive and transmit standard  frames with 11-bit id entifiers as well as \nextended frames with 29-bit identifiers. Each  CAN has three transmit mailboxes, two receive \nFIFOS with 3 stages and 28 shared scalable filter banks (all of them can be used even if one \nCAN is used). The 256 bytes of SRAM whic h are allocated for each CAN are not shared \nwith any other peripheral.\n3.28 Universal serial bus on -the-go full-speed (OTG_FS)\nThe devices embed an USB OTG full-speed de vice/host/OTG peripher al with integrated \ntransceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and \nDS6329 Rev 18 37/181STM32F20xxx Functional overview\n180with the OTG 1.0 specification. It has software-configurable endpoint setting and supports \nsuspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock \nthat is generated by a PLL connected to the HSE oscillato r. The major features are:\n\uf0b7 Combined Rx and Tx FIFO size of 320  × 35 bits with dynamic FIFO sizing\n\uf0b7 Supports the session request protocol (SRP ) and host negotiation protocol (HNP)\n\uf0b7 4 bidirectional endpoints\n\uf0b7 8 host channels with periodic OUT support\n\uf0b7 HNP/SNP/IP inside (no need for any external resistor)\n\uf0b7 For OTG/Host modes, a power switch is needed in case bus-powered devices are \nconnected\n\uf0b7 Internal FS OTG PHY support \n3.29 Universal serial bus on -the-go high-speed (OTG_HS)\nThe STM32F20x devices embed a USB OTG high-speed (up to 480  Mbit/s) \ndevice/host/OTG peripheral. The USB OTG HS  supports both full-speed and high-speed \noperations. It integrates the transceivers for full-speed operation (12  Mbyte/s) and features \na UTMI low-pin interface (ULPI) for high-speed operation (480  Mbit/s). When using the USB \nOTG HS in HS mode, an external PHY devi ce connected to the ULPI is required.\nThe USB OTG HS peripheral is compliant wit h the USB 2.0 specification and with the OTG \n1.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock \ngenerated by a PLL connecte d to the HSE oscillator. The main features are:\n\uf0b7 Combined Rx and Tx FIFO size of 102 4× 35 bits with dynamic FIFO sizing\n\uf0b7 Supports the session request protocol (SRP ) and host negotiation protocol (HNP)\n\uf0b7 6 bidirectional endpoints\n\uf0b7 12 host channels with periodic OUT support\n\uf0b7 Internal FS OTG PHY support \n\uf0b7 External HS or HS OTG operation suppor ting ULPI in SDR mode. The OTG PHY is \nconnected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.\n\uf0b7 Internal USB DMA\n\uf0b7 HNP/SNP/IP inside (no need for any external resistor)\n\uf0b7 For OTG/Host modes, a power switch is needed when bus-powered devices are \nconnected\n3.30 Audio PLL (PLLI2S)\nThe devices feature an additional dedicated PLL for audio I2S application. It allows to \nachieve error-free I2S sampling clock accuracy withou t compromising on the CPU \nperformance, while us ing USB peripherals.\nThe PLLI2S configuration can be modified to manage an I2S sample rate change without \ndisabling the main PLL (PLL) used for CPU, USB and Ethernet interfaces.\nThe audio PLL can be programmed with very low error to obtain sampling rates ranging from 8\n kHz to 192  kHz.\nFunctional overview STM32F20xxx\n38/181 DS6329 Rev 18In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S \nflow with an external PLL (or Codec output). \n3.31 Digital camer a interface (DCMI)\nThe camera interface is not available in STM32F205xx devices.\nSTM32F207xx products embed a camera interface that can connect with camera modules \nand CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The \ncamera interface can sustain up to 27 Mbyte/s at 27 MHz or 48  Mbyte/s at 48 MHz. It \nfeatures:\n\uf0b7 Programmable polarity for the input pixel clock and synchronization signals\n\uf0b7 Parallel data communication can be 8-, 10-, 12- or 14-bit\n\uf0b7 Supports 8-bit progressive video monochrome or raw Bayer format, YCbCr 4:2:2 \nprogressive video, RGB 565 progressive video or compressed data (like JPEG)\n\uf0b7 Supports continuous mode or snapshot (a single frame) mode\n\uf0b7 Capability to automati cally crop the image\n3.32 True random numb er generator (RNG)\nAll STM32F2xxx products embed a true RNG that delivers 32-bit random numbers \nproduced by an integrated analog circuit.\n3.33 GPIOs (general-pur pose inputs/outputs)\nEach of the GPIO pins can be configured by software as output (push-pull or open-drain, \nwith or without pull-up or pull-down), as input (f loating, with or  without pull-up or pull-down) \nor as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current -capable and have speed selection to better \nmanage internal noise, power consumption and electromagnetic emission.\nThe I/O alternate function configuration can be locked if needed by following a specific \nsequence in order to avoid spurious writing to the I/Os registers.\nTo provide fast I/O handling, the GPIOs ar e on the fast AHB1 bus with a clock up to \n120 MHz that leads to a maximum I/O toggling speed of 60 MHz.\n3.34 ADCs (analog-to-digital converters)\nThree 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 \nexternal channels, performing conversions in the single-shot or scan mode. In scan mode, \nautomatic conversion is performed on a selected group of analog inputs.\nAdditional logic functions embedded in the ADC interface allow:\n\uf0b7 Simultaneous sample and hold\n\uf0b7 Interleaved sample and hold\nDS6329 Rev 18 39/181STM32F20xxx Functional overview\n180The ADC can be served by the DMA controller. An analog watchdog feature allows very \nprecise monitoring of the converted voltage of  one, some or all selected channels. An \ninterrupt is generated when the converted vo ltage is outside the programmed thresholds.\nThe events generated by the timers TIM1 , TIM2, TIM3, TIM4, TIM5 and TIM8 can be \ninternally connected to the ADC start trigger an d injection trigger, respectively, to allow the \napplication to synchronize A/D conversion and timers.\n3.35 DAC (digital-to-analog converter)\nThe two 12-bit buffered DAC channels can be used to convert two digital signals into two \nanalog voltage signal outputs. The design st ructure is composed of integrated resistor \nstrings and an amplifier in  inverting configuration.\nThis dual digital Interface su pports the following features:\n\uf0b7 two DAC converters: one for each output channel\n\uf0b7 8-bit or 12-bit monotonic output\n\uf0b7 left or right data alignment in 12-bit mode\n\uf0b7 synchronized update capability\n\uf0b7 noise-wave generation\n\uf0b7 triangular-wave generation\n\uf0b7 dual DAC channel independen t or simultaneous conversions\n\uf0b7 DMA capability for each channel\n\uf0b7 external triggers for conversion\n\uf0b7 input voltage reference VREF+\nEight DAC trigger inputs are used in the device. The DAC channels are triggered through \nthe timer update outputs that are also connected to different DMA streams.\n3.36 Temperature sensor\nThe temperature sensor has to generate a volta ge that varies linearly with temperature. The \nconversion range is between 1.8 and 3.6 V. The temperature sensor is internally connected to the ADC1_IN16 input channel which is used to  convert the sensor output voltage into a \ndigital value.\nAs the offset of the temperature sensor varies fr om chip to chip due to process variation, the \ninternal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, \nthen an external temperature sensor part must be used.\n3.37 Serial wire JTAG debug port (SWJ-DP)\nThe Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or  a JTAG probe to be connected to the target. \nThe JTAG TMS and TCK pins are shared wit h SWDIO and SWCLK, respectively, and a \nspecific sequence on the TMS pin is us ed to switch between JTAG-DP and SW-DP.\nFunctional overview STM32F20xxx\n40/181 DS6329 Rev 183.38 Embedded Trace Macrocell™\nThe Arm Embedded Trace Macrocell provides a grea ter visibility of the instruction and data \nflow inside the CPU core by streaming compressed data at a very high rate from the STM32F20x through a small number of ETM pins to an external hardware trace port \nanalyzer (TPA) device. The TPA is connected to a host co mputer using USB, Ethernet, or \nany other high-speed channel. Real-time instru ction and data flow activity can be recorded \nand then formatted for display on the host co mputer that runs the debugger software. TPA \nhardware is commercially available from common development tool vendors.\nThe Embedded Trace Macrocell operates with third party debugger software tools.\nDS6329 Rev 18 41/181STM32F20xxx Pinouts and pin description\n1804 Pinouts and pin description\nFigure 10. STM32F20x LQFP64 pinout\n1. The above figure shows the package top view.\nFigure 11. STM32F20x WLCSP64+2 ballout\n1. The above figure shows the package top view.64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49\n48\n47\n 46\n 45\n 44\n 43\n42\n41\n40\n39\n38\n37\n3635\n34\n33\n17 18 19 20 21 22 23 24 29 30 31 32 25 26 27 281\n2\n3\n4\n5\n6 \n7 \n8 \n9 \n10\n11 12 \n13\n14\n15\n16VBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nNRST\nPC0\nPC1PC2\nPC3\nVSSA\nVDDA\nPA0-WKUP\nPA1\nPA2\nVDD   \nVSS   \nPB9  \nPB8  \nBOOT0  \nPB7  \nPB6  \nPB5  \nPB4  \nPB3  \nPD2  \nPC12  \nPC11  \nPC10  \nPA15  PA14 \nVDD   \nVCAP_2\nPA13  PA12  \nPA11  \nPA10  PA9  \nPA8  \nPC9  \nPC8  \nPC7  \nPC6  \nPB15  \nPB14  \nPB13  \nPB12 PA3\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPB10\nPB11\nVCAP_1\nVDDLQFP64\nai15969cPC13-RTC_AF1\nPH0-OSC_IN\nPH1-OSC_OUT\nVDDVSS\n12 3 8\nA PA14 PA15 PC12 PB3 PB5 PB7 PB9 VDD\nB PA13 PC10 PB4 PB6 BOOT0 PB8 PC13\nC PA12 VCAP_2 PC11 PD2 IRROFF\nDPC9 PA11 PA10 PC2\nE PA8 PA9\nF PC7 PC8\nG PB15 PC6 PC5 PA3 PC3\nH PB14 PB13 PB10 PC4\nJ PB12 PB11  VCAP_1 PB2 PB0 PA7 PA4\nai18470c45 6 7 9\nVBAT\nVSS PC14\nPC15\nVSS VDD\nVDD PA0 NRSTPH0- \nOSC_IN\nVSS VREF+ PC1PH1- \nOSC_OUT\nPC0\nPA6 PA5 REGOFF PA1 VSS_5\nPB1 PA2\nPinouts and pin description STM32F20xxx\n42/181 DS6329 Rev 18Figure 12. STM32F20x LQFP100 pinout\n1. RFU means “reserved for future use”. This pin can be tied to VDD,VSS or left unconnected.\n2. The above figure shows the package top view.\n100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n8887\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n76\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n15\n16\n17\n18\n19\n20\n21\n22\n23\n24\n2575\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62\n61\n60\n59\n58\n57\n56\n55\n54\n53\n52\n51PE2\nPE3\nPE4\nPE5\nPE6\nVBAT\nPC14-OSC32_IN\nPC15-OSC32_OUT\nVSS\nVDD\nPH0-OSC_IN\nNRST\nPC0\nPC1\nPC2\nPC3\nVDD\nVSSA\nVREF+\nVDDA\nPA0-WKUP\nPA1\nPA2VDD\nVSS\nVCAP_2  \nPA13   \nPA12   \nPA11   \nPA10   \nPA 9  \nPA 8  \nPC9  \nPC8  \nPC7  \nPC6  \nPD15  \nPD14  \nPD13  \nPD12  \nPD11  \nPD10  \nPD9  \nPD8  \nPB15  \nPB14  \nPB13  \nPB12  PA3\nVSS\nVDD\nPA4PA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPE7\nPE8\nPE9\nPE10\nPE11\nPE12\nPE13\nPE14\nPE15\nPB10\nPB11\nVCAP_1\nVDDRFUVDD\nPE1  \nPE0  \nPB9  \nPB8  \nBOOT0  \nPB7  \nPB6  \nPB5  \nPB4  \nPB3  \nPD7  \nPD6  \nPD5  \nPD4  \nPD3  \nPD2  \nPD1  PD0  \nPC12  \nPC11  \nPC10  \nPA15  \nPA14 26\n27\n28\n29\n30\n31\n32\n33\n34\n35\n36\n37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n49\n50\nai15970eLQFP100PC13-RTC_AF1\nPH1-OSC_OUT\nDS6329 Rev 18 43/181STM32F20xxx Pinouts and pin description\n180Figure 13. STM32F20x LQFP144 pinout\n1. RFU means “reserved for future use”. This pin can be tied to VDD,VSS or left unconnected.\n2. The above figure shows the package top view.\nRFUVDD\nPE1\nPE0PB9\nPB8\nBOOT0PB7\nPB6\nPB5\nPB4PB3\nPG15\nV\nDD\nVSS\nPG14PG13\nPG12PG11\nPG10\nPG9\nPD7\nPD6\nV\nDD\nVSS\nPD5PD4\nPD3\nPD2\nPD1\nPD0\nPC12\nPC11\nPC10PA 15\nPA 14\nPE2 VDDPE3 VSSPE4\nPE5 PA 13\nPE6 PA 12\nVBAT PA 11\nPC13-RTC_AF1 PA 10\nPC14-OSC32_IN PA 9\nPC15-OSC32_OUT PA 8\nPF0 PC9\nPF1 PC8\nPF2 PC7\nPF3 PC6\nPF4 VDDPF5 VSSVSS PG8\nVDD PG7\nPF6 PG6\nPF7 PG5\nPF8 PG4\nPF9 PG3\nPF10 PG2\nPH0-OSC_IN PD15\nPH1-OSC_OUT PD14\nNRST VDDPC0 VSSPC1 PD13\nPC2 PD12\nPC3 PD11\nVSSAPD10 VDD\nPD9\nVREF+ PD8\nVDDA PB15\nPA 0-WKUP PB14\nPA 1 PB13\nPA 2 PB12PA 3\nVSS\nVDD\nPA 4PA 5\nPA 6PA 7\nPC4PC5\nPB0\nPB1PB2\nPF11\nPF12\nVSS\nVDD\nPF13\nPF14\nPF15\nPG0\nPG1\nPE7\nPE8\nPE9\nVSS\nVDD\nPE10PE11\nPE12\nPE13\nPE14\nPE15\nPB10PB11\nV\nCAP_1\nVDD144\n143\n142\n141\n140\n139\n138\n137\n136\n135134\n133\n132\n131\n130\n129\n128\n127\n126125\n124\n123\n122\n121\n1091\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1213\n14\n15\n16\n17\n1819\n20\n21\n22\n23\n24\n25108\n107\n106\n105\n104\n103\n102\n101\n100\n99\n98\n9796\n95\n94\n93\n92\n9190\n89\n88\n87\n86\n85\n84373839\n40\n41\n42\n43\n44\n45\n46\n47\n48\n49\n50\n51\n52\n53\n54\n55\n56\n57\n58\n59\n60\n72LQFP144\n120\n119\n118\n117\n116\n115\n114\n113\n112\n111\n11061\n62\n63\n64\n65\n66\n67\n68\n69\n70\n7126\n27\n28\n29\n30\n31\n32\n33\n34\n35\n3683\n82\n81\n80\n79\n78\n77\n76\n75\n74\n73\nai15971eVCAP_2\nPinouts and pin description STM32F20xxx\n44/181 DS6329 Rev 18Figure 14. STM32F20x LQFP176 pinout\n1. RFU means “reserved for future use”. This pin can be tied to VDD,VSS or left unconnected.\n2. The above figure shows the package top view.\nPDR_ONVDD\nPE1\nPE0\nPB9\nPB8\nBOOT0\nPB7\nPB6PB5\nPB4PB3PG15\nV\nDD\nVSS\nPG14\nPG13\nPG12\nPG11\nPG10PG9\nPD7\nPD6\nV\nDD\nVSS\nPD5\nPD4\nPD3PD2\nPD1\nPD0PC12PC11\nPC10PI7\nPI6\nPE2\nVDDPE3\nVSSPE4\nPE5\nPA13PE6\nPA12VBAT\nPA11PI8-RTC_AF2\nPA10PC14-OSC32_IN\nPA9PC15-OSC32_OUT\nPA8\nPF0PC9\nPF1PC8\nPF2PC7\nPF3PC6\nPF4VDD\nPF5VSS\nVSSPG8\nVDDPG7\nPF6PG6\nPF7PG5\nPF8PG4\nPF9PG3\nPF10PG2\nPH0-OSC_INPD15\nPH1-OSC_OUTPD14\nNRSTVDD\nPC0VSS\nPC1PD13\nPC2PD12\nPC3PD11\nVSSAPD10\nVDD PD9\nVREF+PD8\nVDDAPB15\nPA0-WKUPPB14\nPA1PB13\nPA2PB12PA3\nVSS\nVDD\nPA4\nPA5\nPA6\nPA7\nPC4PC5\nPB0\nPB1PB2\nPF11\nPF12\nVSS\nVDD\nPF13\nPF14\nPF15\nPG0\nPG1\nPE7\nPE8\nPE9\nVSS\nVDD\nPE10\nPE11\nPE12\nPE13\nPE14\nPE15PB10PB11\nV\nCAP_1\nVDD176\n175\n174\n173\n172\n171\n170\n169\n168\n167\n166\n165\n164163\n162\n161\n160\n159\n158\n157\n156\n155\n154\n153\n141\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n1213\n14\n15\n16\n17\n18\n19\n20\n2122\n23\n2425132\n131\n130\n129\n128\n127\n126\n125\n124\n123\n122\n121120\n119\n118\n117\n116\n115\n114\n113\n112111\n110\n10910845\n46\n47\n48\n49\n50\n51\n5253\n54\n55\n56\n57\n58\n59\n60\n61\n62\n63\n64\n65\n66\n67\n68\n80LQFP176\n152\n151\n150\n149\n148\n147\n146145\n144\n143\n14269\n70\n71\n72\n73\n74\n7576\n77\n78\n7926\n27\n28\n2930\n31\n32\n33\n34\n35\n36107\n106\n105\n104\n103\n102\n101\n100\n99\n98\n89\nai15972eVCAP_2PI4\nPA15\nPA14\nVDD\nVSS\nPI3\nPI2PI5\n140\n139\n138\n137\n136\n135\n134\n133PH4\nPH5\nPH6\nPH7\nPH8PH9\nPH10PH11\n8881\n82\n8384\n85\n86\n87PI1\nPI0\nPH15\nPH14PH13\nV\nDD\nVSS\nPH1296\n95\n94\n93\n92\n91\n9097\n37\n38\n39\n40\n41\n42\n43\n44PC13-RTC_AF1\nPI9\nPI10\nPI11\nVSS\nVDD\nPH2\nPH3\nDS6329 Rev 18 45/181STM32F20xxx Pinouts and pin description\n180Figure 15. STM32F20x UFBGA176 ballout\n1. RFU means “reserved for future use”. This pin can be tied to VDD,VSS or left unconnected.\n2. The above figure shows the package top view.\n          1 2 3 9 10 11 12 13 14 15\nA PE3 PE2 PE1 PE0 PB8 PB5 PG14 PG13 PB4 PB3 PD7 PC12 PA15 PA14 PA13\nB P E 4 P E 5 P E 6 P B 9 P B 7 P B 6 P G 1 5P G 1 2P G 1 1P G 1 0 P D 6 P D 0 P C 1 1P C 1 0P A 1 2\nCV B A T P I 7P I 6P I 5 RFU VDD VDD VDD VDD PG9 PD5 PD1 PI3 PI2 PA11\nDPC13-\nTAMP1PI8-\nTAMP2 PI9 PI4 BOOT0 VSS VSS VSS PD4 PD3 PD2 PH15 PI1 PA10\nEPC14-\nOSC32_INPF0 PI10 PI11 PH13 PH14 PI0 PA9\nFPC15-\nOSC32_OUTVSS VDD PH2 VSS VSS VSS VSS VSS VSS VCAP_2 PC9 PA8\nGPH0-\nOSC_INVSS VDD PH3 VSS VSS VSS VSS VSS VSS VDD PC8 PC7\nHPH1-\nOSC_OUTPF2 PF1 PH4 VSS VSS VSS VSS VSS VSS VDD PG8 PC6\nJ NRST PF3 PF4 PH5 VSS VSS VSS VSS VSS VDD VDD PG7 PG6\nK PF7 PF6 PF5 VDD VSS VSS VSS VSS VSS PH12 PG5 PG4 PG3\nL PF10 PF9 PF8 REGOFF PH11 PH10 PD15 PG2\nM VSSA PC0 PC1 PC2 PC3 PB2 PG1 VSS VSS VCAP_1 PH6 PH8 PH9 PD14 PD13\nNV R E F - P A 1PA0-\nWKUPPA4 PC4 PF13 PG0 VDD VDD VDD PE13 PH7 PD12 PD11 PD10\nP VREF+ PA2 PA6 PA5 PC5 PF12 PF15 PE8 PE9 PE11 PE14 PB12 PB13 PD9 PD8\nR VDDA PA3 PA7 PB1 PB0 PF11 PF14 PE7 PE10 PE12 PE15 PB10 PB11 PB14 PB15\nai17293cVSS4 35 6 7 8\nTable 7. Legend/abbreviation s used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below the pin name, the pin function during and after \nreset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input/ output pin\nI/O structureFT 5 V tolerant I/O\nTTa 3.3 V tolerant I/O\nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with embedded weak pull-up resistor\nNotes Unless otherwise specified by a note, all I/Os  are set as floating inputs during and after reset\nAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabl ed through peripheral registers\nPinouts and pin description STM32F20xxx\n46/181 DS6329 Rev 18          Table 8. STM32F20x pin and ball definitions \nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\n- - 1 1 1 A2 PE2 I/O FT -TRACECLK, FSMC_A23, \nETH_MII_TXD3, EVENTOUT-\n- - 2 2 2 A1 PE3 I/O FT -TRACED0,FSMC_A19, \nEVENTOUT-\n- - 3 3 3 B1 PE4 I/O FT -TRACED1,FSMC_A20, \nDCMI_D4, EVENTOUT-\n- - 4 4 4 B2 PE5 I/O FT -TRACED2, FSMC_A21, \nTIM9_CH1, DCMI_D6, \nEVENTOUT-\n- - 5 5 5 B3 PE6 I/O FT -TRACED3, FSMC_A22, \nTIM9_CH2, DCMI_D7, \nEVENTOUT-\n1A 96 6 6C 1 VBAT S- - -\n---- 7 D 2 P I 8 I / O F T(3)(4)EVENTOUT RTC_AF2\n2B 87 7 8D 1 P C 1 3 I / O F T(3)(4) EVENTOUT RTC_AF1\n3B 98 8 9 E 1PC14/OSC32_IN\n(PC14)I/O FT(3)(4)EVENTOUT OSC32_IN(5)\n4C 99 91 0F 1PC15-OSC32_OUT \n(PC15)I/O FT(3)(4)EVENTOUT OSC32_OUT(5)\n- - - - 11 D3 PI9 I/O FT - CAN1_RX,EVENTOUT -\n- - - - 12 E3 PI10 I/O FT -ETH_MII_RX_ER, \nEVENTOUT-\n- - - - 13 E4 PI11 I/O FT -OTG_HS_ULPI_DIR, \nEVENTOUT-\n---- 1 4 F 2 VSS S- - -\n---- 1 5 F 3 VDD S- - -\n--- 1 0 1 6 E 2 P F 0 I / O F T-FSMC_A0, I2C2_SDA, \nEVENTOUT-\n--- 1 1 1 7 H 3 P F 1 I / O F T-FSMC_A1, I2C2_SCL, \nEVENTOUT-\n--- 1 2 1 8 H 2 P F 2 I / O F T-FSMC_A2, I2C2_SMBA, \nEVENTOUT-\n--- 1 3 1 9 J 2 P F 3 I / O F T(5)FSMC_A3, EVENTOUT  ADC3_IN9\n--- 1 4 2 0 J 3 P F 4 I / O F T(5)FSMC_A4, EVENTOUT ADC3_IN14\n--- 1 5 2 1 K 3 P F 5 I / O F T(5)FSMC_A5, EVENTOUT ADC3_IN15\n-H 9 1 0 1 6 2 2 G 2 VSS S- - - -\nDS6329 Rev 18 47/181STM32F20xxx Pinouts and pin description\n180-- 1 1 1 7 2 3 G 3 VDD S- - - -\n--- 1 8 2 4 K 2 P F 6 I / O F T(5)TIM10_CH1, FSMC_NIORD, \nEVENTOUTADC3_IN4\n--- 1 9 2 5 K 1 P F 7 I / O F T(5) TIM11_CH1,FSMC_NREG, \nEVENTOUTADC3_IN5\n--- 2 0 2 6 L 3 P F 8 I / O F T(5) TIM13_CH1, \nFSMC_NIOWR, EVENTOUTADC3_IN6\n--- 2 1 2 7 L 2 P F 9 I / O F T(5) TIM14_CH1, FSMC_CD, \nEVENTOUTADC3_IN7\n--- 2 2 2 8 L 1 P F 1 0 I / O F T(5)FSMC_INTR, EVENTOUT ADC3_IN8\n5E 9 1 2 2 3 2 9 G 1PH0/OSC_IN\n(PH0)I/O FT -  EVENTOUT OSC_IN(5)\n6F 9 1 3 2 4 3 0 H 1PH1/OSC_OUT\n(PH1)I/O FT -  EVENTOUT OSC_OUT(5)\n7 E8 14 25 31 J1 NRST I/O - - -\n8G 9 1 5 2 6 3 2 M 2 P C 0 I / O F T(5) OTG_HS_ULPI_STP, \nEVENTOUTADC123_\nIN10\n9F 8 1 6 2 7 3 3 M 3 P C 1 I / O F T(5)ETH_MDC, EVENTOUTADC123_\nIN11\n10 D7 17 28 34 M4 PC2 I/O FT(5)SPI2_MISO, \nOTG_HS_ULPI_DIR, \nETH_MII_TXD2, EVENTOUTADC123_\nIN12\n11 G8 18 29 35 M5 PC3 I/O FT(5)SPI2_MOSI, I2S2_SD, \nOTG_HS_ULPI_NXT, \nETH_MII_TX_CLK, \nEVENTOUTADC123_\nIN13\n- - 19 30 36 - VDD S- - - -\n12 - 20 31 37 M1 VSSA S- - - -\n----- N 1 VREF- S- - - -\n-F 7 2 1 3 2 3 8 P 1 VREF+ S- - - -\n13 - 22 33 39 R1 VDDA S- - - -\n14 E7 23 34 40 N3PA0-WKUP\n(PA0)I/O FT(5)(6)USART2_CTS, UART4_TX, \nETH_MII_CRS, \nTIM2_CH1_ETR,\nTIM5_CH1, TIM8_ETR, \nEVENTOUTADC123_IN0, \nWKUPTable 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nPinouts and pin description STM32F20xxx\n48/181 DS6329 Rev 1815 H8 24 35 41 N2 PA1 I/O FT(5)USART2_RTS, UART4_RX,\nETH_RMII_REF_CLK, \nETH_MII_RX_CLK, \nTIM5_CH2, TIM2_CH2, \nEVENTOUTADC123_IN1\n16 J9 25 36 42 P2 PA2 I/O FT(5)USART2_TX,TIM5_CH3, \nTIM9_CH1, TIM2_CH3, \nETH_MDIO, EVENTOUTADC123_IN2 \n- - - - 43 F4 PH2 I/O FT - ETH_MII_CRS, EVENTOUT -\n- - - - 44 G4 PH3 I/O FT - ETH_MII_COL, EVENTOUT -\n---- 4 5 H 4 P H 4 I / O F T-I2C2_SCL, \nOTG_HS_ULPI_NXT, \nEVENTOUT-\n- - - - 46 J4 PH5 I/O FT - I2C2_SDA, EVENTOUT -\n17 G7 26 37 47 R2 PA3 I/O FT(5)USART2_RX, TIM5_CH4, \nTIM9_CH2, TIM2_CH4, \nOTG_HS_ULPI_D0, \nETH_MII_COL, EVENTOUTADC123_IN3\n18 F1 27 38 48 - VSS S- - - -\nH7 L4 REGOFF I/O - - - -\n19 E1 28 39 49 K4 VDD S- - - -\n20 J8 29 40 50 N4 PA4 I/O TTa(5)SPI1_NSS, SPI3_NSS, \nUSART2_CK, \nDCMI_HSYNC, \nOTG_HS_SOF, I2S3_WS, \nEVENTOUTADC12_IN4, \nDAC_OUT1\n21 H6 30 41 51 P4 PA5 I/O TTa(5)SPI1_SCK, \nOTG_HS_ULPI_CK, \nTIM2_CH1_ETR, \nTIM8_CH1N, EVENTOUTADC12_IN5, \nDAC_OUT2\n22 H5 31 42 52 P3 PA6 I/O FT(5)SPI1_MISO, TIM8_BKIN, \nTIM13_CH1, DCMI_PIXCLK, \nTIM3_CH1, TIM1_BKIN, \nEVENTOUTADC12_IN6 \n23 J7 32 43 53 R3 PA7 I/O FT(5)SPI1_MOSI, TIM8_CH1N, \nTIM14_CH1, TIM3_CH2, \nETH_MII_RX_DV, \nTIM1_CH1N, \nETH_RMII_CRS_DV, \nEVENTOUTADC12_IN7 Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nDS6329 Rev 18 49/181STM32F20xxx Pinouts and pin description\n18024 H4 33 44 54 N5 PC4 I/O FT(5)ETH_RMII_RXD0, \nETH_MII_RXD0, \nEVENTOUTADC12_IN14\n25 G3 34 45 55 P5 PC5 I/O FT(5)ETH_RMII_RXD1, \nETH_MII_RXD1, \nEVENTOUTADC12_IN15\n26 J6 35 46 56 R5 PB0 I/O FT(5)TIM3_CH3, TIM8_CH2N, \nOTG_HS_ULPI_D1, \nETH_MII_RXD2, \nTIM1_CH2N, EVENTOUTADC12_IN8\n27 J5 36 47 57 R4 PB1 I/O FT(5)TIM3_CH4, TIM8_CH3N, \nOTG_HS_ULPI_D2, \nETH_MII_RXD3, \nTIM1_CH3N, EVENTOUTADC12_IN9 \n28 J4 37 48 58 M6 PB2/BOOT1 (PB2) I/O FT -  EVENTOUT -\n- - - 49 59 R6 PF11 I/O FT - DCMI_D12, EVENTOUT -\n- - - 50 60 P6 PF12 I/O FT - FSMC_A6, EVENTOUT -\n--- 5 1 6 1 M 8 VSS S- - -\n--- 5 2 6 2 N 8 VDD S- - -\n- - - 53 63 N6 PF13 I/O FT - FSMC_A7, EVENTOUT -\n- - - 54 64 R7 PF14 I/O FT - FSMC_A8, EVENTOUT -- - - 55 65 P7 PF15 I/O FT - FSMC_A9, EVENTOUT -\n- - - 56 66 N7 PG0 I/O FT - FSMC_A10, EVENTOUT -\n- - - 57 67 M7 PG1 I/O FT - FSMC_A11, EVENTOUT -\n- - 38 58 68 R8 PE7 I/O FT -FSMC_D4,TIM1_ETR, \nEVENTOUT-\n- - 39 59 69 P8 PE8 I/O FT -FSMC_D5,TIM1_CH1N, \nEVENTOUT-\n- - 40 60 70 P9 PE9 I/O FT -FSMC_D6,TIM1_CH1, \nEVENTOUT-\n--- 6 1 7 1 M 9 V\nSS S- - -\n--- 6 2 7 2 N 9 VDD S- - -\n- - 41 63 73 R9 PE10 I/O FT -FSMC_D7,TIM1_CH2N, \nEVENTOUT-\n- - 42 64 74 P10 PE11 I/O FT -FSMC_D8,TIM1_CH2, \nEVENTOUT-Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nPinouts and pin description STM32F20xxx\n50/181 DS6329 Rev 18- - 43 65 75 R10 PE12 I/O FT -FSMC_D9,TIM1_CH3N, \nEVENTOUT-\n- - 44 66 76 N11 PE13 I/O FT -FSMC_D10,TIM1_CH3, \nEVENTOUT-\n- - 45 67 77 P11 PE14 I/O FT -FSMC_D11,TIM1_CH4, \nEVENTOUT-\n- - 46 68 78 R11 PE15 I/O FT -FSMC_D12,TIM1_BKIN, \nEVENTOUT-\n29 H3 47 69 79 R12 PB10 I/O FT -SPI2_SCK, I2S2_SCK, \nI2C2_SCL,USART3_TX,OT\nG_HS_ULPI_D3,ETH_MII_R\nX_ER,TIM2_CH3, \nEVENTOUT-\n30 J2 48 70 80 R13 PB11 I/O FT -I2C2_SDA, USART3_RX, \nOTG_HS_ULPI_D4, \nETH_RMII_TX_EN, \nETH_MII_TX_EN, \nTIM2_CH4, EVENTOUT-\n31 J3 49 71 81 M10 VCAP_1 S - - -\n32 - 50 72 82 N10 VDD S- - -\n---- 8 3 M 1 1 P H 6 I / O F T-I2C2_SMBA, TIM12_CH1, \nETH_MII_RXD2, \nEVENTOUT-\n- - - - 84 N12 PH7 I/O FT -I2C3_SCL, ETH_MII_RXD3, \nEVENTOUT-\n---- 8 5 M 1 2 P H 8 I / O F T-I2C3_SDA, DCMI_HSYNC, \nEVENTOUT-\n---- 8 6 M 1 3 P H 9 I / O F T-I2C3_SMBA, TIM12_CH2, \nDCMI_D0, EVENTOUT-\n- - - - 87 L13 PH10 I/O FT -TIM5_CH1, DCMI_D1, \nEVENTOUT-\n- - - - 88 L12 PH11 I/O FT -TIM5_CH2, DCMI_D2, \nEVENTOUT-\n---- 8 9 K 1 2 P H 1 2 I / O F T-TIM5_CH3, DCMI_D3, \nEVENTOUT-\n---- 9 0 H 1 2 VSS S- - - -\n---- 9 1 J 1 2 VDD S- - - -Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nDS6329 Rev 18 51/181STM32F20xxx Pinouts and pin description\n18033 J1 51 73 92 P12 PB12 I/O FT -SPI2_NSS, I2S2_WS, \nI2C2_SMBA, USART3_CK, \nTIM1_BKIN, CAN2_RX, \nOTG_HS_ULPI_D5, \nETH_RMII_TXD0, \nETH_MII_TXD0, \nOTG_HS_ID, EVENTOUT-\n34 H2 52 74 93 P13 PB13 I/O FT -SPI2_SCK, I2S2_SCK, \nUSART3_CTS, TIM1_CH1N, \nCAN2_TX, \nOTG_HS_ULPI_D6, \nETH_RMII_TXD1, \nETH_MII_TXD1, EVENTOUTOTG_HS_\nVBUS\n35 H1 53 75 94 R14 PB14 I/O FT -SPI2_MISO, TIM1_CH2N, \nTIM12_CH1, OTG_HS_DM\nUSART3_RTS, TIM8_CH2N, \nEVENTOUT-\n36 G1 54 76 95 R15 PB15 I/O FT -SPI2_MOSI, I2S2_SD, \nTIM1_CH3N, TIM8_CH3N, \nTIM12_CH2, OTG_HS_DP, \nRTC_50Hz , EVENTOUT-\n- - 55 77 96 P15 PD8 I/O FT -FSMC_D13, USART3_TX, \nEVENTOUT-\n- - 56 78 97 P14 PD9 I/O FT -FSMC_D14, USART3_RX, \nEVENTOUT-\n- - 57 79 98 N15 PD10 I/O FT -FSMC_D15, USART3_CK, \nEVENTOUT-\n- - 58 80 99 N14 PD11 I/O FT -FSMC_A16,USART3_CTS, \nEVENTOUT-\n- - 59 81 100 N13 PD12 I/O FT -FSMC_A17,TIM4_CH1, \nUSART3_RTS, EVENTOUT-\n- - 60 82 101 M15 PD13 I/O FT -FSMC_A18,TIM4_CH2, \nEVENTOUT-\n--- 8 3 1 0 2 - VSS S- - - -\n--- 8 4 1 0 3 J 1 3 VDD S- - - -\n- - 61 85 104 M14 PD14 I/O FT -FSMC_D0,TIM4_CH3, \nEVENTOUT-\n- - 62 86 105 L14 PD15 I/O FT -FSMC_D1,TIM4_CH4, \nEVENTOUT-\n- - - 87 106 L15 PG2 I/O FT - FSMC_A12, EVENTOUT -Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nPinouts and pin description STM32F20xxx\n52/181 DS6329 Rev 18- - - 88 107 K15 PG3 I/O FT - FSMC_A13, EVENTOUT -\n- - - 89 108 K14 PG4 I/O FT - FSMC_A14, EVENTOUT -\n- - - 90 109 K13 PG5 I/O FT - FSMC_A15, EVENTOUT -- - - 91 110 J15 PG6 I/O FT - FSMC_INT2, EVENTOUT -\n- - - 92 111 J14 PG7 I/O FT -FSMC_INT3, USART6_CK, \nEVENTOUT-\n- - - 93 112 H14 PG8 I/O FT -USART6_RTS, \nETH_PPS_OUT, \nEVENTOUT-\n--- 9 4 1 1 3 G 1 2 V\nSS S- - - -\n--- 9 5 1 1 4 H 1 3 VDD S- - - -\n37 G2 63 96 115 H15 PC6 I/O FT -I2S2_MCK, TIM8_CH1, \nSDIO_D6, USART6_TX, \nDCMI_D0, TIM3_CH1, \nEVENTOUT-\n38 F2 64 97 116 G15 PC7 I/O FT -I2S3_MCK, TIM8_CH2, \nSDIO_D7, USART6_RX, \nDCMI_D1, TIM3_CH2, \nEVENTOUT-\n39 F3 65 98 117 G14 PC8 I/O FT -TIM8_CH3,SDIO_D0, \nTIM3_CH3, USART6_CK, \nDCMI_D2, EVENTOUT-\n40 D1 66 99 118 F14 PC9 I/O FT -I2S2_CKIN, I2S3_CKIN,  \nMCO2, TIM8_CH4, \nSDIO_D1, I2C3_SDA, \nDCMI_D3, TIM3_CH4, \nEVENTOUT-\n41 E2 67 100 119 F15 PA8 I/O FT -MCO1, USART1_CK, \nTIM1_CH1, I2C3_SCL, \nOTG_FS_SOF, EVENTOUT-\n42 E3 68 101 120 E15 PA9 I/O FT -USART1_TX, TIM1_CH2, \nI2C3_SMBA, DCMI_D0, \nEVENTOUTOTG_FS_\nVBUS\n43 D3 69 102 121 D15 PA10 I/O FT -USART1_RX, TIM1_CH3, \nOTG_FS_ID,DCMI_D1, \nEVENTOUT-\n44 D2 70 103 122 C15 PA11 I/O FT -USART1_CTS, CAN1_RX, \nTIM1_CH4,OTG_FS_DM, \nEVENTOUT-Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nDS6329 Rev 18 53/181STM32F20xxx Pinouts and pin description\n18045 C1 71 104 123 B15 PA12 I/O FT -USART1_RTS, CAN1_TX, \nTIM1_ETR, OTG_FS_DP, \nEVENTOUT-\n46 B2 72 105 124 A15PA13\n(JTMS-SWDIO)I/O FT - JTMS-SWDIO, EVENTOUT -\n47 C2 73 106 125 F13 VCAP_2 S - - - -\n- B1 74 107 126 F12 VSS S- - - -\n48 A8 75 108 127 G13 VDD S- - - -\n- - - - 128 E12 PH13 I/O FT -TIM8_CH1N, CAN1_TX, \nEVENTOUT-\n- - - - 129 E13 PH14 I/O FT -TIM8_CH2N, DCMI_D4, \nEVENTOUT-\n- - - - 130 D13 PH15 I/O FT -TIM8_CH3N, DCMI_D11, \nEVENTOUT-\n---- 1 3 1 E 1 4 P I 0 I / O F T-TIM5_CH4, SPI2_NSS, \nI2S2_WS, DCMI_D13, \nEVENTOUT-\n---- 1 3 2 D 1 4 P I 1 I / O F T-SPI2_SCK, I2S2_SCK, \nDCMI_D8, EVENTOUT-\n---- 1 3 3 C 1 4 P I 2 I / O F T-TIM8_CH4,SPI2_MISO, \nDCMI_D9, EVENTOUT-\n---- 1 3 4 C 1 3 P I 3 I / O F T-TIM8_ETR, SPI2_MOSI, \nI2S2_SD, DCMI_D10, \nEVENTOUT-\n---- 1 3 5 D 9 VSS S- - - -\n---- 1 3 6 C 9 VDD S- - - -\n49 A1 76 109 137 A14PA14\n(JTCK-SWCLK)I/O FT - JTCK-SWCLK, EVENTOUT -\n50 A2 77 110 138 A13 PA15 (JTDI) I/O FT -JTDI, SPI3_NSS, \nI2S3_WS,TIM2_CH1_ETR, \nSPI1_NSS, EVENTOUT-\n51 B3 78 111 139 B14 PC10 I/O FT -SPI3_SCK, I2S3_SCK, \nUART4_TX, SDIO_D2, \nDCMI_D8, USART3_TX, \nEVENTOUT-\n52 C3 79 112 140 B13 PC11 I/O FT -UART4_RX, SPI3_MISO, \nSDIO_D3, \nDCMI_D4,USART3_RX, \nEVENTOUT-Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nPinouts and pin description STM32F20xxx\n54/181 DS6329 Rev 1853 A3 80 113 141 A12 PC12 I/O FT -UART5_TX, SDIO_CK, \nDCMI_D9, SPI3_MOSI, \nI2S3_SD, USART3_CK, \nEVENTOUT-\n-- 8 1 1 1 4 1 4 2 B 1 2 P D 0 I / O F T-FSMC_D2,CAN1_RX, \nEVENTOUT-\n- - 82 115 143 C12 PD1 I/O FT -FSMC_D3, CAN1_TX, \nEVENTOUT-\n54 C7 83 116 144 D12 PD2 I/O FT -TIM3_ETR,UART5_RX, \nSDIO_CMD, DCMI_D11, \nEVENTOUT-\n- - 84 117 145 D11 PD3 I/O FT -FSMC_CLK,USART2_CTS, \nEVENTOUT-\n- - 85 118 146 D10 PD4 I/O FT -FSMC_NOE, USART2_RTS, \nEVENTOUT-\n- - 86 119 147 C11 PD5 I/O FT -FSMC_NWE,USART2_TX, \nEVENTOUT-\n- - - 120 148 D8 VSS S- - - -\n- - - 121 149 C8 VDD S- - - -\n- - 87 122 150 B11 PD6 I/O FT -FSMC_NWAIT,\nUSART2_RX, EVENTOUT-\n- - 88 123 151 A11 PD7 I/O FT -USART2_CK,FSMC_NE1,\nFSMC_NCE2, EVENTOUT-\n- - - 124 152 C10 PG9 I/O FT -USART6_RX, \nFSMC_NE2,FSMC_NCE3, \nEVENTOUT-\n- - - 125 153 B10 PG10 I/O FT -FSMC_NCE4_1, \nFSMC_NE3, EVENTOUT-\n- - - 126 154 B9 PG11 I/O FT -FSMC_NCE4_2, \nETH_MII_TX_EN ,\nETH _RMII_TX_EN, \nEVENTOUT-\n- - - 127 155 B8 PG12 I/O FT -FSMC_NE4, USART6_RTS, \nEVENTOUT-\n- - - 128 156 A8 PG13 I/O FT -FSMC_A24, USART6_CTS, \nETH_MII_TXD0,\nETH_RMII_TXD0, \nEVENTOUT-Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nDS6329 Rev 18 55/181STM32F20xxx Pinouts and pin description\n180- - - 129 157 A7 PG14 I/O FT -FSMC_A25, USART6_TX, \nETH_MII_TXD1,\nETH_RMII_TXD1, \nEVENTOUT-\n- - - 130 158 D7 VSS S- - - -\n- - - 131 159 C7 VDD S- - - -\n- - - 132 160 B7 PG15 I/O FT -USART6_CTS, DCMI_D13, \nEVENTOUT-\n55 A4 89 133 161 A10PB3\n(JTDO/TRACESWO)I/O FT -JTDO/ TRACESWO, \nSPI3_SCK, I2S3_SCK, \nTIM2_CH2, SPI1_SCK, \nEVENTOUT-\n56 B4 90 134 162 A9 PB4 I/O FT -NJTRST, SPI3_MISO, \nTIM3_CH1, SPI1_MISO, \nEVENTOUT-\n57 A5 91 135 163 A6 PB5 I/O FT -I2C1_SMBA, CAN2_RX, \nOTG_HS_ULPI_D7, \nETH_PPS_OUT, TIM3_CH2, \nSPI1_MOSI, SPI3_MOSI, \nDCMI_D10, I2S3_SD, \nEVENTOUT-\n58 B5 92 136 164 B6 PB6 I/O FT -I2C1_SCL,, TIM4_CH1, \nCAN2_TX, \nDCMI_D5,USART1_TX, \nEVENTOUT-\n59 A6 93 137 165 B5 PB7 I/O FT -I2C1_SDA, FSMC_NL(7), \nDCMI_VSYNC, \nUSART1_RX, TIM4_CH2, \nEVENTOUT-\n60 B6 94 138 166 D6 BOOT0 I B - - VPP\n61 B7 95 139 167 A5 PB8 I/O FT -TIM4_CH3,SDIO_D4, \nTIM10_CH1, DCMI_D6, \nETH_MII_TXD3, I2C1_SCL, \nCAN1_RX, EVENTOUT-\n62 A7 96 140 168 B4 PB9 I/O FT -SPI2_NSS, I2S2_WS , \nTIM4_CH4, TIM11_CH1, \nSDIO_D5, DCMI_D7, \nI2C1_SDA, CAN1_TX, \nEVENTOUT-\n- - 97 141 169 A4 PE0 I/O FT -TIM4_ETR, FSMC_NBL0, \nDCMI_D2, EVENTOUT-Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nPinouts and pin description STM32F20xxx\n56/181 DS6329 Rev 18- - 98 142 170 A3 PE1 I/O FT -FSMC_NBL1, DCMI_D3, \nEVENTOUT-\n----- D 5 VSS S- - - -\n63 D8 - - - - VSS S- - - -\n- - 99 143 171 C6 RFU - -(8)--\n64 D9 100 144 172 C5 VDD S- - - -\n---- 1 7 3 D 4 P I 4 I / O F T-TIM8_BKIN, DCMI_D5, \nEVENTOUT-\n---- 1 7 4 C 4 P I 5 I / O F T-TIM8_CH1, DCMI_VSYNC, \nEVENTOUT-\n---- 1 7 5 C 3 P I 6 I / O F T-TIM8_CH2, DCMI_D6, \nEVENTOUT-\n---- 1 7 6 C 2 P I 7 I / O F T-TIM8_CH3, DCMI_D7, \nEVENTOUT-\n- C8 - - - - IRROFF I/O - - - -\n1. Function availability depends on the chosen device.\n2. For the UFBGA176 package F6, F7, F8, F9, F10, G6, G7, G8, G9, G10, H6, H7, H8, H9, H10, J6, J7, J8, J9, J10, K6, K7, \nK8, K9 and K10 are connected to VSS, for heat dissipation and package mechanical stability.\n3. PC13, PC14, PC15 and PI8 are supplied through the power switch . Since the switch only sinks a limited amount of current \n(3 mA), the use of GPIOs PC13 to PC15 and PI8 in output  mode is limited: the speed s hould not exceed 2 MHz with a \nmaximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED).\n4. Main function after the first backup domain power-up. Later  on, it depends on the contents of the RTC registers even after \nreset (because these registers are not reset by the main rese t). For details on how to manage these I/Os, refer to the RTC \nregister description sections in the STM32F20x and STM32F 21x reference manual, available from the STMicroelectronics \nwebsite  www.st.com .\n5. FT = 5 V tolerant except when in analog or oscillator mode (for PC14, PC15, PH0 and PH1).6. If the device is delivered in an UFBGA176 package and if the REGOFF pin is set to V\nDD (Regulator OFF), then PA0 is \nused as an internal Reset (active low). \n7. FSMC_NL pin is also named FSMC_NADV on memory devices. 8. RFU means “reserved for future use”. This pin can be tied to V\nDD,VSS or left unconnected.Table 8. STM32F20x pin and ball definitions (continued)\nPins\nPin name\n(function after \nreset)(1)\nPin type\nI/O structure\nNoteAlternate functionsAdditional \nfunctionsLQFP64\nWLCSP64+2\nLQFP100\nLQFP144\nLQFP176\nUFBGA176(2)\nDS6329 Rev 18 57/181STM32F20xxx Pinouts and pin description\n180          Table 9. FSMC pin definition \nPinsFSMC\nLQFP100\nCF NOR/PSRAM/SRAM NOR/PSRAM Mux NAND 16 bit\nPE2 - A23 A23 - Yes\nPE3 - A19 A19 - YesPE4 - A20 A20 - Yes\nPE5 - A21 A21 - Yes\nPE6 - A22 A22 - Yes\nPF0 A0 A0 - - -\nPF1 A1 A1 - - -\nPF2 A2 A2 - - -PF3 A3 A3 - - -\nPF4 A4 A4 - - -\nPF5 A5 A5 - - -\nPF6 NIORD - - - -\nPF7 NREG - - - -PF8 NIOWR - - - -\nPF9 CD - - - -\nPF10 INTR - - - -PF12 A6 A6 - - -\nPF13 A7 A7 - - -\nPF14 A8 A8 - - -PF15 A9 A9 - - -\nPG0 A10 A10 - - -\nPG1 - A11 - - -\nPE7 D4 D4 DA4 D4 Yes\nPE8 D5 D5 DA5 D5 Yes\nPE9 D6 D6 DA6 D6 Yes\nPE10 D7 D7 DA7 D7 Yes\nPE11 D8 D8 DA8 D8 Yes\nPE12 D9 D9 DA9 D9 YesPE13 D10 D10 DA10 D10 Yes\nPE14 D11 D11 DA11 D11 Yes\nPE15 D12 D12 DA12 D12 Yes\nPD8 D13 D13 DA13 D13 Yes\nPD9 D14 D14 DA14 D14 Yes\nPinouts and pin description STM32F20xxx\n58/181 DS6329 Rev 18PD10 D15 D15 DA15 D15 Yes\nPD11 - A16 A16 CLE Yes\nPD12 - A17 A17 ALE YesPD13 - A18 A18 - Yes\nPD14 D0 D0 DA0 D0 Yes\nPD15 D1 D1 DA1 D1 Yes\nPG2 - A12 - - -\nPG3 - A13 - - -\nPG4 - A14 - - -\nPG5 - A15 - - -\nPG6 - - - INT2 -PG7 - - - INT3 -\nPD0 D2 D2 DA2 D2 Yes\nPD1 D3 D3 DA3 D3 YesPD3 - CLK CLK - Yes\nPD4 NOE NOE NOE NOE Yes\nPD5 NWE NWE NWE NWE YesPD6 NWAIT NWAIT NWAIT NWAIT Yes\nPD7 - NE1 NE1 NCE2 Yes\nPG9 - NE2 NE2 NCE3 -\nPG10 NCE4_1 NE3 NE3 - -\nPG11 NCE4_2 - - - -\nPG12 - NE4 NE4 - -PG13 - A24 A24 - -\nPG14 - A25 A25 - -\nPB7 - NADV NADV - YesPE0 - NBL0 NBL0 - Yes\nPE1 - NBL1 NBL1 - YesTable 9. FSMC pin definition (continued)\nPinsFSMC\nLQFP100\nCF NOR/PSRAM/SRAM NOR/PSRAM Mux NAND 16 bit\nSTM32F20xxx Pinouts and pin description\nDS6329 Rev 18 59/181Table 10. Alternate function mapping \nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13\nAF014 AF15\nSYS TIM1/2 TIM3/4/5 TIM8/9/10/11 I2C1/I2C2/I2C3 SPI1/SPI2/I2S2 SPI3/I2S3 USART1/2/3UART4/5/\nUSART6CAN1/CAN2/\nTIM12/13/14OTG_FS/ OTG_HS ETHFSMC/SDIO/\nOTG_HSDCMI\nPort APA0-WKUP - TIM2_CH1_ETR TIM 5_CH1 TIM8_ETR - - USAR T2_CTS UART4_TX - - ETH_MII_CRS - - - EVENTOUT\nPA1 - TIM2_CH2 TIM5_CH2 - - - USART2_RTS UART4_RX - -ETH_MII \n_RX_CLK\nETH_RMII \n_REF_CLK-- - E V E N T O U T\nPA2 - TIM2_CH3 TIM5_CH3 TIM9_CH1 - - USART2_TX - - - ETH_MDIO - - - EVENTOUT\nPA3 - TIM2_CH4 TIM5_CH4 TIM9_CH2 - - USART2_R X - - OTG_HS_ULPI_D0 ETH _MII_COL - - - EVENTOUT\nPA4 - - - - - SPI1_NSS SPI3_NSS \nI2S3_WS USART2_CK - - - OTG_HS_SOF DCMI_HSYNC - EVENTOUT\nPA5 - TIM2_CH1_ETR - TIM8_CH1N - SPI1_SCK - - - -OTG_HS_ULPI_C\nK - - - - EVENTOUT\nPA6 - TIM1_BKIN TIM3_CH1 TIM8_BKIN - SPI1_MISO - - - TIM13_CH1 - - - DCMI_PIXCK - EVENTOUT\nPA7 - TIM1_CH1N TIM3_CH2 TIM8_CH1N - SPI1_MOSI - - - TIM14_CH1 -ETH_MII _RX_DV \nETH_RMII \n_CRS_DV-- - E V E N T O U T\nPA8 MCO1 TIM1_CH1 - - I2C3_SCL - - USART1_CK - - OTG_FS_SOF - - - - EVENTOUT\nPA9 - TIM1_CH2 - - I2C3_SMBA - - USART1_TX - - - - DCMI_D0 - EVENTOUT\nPA10 - TIM1_CH3 - - - - - USART1_RX - - OTG_FS_ID - - DCMI_D1 - EVENTOUT\nPA11 - TIM1_CH4 - - - - - USART1_CTS - CAN1_RX OTG_FS_DM - - - - EVENTOUT\nPA12 - TIM1_ETR - - - - - USART1_RTS - CAN1_TX OTG_FS_DP - - - - EVENTOUT\nPA13JTMS-\nSWDIO - - - - - - - - - - - - - - EVENTOUT\nPA14JTCK-\nSWCLK - - - - - - - - - - - - - - EVENTOUT\nPA15 JTDI TIM 2_CH1  \nTIM 2_ETR - - - SPI1_NSS SPI3_NSS \nI2S3_WS - - - - - - - - EVENTOUT\nPinouts and pin description STM32F20xxx\n60/181 DS6329 Rev 18\nPort BPB0 - TIM1_CH2N TIM3_CH3 TIM8_CH2N - - - - - - OT G_HS_ULPI_D1 ETH _MII_RXD2 - - - EVENTOUT\nPB1 - TIM1_CH3N TIM3_CH4 TIM8_CH3N - - - - - - OT G_HS_ULPI_D2 ETH _MII_RXD3 - - - EVENTOUT\nPB2 - - - - - - - - - - - - - - - EVENTOUT\nPB3JTDO/\nTRACESWO TIM2_CH2 - - - SPI1_SCK SPI3_SCK \nI2S3_SCK - - - - - - - - EVENTOUT\nPB4 JTRST - TIM3_CH1 - - SPI1_MISO SPI3_MISO - - - - - - - - EVENTOUTPB5 - - TIM3_CH2 - I2C1_SMBA SPI1_MOSI SPI3_MOSI \nI2S3_SD - - CAN2_RX OTG_HS_ULPI_D7 ETH _PPS_OUT - DCMI_D10 - EVENTOUT\nPB6 - - TIM4_CH1 - I2C1_SCL - - USART1_TX - CAN2_TX - - - DCMI_D5 - EVENTOUT\nPB7 - - TIM4_CH2 - I2C1_SDA - - USART1_RX - - - - FSMC_NL DCMI_VSYNC - EVENTOUT\nPB8 - - TIM4_CH3 TIM10_CH1 I2C1_SCL - - - - CAN1_RX - ETH _MII_TXD3 SDIO_D4 DCMI_D6 - EVENTOUT\nPB9 - - TIM4_CH4 TIM11_CH1 I2C1_SDA SPI2_NSS\nI2S2_WS - - - CAN1_TX - - SDIO_D5 DCMI_D7 - EVENTOUT\nPB10 - TIM2_CH3 - - I2C2_SCL SPI2_SCK \nI2S2_SCK - USART3_TX - - OTG_HS_ULPI_D3 ETH_ MII_RX_ER - - - EVENTOUT\nPB11 - TIM2_CH4 - - I2C2_SDA - - USART3_RX - - OTG_HS_ULPI_D4 ETH _MII_TX_EN\nETH \n_RMII_TX_EN-- - E V E N T O U T\nPB12 - TIM1_BKIN - - I2C2_SMBASPI2_NSS \nI2S2_WS - USART3_CK - CAN2_RX OTG_HS_ULPI_D5 ETH _MII_TXD0\nETH _RMII_TXD0OTG_HS_ID - - EVENTOUT\nPB13 - TIM1_CH1N - - -SPI2_SCK \nI2S2_SCK - USART3_CTS - CAN2_TX OTG_HS_ULPI_D6 ETH _MII_TXD1 \nETH _RMII_TXD1 -- - E V E N T O U T\nPB14 - TIM1_CH2N - TIM8_CH2N - SPI2_MISO - USART3_RTS - TIM12_CH1 - - OTG_HS_DM - - EVENTOUT\nPB15 RTC_50Hz TIM1_CH3N - TIM8_CH3N -SPI2_MOSI \nI2S2_SD - - - TIM12_CH2 - - OTG_HS_DP - - EVENTOUTTable 10. Alternate function mapping (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13\nAF014 AF15\nSYS TIM1/2 TIM3/4/5 TIM8/9/10/11 I2C1/I2C2/I2C3 SPI1/SPI2/I2S2 SPI3/I2S3 USART1/2/3UART4/5/\nUSART6CAN1/CAN2/\nTIM12/13/14OTG_FS/ OTG_HS ETHFSMC/SDIO/\nOTG_HSDCMI\nSTM32F20xxx Pinouts and pin description\nDS6329 Rev 18 61/181Port CPC0 - - - - - - - - - -OTG_HS_ULPI_\nSTP - - - - EVENTOUT\nPC1 - - - - - - - - - - - ETH_MDC - - - EVENTOUT\nPC2 - - - - - SPI2_MISO - - - -OTG_HS_ULPI_\nDIR ETH _MII_TXD2 - - - EVENTOUT\nPC3 - - - - - SPI2_MOSI - - - -OTG_HS_ULPI_\nNXT ETH \n_MII_TX_CLK-- - E V E N T O U T\nPC4 - - - - - - - - - - -ETH_MII_RXD0\nETH_RMII_RXD0-- - E V E N T O U T\nPC5 - - - - - - - - - - -ETH _MII_RXD1\nETH _RMII_RXD1-- - E V E N T O U T\nPC6 - - TIM3_CH1 TIM8_CH1 - I2S2_MCK - - USART6_TX - - - SDIO_D6 DCMI_D0 - EVENTOUT\nPC7 - - TIM3_CH2 TIM8_CH2 - - I2S3_MCK - USART6_RX - - - SDIO_D7 DCMI_D1 - EVENTOUT\nPC8 - - TIM3_CH3 TIM8_CH3 - - - - USART6_CK - - - SDIO_D0 DCMI_D2 - EVENTOUT\nPC9 MCO2 - TIM3_CH4 TIM8_CH4 I2C3_SDA I2S2_CKIN I2S3_CKIN - - - - - SDIO_D1 DCMI_D3 - EVENTOUT\nPC10 - - - - - -SPI3_SCK \nI2S3_SCK USART3_TX UART4_TX - - - SDIO_D2 DCMI_D8 - EVENTOUT\nPC11 - - - - - - SPI3_MISO USART3_RX UART4_RX - - - SDIO_D3 DCMI_D4 - EVENTOUT\nPC12 - - - - - -SPI3_MOSI \nI2S3_SD USART3_CK UART5_TX - - - SDIO_CK DCMI_D9 - EVENTOUT\nPC13 - - - - - - - - - - - - - - - EVENTOUT\nPC14-\nOSC32_IN-- - - - - - - -- - - - - - E V E N T O U T\nPC15-\nOSC32_OU\nT-- - - - - - - -- - - - - - E V E N T O U TTable 10. Alternate function mapping (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13\nAF014 AF15\nSYS TIM1/2 TIM3/4/5 TIM8/9/10/11 I2C1/I2C2/I2C3 SPI1/SPI2/I2S2 SPI3/I2S3 USART1/2/3UART4/5/\nUSART6CAN1/CAN2/\nTIM12/13/14OTG_FS/ OTG_HS ETHFSMC/SDIO/\nOTG_HSDCMI\nPinouts and pin description STM32F20xxx\n62/181 DS6329 Rev 18\nPort DPD0 - - - - - - - - - CAN1_RX - - FSMC_D2 - - EVENTOUT\nPD1 - - - - - - - - - CAN1_TX - - FSMC_D3 - - EVENTOUT\nPD2 - - TIM3_ETR - - - - - UART5_RX - - - SDIO_CMD DCMI_D11 - EVENTOUTPD3 - - - - - - - USART2_CTS - - - - FSMC_CLK - - EVENTOUT\nPD4 - - - - - - - USART2_RTS - - - - FSMC_NOE - - EVENTOUT\nPD5 - - - - - - - USART2_TX - - - - FSMC_NWE - - EVENTOUT\nPD6 - - - - - - - USART2_RX - - - - FSMC_NWAIT - - EVENTOUT\nPD7 - - - - - - - USART2_CK - - - -FSMC_NE1/\nFSMC_NCE2 - - EVENTOUT\nPD8 - - - - - - - USART3_TX - - - - FSMC_D13 - - EVENTOUT\nPD9 - - - - - - - USART3_RX - - - - FSMC_D14 - - EVENTOUT\nPD10 - - - - - - - USART3_CK - - - - FSMC_D15 - - EVENTOUT\nPD11 - - - - - - - USART3_CTS - - - - FSMC_A16 - - EVENTOUT\nPD12 - - TIM4_CH1 - - - - USART3_RTS - - - - FSMC_A17 - - EVENTOUT\nPD13 - - TIM4_CH2 - - - - - - - - - FSMC_A18 - - EVENTOUT\nPD14 - - TIM4_CH3 - - - - - - - - - FSMC_D0 - - EVENTOUT\nPD15 - - TIM4_CH4 - - - - - - - - - FSMC_D1 - - EVENTOUT\nPort EPE0 - - TIM4_ETR - - - - - - - - - FSMC_NBL0 DCMI_D2 - EVENTOUT\nPE1 - - - - - - - - - - - - FSMC_NBL1 DCMI_D3 - EVENTOUT\nPE2 TRACECLK - - - - - - - - - - ETH _MII_TXD3 FSMC_A23 - - EVENTOUT\nPE3 TRACED0 - - - - - - - - - - - FSMC_A19 - - EVENTOUT\nPE4 TRACED1 - - - - - - - - - - - FSMC_A20 DCMI_D4 - EVENTOUT\nPE5 TRACED2 - - TIM9_CH1 - - - - - - - - FSMC_A21 DCMI_D6 - EVENTOUTPE6 TRACED3 - - TIM9_CH2 - - - - - - - - FSMC_A22 DCMI_D7 - EVENTOUT\nPE7 - TIM1_ETR - - - - - - - - - - FSMC_D4 - - EVENTOUTPE8 - TIM1_CH1N - - - - - - - - - - FSMC_D5 - - EVENTOUTPE9 - TIM1_CH1 - - - - - - - - - - FSMC_D6 - - EVENTOUT\nPE10 - TIM1_CH2N - - - - - - - - - - FSMC_D7 - - EVENTOUT\nPE11 - TIM1_CH2 - - - - - - - - - - FSMC_D8 - - EVENTOUT\nPE12 - TIM1_CH3N - - - - - - - - - - FSMC_D9 - - EVENTOUT\nPE13 - TIM1_CH3 - - - - - - - - - - FSMC_D10 - - EVENTOUTPE14 - TIM1_CH4 - - - - - - - - - - FSMC_D11 - - EVENTOUT\nPE15 - TIM1_BKIN - - - - - - - - - - FSMC_D12 - - EVENTOUTTable 10. Alternate function mapping (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13\nAF014 AF15\nSYS TIM1/2 TIM3/4/5 TIM8/9/10/11 I2C1/I2C2/I2C3 SPI1/SPI2/I2S2 SPI3/I2S3 USART1/2/3UART4/5/\nUSART6CAN1/CAN2/\nTIM12/13/14OTG_FS/ OTG_HS ETHFSMC/SDIO/\nOTG_HSDCMI\nSTM32F20xxx Pinouts and pin description\nDS6329 Rev 18 63/181Port FPF0 - - - - I2C2_SDA - - - - - - - FSMC_A0 - - EVENTOUT\nPF1 - - - - I2C2_SCL - - - - - - FSMC_A1 - - EVENTOUTPF2 - - - - I2C2_SMBA - - - - - - - FSMC_A2 - - EVENTOUTPF3 - - - - - - - - - - - - FSMC_A3 - - EVENTOUT\nPF4 - - - - - - - - - - - - FSMC_A4 - - EVENTOUT\nPF5 - - - - - - - - - - - - FSMC_A5 - - EVENTOUTPF6 - - - TIM10_CH1 - - - - - - - - FSMC_NIORD - - EVENTOUTPF7 - - - TIM11_CH1 - - - - - - - - FSMC_NREG - - EVENTOUTPF8 - - - - - - - - - TIM13_CH1 - - FSMC_NIOWR - - EVENTOUT\nPF9 - - - - - - - - - TIM14_CH1 - - FSMC_CD - - EVENTOUT\nPF10 - - - - - - - - - - - - FSMC_INTR - - EVENTOUT\nPF11 - - - - - - - - - - - - DCMI_D12 - EVENTOUT\nPF12 - - - - - - - - - - - - FSMC_A6 - - EVENTOUTPF13 - - - - - - - - - - - - FSMC_A7 - - EVENTOUT\nPF14 - - - - - - - - - - - - FSMC_A8 - - EVENTOUT\nPF15 - - - - - - - - - - - - FSMC_A9 - - EVENTOUT\nPort GPG0 - - - - - - - - - - - - FSMC_A10 - - EVENTOUT\nPG1 - - - - - - - - - - - - FSMC_A11 - - EVENTOUTPG2 - - - - - - - - - - - - FSMC_A12 - - EVENTOUTPG3 - - - - - - - - - - - - FSMC_A13 - - EVENTOUTPG4 - - - - - - - - - - - - FSMC_A14 - - EVENTOUT\nPG5 - - - - - - - - - - - - FSMC_A15 - - EVENTOUT\nPG6 - - - - - - - - - - - - FSMC_INT2 - - EVENTOUTPG7 - - - - - - - - USART6_CK - - - FSMC_INT3 - - EVENTOUTPG8 - - - - - - - - USART6_RTS - - ETH _PPS_OUT - - - EVENTOUT\nPG9 - - - - - - - - USART6_RX - - -FSMC_NE2/\nFSMC_NCE3 - - EVENTOUT\nPG10 - - - - - - - - - - - -FSMC_NCE4_1/\nFSMC_NE3 - - EVENTOUT\nPG11 - - - - - - - - - - -ETH _MII_TX_EN\nETH \n_RMII_TX_ENFSMC_NCE4_2 - - EVENTOUT\nPG12 - - - - - - - - USART6_RTS - - - FSMC_NE4 - - EVENTOUT\nPG13 - - - - - - - - UART6_CTS - -ETH _MII_TXD0\nETH _RMII_TXD0FSMC_A24 - - EVENTOUT\nPG14 - - - - - - - - USART6_TX - -ETH _MII_TXD1\nETH _RMII_TXD1 FSMC_A25 - - EVENTOUT\nPG15 - - - - - - - - USART6_CTS - - - - DCMI_D13 - EVENTOUTTable 10. Alternate function mapping (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13\nAF014 AF15\nSYS TIM1/2 TIM3/4/5 TIM8/9/10/11 I2C1/I2C2/I2C3 SPI1/SPI2/I2S2 SPI3/I2S3 USART1/2/3UART4/5/\nUSART6CAN1/CAN2/\nTIM12/13/14OTG_FS/ OTG_HS ETHFSMC/SDIO/\nOTG_HSDCMI\nPinouts and pin description STM32F20xxx\n64/181 DS6329 Rev 18\nPort HPH0 - \nOSC_IN-- - - - - - - -- - - - - - E V E N T O U T\nPH1 - \nOSC_OUT- - - - - - - - - - - - EVENTOUT\nPH2 - - - - - - - - ETH _MII_CRS - - - EVENTOUT\nPH3 - - - - - - - - ETH _MII_COL - - - EVENTOUT\nPH4 - - I2C2_SCL - - - - -OTG_HS_ULPI_N\nXT - - - - EVENTOUT\nPH5 - - I2C2_SDA - - - - - - - - - - EVENTOUT\nPH6 - - I2C2_SMBA - - - - TIM12_CH1 - ETH _MII_RXD2 - - - EVENTOUT\nPH7 - - I2C3_SCL - - - - - - ETH _MII_RXD3 - - - EVENTOUT\nPH8 - - I2C3_SDA - - - - - - - - DCMI_HSYNC - EVENTOUTPH9 - - I2C3_SMBA - - - - TIM12_CH2 - - - DCMI_D0 - EVENTOUT\nPH10 - - TIM5_CH1 - - - - - - - - DCMI_D1 - EVENTOUT\nPH11 - - TIM5_CH2 - - - - - - - - DCMI_D2 - EVENTOUT\nPH12 - - TIM5_CH3 - - - - - - - - DCMI_D3 - EVENTOUT\nPH13 - - TIM8_CH1N - - - - CAN1_TX - - - - - EVENTOUT\nPH14 - - TIM8_CH2N - - - - - - - - DCMI_D4 - EVENTOUTPH15 - - TIM8_CH3N - - - - - - - - DCMI_D11 - EVENTOUT\nPort IPI0 - - TIM5_CH4 SPI2_NSS \nI2S2_WS - - - - - - - DCMI_D13 - EVENTOUT\nPI1 - -SPI2_SCK \nI2S2_SCK - - - - - - - DCMI_D8 - EVENTOUT\nPI2 - - TIM8_CH4 SPI2_MISO - - - - - - - DCMI_D9 - EVENTOUTPI3 - - TIM8_ETR SPI2_MOSI \nI2S2_SD - - - - - - - DCMI_D10 - EVENTOUT\nPI4 - - TIM8_BKIN - - - - - - - - DCMI_D5 - EVENTOUT\nPI5 - - TIM8_CH1 - - - - - - - - DCMI_VSYNC - EVENTOUT\nPI6 - - TIM8_CH2 - - - - - - - - DCMI_D6 - EVENTOUTPI7 - - TIM8_CH3 - - - - - - - - DCMI_D7 - EVENTOUTPI8 - - - - - - - - - - - - EVENTOUT\nPI9 - - - - - - CAN1_RX - - - - - EVENTOUT\nPI10 - - - - - - - - ETH _MII_RX_ER - - - EVENTOUT\nPI11 - - - - - - -OTG_HS_ULPI_\nDIR - - - - EVENTOUTTable 10. Alternate function mapping (continued)\nPortAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13\nAF014 AF15\nSYS TIM1/2 TIM3/4/5 TIM8/9/10/11 I2C1/I2C2/I2C3 SPI1/SPI2/I2S2 SPI3/I2S3 USART1/2/3UART4/5/\nUSART6CAN1/CAN2/\nTIM12/13/14OTG_FS/ OTG_HS ETHFSMC/SDIO/\nOTG_HSDCMI\nDS6329 Rev 18 65/181STM32F20xxx Memory mapping\n1805 Memory mapping\nThe memory map is shown in Figure 16 .\nMemory mapping STM32F20xxx\n66/181 DS6329 Rev 18Figure 16. Memory map\n512-Mbyte\n block 7\nCortex-M3\'s\ninternal\nperipherals\n512-Mbyte\n block 6\nNot used\n512-Mbyte\n block 5\nFSMC registers\n512-Mbyte\n block 4\nFSMC bank 3\n& bank4\n512-Mbyte\n block 3\nFSMC bank1\n& bank2\n512-Mbyte\n block 2\nPeripherals\n512-Mbyte\n block 1\nSRAM\n0x0000 00000x1FFF FFFF0x2000 00000x3FFF FFFF0x4000 00000x5FFF FFFF0x6000 00000x7FFF FFFF0x8000 00000x9FFF FFFF0xA000 00000xBFFF FFFF0xC000 00000xDFFF FFFF0xE000 00000xFFFF FFFF\n512-Mbyte\n block 0\nCode\nFlash0x0810 0000 - 0x0FFF FFFF0x1FFF 0000 - 0x1FFF 7A0F0x1FFF C000 - 0x1FFF C007\n0x0800 0000 - 0x080F FFFF\n0x0001 C000 - 0x07FF FFFF\n0x0000 0000 - 0x000F FFFFSystem memory + OTP\nReserved\nReserved\nAliased to Flash, system\nmemory or SRAM depending\non the BOOT pinsSRAM (16 KB aliased\nby bit-banding)Reserved\n0x2000 0000 - 0x2001 BFFF0x2001 C000 - 0x2001 FFFF0x2002 0000 - 0x3FFF FFFF\nTIM2TIM3\n0x4000 0000 - 0x4000 03FFTIM4TIM5TIM6TIM7Reserved\n0x4000 0400 - 0x4000 07FF0x4000 0800 - 0x4000 0BFF0x4000 0C00 - 0x4000 0FFF0x4000 1000 - 0x4000 13FF0x4000 2000 - 0x4000 23FF0x4000 2400 - 0x4000 27FFRTC & BKP registers 0x4000 2800 - 0x4000 2BFFWWDG 0x4000 2C00 - 0x4000 2FFFIWDG 0x4000 3000 - 0x4000 33FFReserved 0x4000 3400 - 0x4000 37FFSPI2/I2S2 0x4000 3800 - 0x4000 3BFFSPI3/I2S3 0x4000 3C00 - 0x4000 3FFFReserved\n0x4000 4000 - 0x4000 43FFUSART2 0x4000 4400 - 0x4000 47FF0x4000 4800 - 0x4000 4BFF USART3UART4 0x4000 4C00 - 0x4000 4FFFUART5 0x4000 5000 - 0x4000 53FFI2C1 0x4000 5400 - 0x4000 57FFI2C2 0x4000 5800 - 0x4000 5BFFReserved\n0x4000 6C00 - 0x4000 6FFF0x4000 7000 - 0x4000 73FF PWR0x4000 7400 - 0x4000 77FF DAC1/DAC20x4000 7800 - 0x4000 FFFFTIM1 / PWM1 0x4001 0000 - 0x4001 03FFTIM8 / PWM2 0x4001 0400 - 0x4001 07FFPort A\nUSART1 0x4001 1000 - 0x4001 13FF0x4001 1400 - 0x4001 17FFPort B\n0x4001 1800 - 0x4001 1FFFPort C\n0x4001 2000 - 0x4001 23FFPort D\n0x4001 2400 - 0x4001 27FFPort E\n0x4001 2800 - 0x4001 2BFFPort F\n0x4001 2C00 - 0x4001 2FFFPort G\n0x4001 3000 - 0x4001 33FFReserved 0x4001 3400 - 0x4001 37FF0x4001 3800 - 0x4001 3BFF0x4001 4000 - 0x4001 43FF0x4001 4400 - 0x4001 47FF\nUSART60x4001 4800 - 0x4001 4BFF0x4002 0000 - 0x4002 03FF0x4002 0C00 - 0x4002 0FFF0x4002 1000 - 0x4002 13FF0x4002 1400 - 0x4002 17FFReset clock controller (RCC)\n0x4002 1800 - 0x4002 1BFFPort H 0x4002 1C00 - 0x4002 1FFFFlash interface\n0x4002 2000 - 0x4002 23FFReserved 0x4002 2400 - 0x4002 2FFFCRC 0x4002 3000 - 0x4002 33FFFSMC bank1 NOR/PSRAM 1 0x6000 0000 - 0x63FF FFFFFSMC bank1 NOR/PSRAM 2 0x6400 0000 - 0x67FF FFFFFSMC bank1 NOR/PSRAM 3 0x6800 0000 - 0x6BFF FFFFFSMC bank1 NOR/PSRAM 4 0x6C00 0000 - 0x6FFF FFFFFSMC bank2 NAND (NAND1) 0x7000 0000 - 0x7FFF FFFFFSMC bank3 NAND (NAND2) 0x8000 0000 - 0x8FFF FFFFFSMC bank4 PC Card 0x9000 0000 - 0x9FFF FFFFFSMC control register 0xA000 0000 - 0xA000 0FFF0xA000 1000 - 0xBFFF FFFF\nai17615cOption BytesTIM10\nSYSCFG0x4002 0400 - 0x4002 07FF0x4002 0800 - 0x4002 0BFF\nSDIO\nReservedReserved 0x4001 4C00 - 0x4001 FFFF\nEXTI 0x4001 3C00 - 0x4001 3FFF\nReservedBxCAN2\n0x4000 6000 - 0x4000 63FF0x4000 6400 - 0x4000 67FF0x4000 6800 - 0x4000 6BFF0x5006 1000 - 0x5FFF FFFF Reserved\n0x5005 0000 - 0x5005 03FF DCMI\n0x5004 0000 - 0x5004 0FFF Reserved\n0x5000 0000 - 0x5003 FFFF USB OTG FS\n0x4002 9400 - 0x4FFF FFFF Reserved\n0x4004 0000 - 0x4007 FFFF USB OTG HS\nReserved 0x4002 9400 - 0x4003 FFFF\n0x4002 8000 - 0x4002 93FF ETHERNET\nReserved 0x4002 6800 - 0x4002 7FFF\n0x4002 6400 - 0x4002 67FF\n0x4002 6000 - 0x4002 63FFDMA2\nDMA1\nReserved 0x4002 5000 - 0x4002 5FFF\n0x4002 4000 - 0x4002 4FFF BKPSRAM\n0x4002 3C00 - 0x4002 3FFF\n0x4002 3800 - 0x4002 3BFF\nReserved 0x4002 3400 - 0x4002 37FF\nPort I\nTIM11\nTIM9\nSPI1\nADC1 - ADC2 - ADC3\nReserved\nBxCAN1\n0x4000 5C00 - 0x4000 5FFF I2C3\nReserved\nTIM12TIM13TIM14\n0x4000 1C00 - 0x4000 1FFF\n0x4000 1800 - 0x4000 1BFF\n0x4000 1400 - 0x4000 17FF\nSRAM (112 KB aliased\nby bit-banding)\nReserved 0x1FFF C008 - 0x1FFF FFFF\n0x1FFF 7A10 - 0x1FFF 7FFF ReservedReserved0x5006 0800 - 0x5006 0FFF RNG\nReserved 0x5005 0400 - 0x5006 7FFF\n0x4001 0800 - 0x4001 0FFFReserved\nReserved\nDS6329 Rev 18 67/181STM32F20xxx Electrical characteristics\n1806 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum valu es refer to sample tests and represent the \nmean value plus or minus three times the standard deviation (mean±3\n\uf073).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.3 V (for the \n1.8 V \uf0a3\uf020VDD \uf0a3\uf0203.6 V voltage range). They are given only as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean±2\uf073).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  17.\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  18.\n          \nFigure 17. Pin loading conditions Figure 18. Pin input voltage\nMS19011V2C = 50 pFMCU pin\nMS19010V2MCU pin\nVIN\nElectrical characteristics STM32F20xxx\n68/181 DS6329 Rev 186.1.6 Power supply scheme\nFigure 19. Power supply scheme \n1. Each power supply pair must be decoupled with filtering ceramic c apacitors as shown above. These capacitors must be \nplaced as close as possible to , or below, the appropriate pins on the undersi de of the PCB to ensure the good functionality \nof the device.\n2. To connect REGOFF and IRROFF pins, refer to Section 3.16: Voltage regulator .\n3. The two 2.2 µF ceramic capacitors must be replaced by  two 100 nF decoupling capacitors when the voltage regulator is \nOFF.\n4. The 4.7 µF ceramic capacitor must be connected to one of the VDD pin.\nCaution: Each power supply pair (VDD/VSS, VDDA/VSSA ...) must be decouple d with filtering ceramic \ncapacitors as shown above. These capacitors must be placed as close as possible to, or \nbelow, the appropriate pins on the underside of the PCB, to ensure good device operation. It is not recommended to remove filtering capacito rs to reduce PCB size or cost. This might \ncause incorrect device operation.ai17527fVDD\n1/2/...14/15VBAT\nGP I/OsOUT\nINKernel logic \n(CPU, \ndigital \n& RAM) Backup circuitry\n(OSC32K,RTC,\nBackup registers,\nbackup RAM)Wakeup logic\n15 × 100 nF\n+ 1 × 4.7 μF1.65-3.6V \nVSS \n1/2/...14/15\nVDDA\nVREF+\nVREF-\nVSSAADC\nLevel shifterIO\nLogic\nVDD\n100 nF\n+ 1 μFVREF\n100 nF\n+ 1 μFVDDFlash memoryVCAP_1VCAP_22 × 2.2 μF\nREGOFF\nIRROFFPower switch\nAnalog\nRCs, PLL,\n...Voltage\nregulator\nDS6329 Rev 18 69/181STM32F20xxx Electrical characteristics\n1806.1.7 Current consumption measurement\nFigure 20. Current consum ption measurement scheme\n6.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  11, Table  12, and Table  13 \nmay cause permanent damage to the device. These are stress ratings only and functional \noperation of the device at these conditions is  not implied. Exposure to maximum rating \nconditions for extend ed periods may affect device reliability.\n           ai14126VBAT\nVDD\nVDDAIDD_VBAT\nIDD\nTable 11. Voltage characteristics\nSymbol Ratings Min Max Unit\nVDD–VSS External main supply voltage (including VDDA, VDD)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.–0.3 4.0\nV\nVINInput voltage on five-volt tolerant pin(2)\n2. VIN maximum value must always be respected. Refer to Table 12  for the values of the maximum allowed \ninjected current.VSS–0.3 VDD+4\nInput voltage on any other pin VSS–0.3 4.0\n|\uf044VDDx| Variations between different VDD power pins - 50\nmV\n|VSSX \uf02d\uf020VSS| Variations between all the different ground pins - 50\nVESD(HBM) Electrostatic discharge voltage (human body model) see Section 6.3.14 -\nElectrical characteristics STM32F20xxx\n70/181 DS6329 Rev 18           \n          \n6.3 Operating conditions\n6.3.1 General operating conditions\n          Table 12. Current characteristics\nSymbol Ratings  Max Unit\nIVDD Total current into VDD power lines (source)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.120\nmAIVSS Total current out of VSS ground lines (sink)(1)120\nIIOOutput current sunk by any I/O and control pin 25\nOutput current source by any I/Os and control pin 25\nIINJ(PIN) (2)\n2. Negative injection disturbs the analog performance of the device. See note in Section 6.3.20: 12-bit ADC \ncharacteristics .Injected current on five-volt tolerant I/O(3)\n3. Positive injection is not possible on thes e I/Os. A negative injection is induced by VIN<VSS. IINJ(PIN)  must \nnever be exceeded. Refer to Table 11  for the values of the maximum allowed input voltage.–5/+0\nInjected current on any other pin(4)\n4. A positive injection is induced by VIN>VDD while a negative injection is induced by VIN<VSS. IINJ(PIN)  must \nnever be exceeded. Refer to Table 11  for the values of the maximum allowed input voltage.±5\n\uf053IINJ(PIN)(4)Total injected current (sum of all I/O and control pins)(5)\n5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the \npositive and negative injected currents (instantaneous values).±25\nTable 13. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 125 °C\nTable 14. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 120\nMHz fPCLK1 Internal APB1 clock frequency - 0 30\nfPCLK2 Internal APB2 clock frequency - 0 60\nDS6329 Rev 18 71/181STM32F20xxx Electrical characteristics\n180VDD Standard operating voltage - 1.8(1)3.6\nVVDDA(2)Analog operating voltage \uf020\n(ADC limited to 1 M samples)\nMust be the same potential as VDD(3)1.8(1)3.6\nAnalog operating voltage \uf020\n(ADC limited to 2 M samples)2.4 3.6\nVBAT Backup operating voltage - 1.65 3.6\nVINInput voltage on RST and FT pins2 V ≤ VDD ≤ 3.6 V –0.3 5.5\n1.7 V ≤ VDD ≤ 2 V –0.3 5.2\nInput voltage on TTa pins - –0.3 VDD+0.3\nInput voltage on BOOT0 pin - 0 9\nVCAP1 Internal core voltage to be supplied \nexternally in REGOFF mode-1 . 1 1 . 3\nVCAP2\nPDPower dissipation at TA = 85 °C for \nsuffix 6 or TA = 105 °C for suffix 7(4)LQFP64 - 444\nmWWLCSP64+2 - 392\nLQFP100 - 434\nLQFP144 - 500\nLQFP176 - 526UFBGA176 - 513\nT\nA Ambient temperature for 6 suffix \nversionMaximum power dissipation –40 85\n°C\nLow-power dissipation(5)–40 105\nAmbient temperature for 7 suffix \nversionMaximum power dissipation –40 105\n°C\nLow-power dissipation(5)–40 125\nTJ Junction temperature range6 suffix version –40 105\n°C\n7 suffix version –40 125\n1. On devices in WLCSP64+2 package, if IRROFF is set to VDD, the supply voltage can drop to 1.7 V when the device \noperates in the 0 to 70 °C temperature range using an external power  supply supervisor (see Section 3.16 ).\n2. When the ADC is used, refer to Table 66: ADC characteristics .\n3. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and \nVDDA can be tolerated during power-up and power-down operation.\n4. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.\n5. In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax.Table 14. General operating conditions (continued)\nSymbol Parameter  Conditions Min Max Unit\nElectrical characteristics STM32F20xxx\n72/181 DS6329 Rev 18          Table 15. Limitations depending on the operating power supply range \nOperating \npower \nsupply \nrangeADC \noperationMaximum \nFlash \nmemory \naccess \nfrequency \n(fFlashmax ) Number of wait \nstates at \nmaximum CPU \nfrequency \n(fCPUmax =\n120 MHz)(1)I/O operationFSMC_CLK \nfrequency for \nsynchronous \naccessesPossible \nFlash \nmemory \noperations\nVDD =1.8 to \n2.1 V(2)Conversion \ntime up to \n1 Msps16 MHz with \nno Flash \nmemory wait \nstate7(3)– Degraded \nspeed \nperformance\n– No I/O \ncompensationUp to 30 MHz8-bit erase \nand program operations \nonly\nV\nDD = 2.1 to \n2.4 VConversion \ntime up to \n1 Msps18 MHz with \nno Flash \nmemory wait \nstate6(3)– Degraded \nspeed \nperformance\n– No I/O \ncompensationUp to 30 MHz16-bit erase \nand program \noperations\nVDD = 2.4 to \n2.7 VConversion \ntime up to \n2 Msps 24 MHz with \nno Flash \nmemory wait \nstate4(3)– Degraded \nspeed performance\n–I / O  \ncompensation \nworksUp to 48 MHz16-bit erase \nand program \noperations\nV\nDD = 2.7 to \n3.6 V(4)Conversion \ntime up to \n2 Msps 30 MHz with \nno Flash \nmemory wait \nstate3(3)– Full-speed \noperation\n–I / O  \ncompensation \nworks–U p  t o  \n60 MHz \nwhen VDD = \n3.0 to 3.6 V\n–U p  t o  \n48 MHz when V\nDD = \n2.7 to 3.0 V32-bit erase \nand program \noperations\n1. The number of wait states can be reduced by reducing the CPU frequency (see Figure 21 ). \n2. On devices in WLCSP64+2 pack age, if IRROFF is set to VDD, the supply voltage can drop to 1.7 V when the device \noperates in the 0 to 70 °C temperature range using an external power  supply supervisor (see Section 3.16 ).\n3. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the \nexecution speed from Flash memory since the ART accelerator al lows to achieve a performance equivalent to 0 wait state \nprogram execution.\n4. The voltage range for OTG USB FS can drop down to 2.7 V. However it is degraded between 2.7 and 3 V.\nDS6329 Rev 18 73/181STM32F20xxx Electrical characteristics\n180Figure 21. Number of wait states versus fCPU and VDD range\n1. The supply voltage can drop to 1.7 V when the device operates in the 0 to 70 °C temperature range and \nIRROFF is set to VDD.\n6.3.2 VCAP1/VCAP2 external capacitor\nStabilization for the main regulato r is achieved by connecting an  external capacitor to the \nVCAP1/VCAP2 pins. CEXT is specified in Table  16. \nFigure 22. External capacitor CEXT\n1. Legend: ESR is the equivalent series resistance.\n          ai18748b012345678\n0\n48\n12\n16\n2024\n28\n32\n3640\n44\n48\n5256\n60\n64\n68\n72\n76\n8084\n88\n9296\n100\n104\n108\n112116\n120Number of Wait states\nFcpu (MHz)Wait states vs Fcpu and VDD range\n1.8  to 2.1V\n2.1 to 2.4V\n2.4 to 2.7V\n2.7 to 3.6V\nTable 16. VCAP1/VCAP2 operating conditions(1)\n1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and must be \nreplaced by two 100 nF  decoupling capacitors.Symbol Parameter Conditions\nCEXT Capacitance of external capacitor 2.2 µF\nESR ESR of external capacitor < 2 ΩMS19044V2ESR\nR LeakC\nElectrical characteristics STM32F20xxx\n74/181 DS6329 Rev 186.3.3 Operating conditi ons at power-up / powe r-down (regulator ON)\nSubject to general operating conditions for TA.\nTable 17. Operating conditions at power-up / power-down (regulator ON)\n6.3.4 Operating conditi ons at power-up / powe r-down (regulator OFF)\nSubject to general operating conditions for TA.\nTable 18. Operating conditions at power-up / power-down (regulator OFF)Symbol Parameter Min Max Unit\ntVDDVDD rise time rate 20 \uf0a5\nµs/V\nVDD fall time rate 20 \uf0a5\nSymbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate Power-up 20 \uf0a5\nµs/VVDD fall time ra te Power-down 20 \uf0a5\ntVCAPVCAP_1  and VCAP_2 rise \ntime ratePower-up 20 \uf0a5\nVCAP_1  and VCAP_2  fall \ntime ratePower-down 20 \uf0a5\nDS6329 Rev 18 75/181STM32F20xxx Electrical characteristics\n1806.3.5 Embedded reset and power control block characteristics\nThe parameters given in Table  19 are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table  14.\n           Table 19. Embedded reset and power control block characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVPVDProgrammable voltage \ndetector level selectionPLS[2:0]=000 (rising edge) 2.09 2.14 2.19\nVPLS[2:0]=000 (falling edge) 1.98 2.04 2.08\nPLS[2:0]=001 (rising edge) 2.23 2.30 2.37PLS[2:0]=001 (falling edge) 2.13 2.19 2.25\nPLS[2:0]=010 (rising edge) 2.39 2.45 2.51\nPLS[2:0]=010 (falling edge) 2.29 2.35 2.39PLS[2:0]=011 (rising edge) 2.54 2.60 2.65\nPLS[2:0]=011 (falling edge) 2.44 2.51 2.56\nPLS[2:0]=100 (rising edge) 2.70 2.76 2.82\nPLS[2:0]=100 (falling edge) 2.59 2.66 2.71\nPLS[2:0]=101 (rising edge) 2.86 2.93 2.99PLS[2:0]=101 (falling edge) 2.75 2.84 3.02\nPLS[2:0]=110 (rising edge) 2.96 3.03 3.10\nPLS[2:0]=110 (falling edge) 2.85 2.93 2.99PLS[2:0]=111 (rising edge) 3.07 3.14 3.21\nPLS[2:0]=111 (falling edge) 2.95 3.03 3.09\nV\nPVDhyst(1)PVD hysteresis - - 100 - mV\nVPOR/PDRPower-on/power-down \nreset thresholdFalling edge 1.60 1.68 1.76\nV\nRising edge 1.64 1.72 1.80\nVPDRhyst(1)PDR hysteresis - - 40 - mV\nVBOR1Brownout level 1 \nthresholdFalling edge 2.13 2.19 2.24\nVRising edge 2.23 2.29 2.33\nVBOR2Brownout level 2 \nthresholdFalling edge 2.44 2.50 2.56\nRising edge 2.53 2.59 2.63\nVBOR3Brownout level 3 \nthresholdFalling edge 2.75 2.83 2.88\nRising edge 2.85 2.92 2.97\nVBORhyst(1)BOR hysteresis - - 100 - mV\nTRSTTEMPO(1)(2)Reset temporization - 0.5 1.5 3.0 ms\nElectrical characteristics STM32F20xxx\n76/181 DS6329 Rev 186.3.6 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, ambient temperature, I/O pin loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\nThe current consumption is measured as described in Figure  20: Current consumption \nmeasurement scheme .\nAll Run mode current consumption measurements given in this section are performed using \nCoreMark® code.\nTypical and maximum current consumption\nThe MCU is placed under the following conditions:\n\uf0b7 At startup, all I/O pins are configured as analog inputs by firmware.\n\uf0b7 All peripherals are disabled except  if it is explicitly mentioned.\n\uf0b7 The Flash  memory access time is adjusted to fHCLK  frequency (0 wait state from 0 to \n30 MHz, 1 wait state from 30 to 60 MHz, 2 wait states from 60 to 90 MHz and 3 wait \nstates from 90 to 120 MHz).\n\uf0b7 When the peripherals are enabled HCLK is the system clock, fPCLK1 = fHCLK /4, and \nfPCLK2  = fHCLK /2, except is explicitly mentioned.\n\uf0b7 The maximum values are obtained for VDD = 3.6 V and maximum ambient temperature \n(TA), and the typical values for TA= 25 °C and VDD = 3.3 V unless otherwise specified.IRUSH(1)InRush current on \nvoltage regulator \npower-on (POR or wakeup from Standby)-- 1 6 0 2 0 0 m A\nE\nRUSH(1)InRush energy on \nvoltage regulator power-on (POR or \nwakeup from Standby)V\nDD = 1.8 V, TA = 105 °C, \nIRUSH = 171 mA for 31 µs-- 5 . 4 µ C\n1. Guaranteed by design, not tested in production.\n2. The reset temporization is measured from  the power-on (POR reset or wakeup from VBAT) to the instant \nwhen first instruction is read by the user application code.Table 19. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDS6329 Rev 18 77/181STM32F20xxx Electrical characteristics\n180          Table 20. Typical and maximum current consumpt ion in Run mode, code with data processing\nrunning from Flash memory (ART accelerator enabled) or RAM (1)\nSymbol Parameter Conditions fHCLKTyp Max(2)\nUnit\nTA = 25 °C TA = 85 °C TA = 105 °C\nIDDSupply current \nin Run modeExternal clock(3), all \nperipherals enabled(4)120 MHz 49 63 72\nmA90 MHz 38 51 61\n60 MHz 26 39 4930 MHz 14 27 37\n25 MHz 11 24 34\n16 MHz\n(5)82 1 3 0\n8 MHz 5 17 27\n4 MHz 3 16 26\n2 MHz 2 15 25\nExternal clock(3), all \nperipherals disabled120 MHz 21 34 44\n90 MHz 17 30 40\n60 MHz 12 25 35\n30 MHz 7 20 3025 MHz 5 18 28\n16 MHz\n(5)4.0 17.0 27.0\n8 MHz 2.5 15.5 25.54 MHz 2.0 14.7 24.8\n2 MHz 1.6 14.5 24.6\n1. Code and data processing runni ng from SRAM1 using boot pins.\n2. Guaranteed by characterizati on, tested in production at VDD max and fHCLK  max with peripherals enabled.\n3. External clock is 4 MHz and PLL is on when fHCLK  > 25 MHz.\n4. When the ADC is on (ADON bit set in the ADC_CR2 register),  add an additional power consumption of 1.6 mA per ADC for \nthe analog part. \n5. In this case HCLK = system clock/2.\nElectrical characteristics STM32F20xxx\n78/181 DS6329 Rev 18          Table 21. Typical and maximum current consumpt ion in Run mode, code with data processing\nrunning from Flash memory (ART accelerator disabled)\nSymbol Parameter Conditions fHCLKTyp Max(1)\nUnit\nTA = 25 °C TA = 85 °C TA = 105 °C\nIDDSupply current \nin Run modeExternal clock(2), all \nperipherals enabled(3)120 MHz 61 81 93\nmA90 MHz 48 68 80\n60 MHz 33 53 6530 MHz 18 38 50\n25 MHz 14 34 46\n16 MHz\n(4)10 30 42\n8 MHz 6 26 38\n4 MHz 4 24 36\n2 MHz 3 23 35\nExternal clock(2), all \nperipherals disabled120 MHz 33 54 66\n90 MHz 27 47 59\n60 MHz 19 39 51\n30 MHz 11 31 4325 MHz 8 28 41\n16 MHz\n(4)62 63 8\n8 MHz 4 24 364 MHz 3 23 35\n2 MHz 2 23 34\n1. Guaranteed by characterization re sults, tested in production at VDD max and fHCLK  max with peripherals enabled.\n2. External clock is 4 MHz and PLL is on when fHCLK  > 25 MHz.\n3. When the ADC is on (ADON bit set in the ADC_CR2 register ), add an additional power consumption of 1.6 mA per ADC for \nthe analog part. \n4. In this case HCLK = system clock/2.\nDS6329 Rev 18 79/181STM32F20xxx Electrical characteristics\n180Figure 23. Typical current consumption vs. temperature, Run mode, code with data\nprocessing running from RAM, and peripherals ON\nFigure 24. Typical current consumption vs. temperature, Run mode, code with data\nprocessing running from RAM, and peripherals OFFMS19014V10102030405060\n0 2 04 06 08 0 1 0 0 1 2 0\nCPU frequnecy (MHz)  105°C\n85°C\n70°C\n55°C\n30°C\n0°C\n-45°CIDD(RUN) (mA)\nMS19015V1051015202530\n0 20 40 60 80 100 120\nCPU Frequency (MHz )105°C\n85°C\n70°C\n55°C\n30°C\n0°C\n-45°CIDD(RUN) (mA)\nElectrical characteristics STM32F20xxx\n80/181 DS6329 Rev 18Figure 25. Typical current consumption vs. temperature, Run mode, code with data\nprocessing running from Flash, ART accelerator OFF, peripherals ON\nFigure 26. Typical current consumption vs. temperature, Run mode, code with data\nprocessing running from Flash, ART accelerator OFF, peripherals OFFMS19016V10.010.020.030.040.050.060.070.080.0\n0 20 40 60 80 100 120105\n85\n30°C\n-45°CIDD(RUN) (mA)\nCPU frequnecy (MHz)\nMS19017V10.05.010.015.020.025.030.035.040.045.0\n0.0 20.0 40.0 60.0 80.0 100.0 120.0\nCPU Frequency (MHz )105\n85\n30°C\n-45°CI\nDD(RUN) (mA)\nDS6329 Rev 18 81/181STM32F20xxx Electrical characteristics\n180          Table 22. Typical and maximum current consumption in Sleep mode\nSymbol Parameter Conditions fHCLKTyp Max(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply current in \nSleep modeExternal clock(2), \uf020\nall peripherals enabled(3)120 MHz 38 51 61\nmA90 MHz 30 43 53\n60 MHz 20 33 43\n30 MHz 11 25 3525 MHz 8 21 31\n16 MHz 6 19 29\n8 MHz 3.6 17.0 27.04 MHz 2.4 15.4 25.3\n2 MHz 1.9 14.9 24.7\nExternal clock\n(2), all \nperipherals disabled120 MHz 8 21 31\n90 MHz 7 20 3060 MHz 5 18 28\n30 MHz 3.5 16.0 26.0\n25 MHz 2.5 16.0 25.016 MHz 2.1 15.1 25.0\n8 MHz 1.7 15.0 25.0\n4 MHz 1.5 14.6 24.62 MHz 1.4 14.2 24.3\n1. Guaranteed by characterization results, tested in production at VDD max and fHCLK  max with peripherals enabled.\n2. External clock is 4 MHz and PLL is on when fHCLK  > 25 MHz.\n3. Add an additional power consumption of 1.6 mA per ADC for t he analog part. In applications, this consumption occurs only \nwhile the ADC is on (ADON bit is set in the ADC_CR2 register).\nElectrical characteristics STM32F20xxx\n82/181 DS6329 Rev 18Figure 27. Typical current consumptio n vs. temperature in Sleep mode,\nperipherals ON\nFigure 28. Typical current consumptio n vs. temperature in Sleep mode,\nperipherals OFFMS19018V105101520253035404550\n0 20 40 60 80 100 120105°C\n85°C\n70°C\n55°C\n30°C\n0°C\n-45°CIDD(SLEEP) (mA)\nCPU Frequency (MHz)\nMS19019V10246810121416\n0 2 04 06 08 0 1 0 0 1 2 0105°C\n85°C\n70°C\n55°C\n30°C\n0°C\n-45°C\nCPU Frequency (MHz)IDD(SLEEP) (mA)\nDS6329 Rev 18 83/181STM32F20xxx Electrical characteristics\n180          \nFigure 29. Typical current consumption vs. temperature in Stop mode\n1. All typical and maximum values from table 18 and figur e 26 will be reduced over time by up to 50% as part \nof ST continuous improvement of test procedures. New versions of the datasheet will be released to reflect \nthese changesTable 23. Typical and maximum current consumptions in Stop mode\nSymbol Parameter ConditionsTyp Max\nUnitTA = \n25 °CTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDD_STOPSupply current \nin Stop mode \nwith main \nregulator in Run modeFlash in Stop mode, low-speed and high-speed \ninternal RC oscillators and high-speed oscillator \nOFF (no independent watchdog)0.55 1.2 11.00 20.00\nmAFlash in Deep power down mode, low-speed \nand high-speed internal RC oscillators and \nhigh-speed oscillator OFF (no independent watchdog)0.50 1.2 11.00 20.00\nSupply current \nin Stop mode \nwith main regulator in \nLow-power \nmodeFlash in Stop mode, low-speed and high-speed \ninternal RC oscillators and high-speed oscillator \nOFF (no independent watchdog)0.35 1.1 8.00 15.00\nFlash in Deep power down mode, low-speed \nand high-speed internal RC oscillators and \nhigh-speed oscillator OFF (no independent \nwatchdog)0.30 1.1 8.00 15.00\nMS19020V10.010.1110\n-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105\nTemperature ( °C)Idd_stop_mr_flhstop \nIdd_stop_mr_flhdeep \nIdd_stop_lp_flhstop \nIdd_stop_lp_flhdeep IDD(STOP) (mA)\nElectrical characteristics STM32F20xxx\n84/181 DS6329 Rev 18          \n          \nOn-chip peripheral current consumption\nThe current consumption of the on-chip peripherals is given in Table  26. The MCU is placed \nunder the following conditions:\n\uf0b7 At startup, all I/O pins are configured as analog inputs by firmware.\n\uf0b7 All peripherals are disabled unless otherwise mentioned\n\uf0b7 The given value is calculated by measuring the current consumption\n– with all peripherals clocked off– with one peripheral clocked on (with only the clock applied)\n\uf0b7 The code is running from Flash memory and t he Flash memory access time is equal to \n3 wait states at 120 MHz\n\uf0b7 Prefetch and Cache ON\n\uf0b7 When the peripherals are enabled, HCLK = 120MHz, f\nPCLK1  = fHCLK /4, and \nfPCLK2  = fHCLK /2\n\uf0b7 The typical values are obtained for VDD = 3.3 V and TA= 25 °C, unless otherwise \nspecified.Table 24. Typical and maximum current consumptions in Standby mode\nSymbol Parameter ConditionsTyp Max(1)\nUnitTA = 25 °C TA = 85 °C TA = 105 °C\nVDD = \n1.8 VVDD= \n2.4 VVDD = \n3.3 VVDD = 3.6 V\nIDD_STBYSupply \ncurrent in Standby \nmodeBackup SRAM ON, low-speed \noscillator and RTC ON3.0 3.4 4.0 15.1 25.8\nµABackup SRAM OFF, low-speed \noscillator and RTC ON2.4 2.7 3.3 12.4 20.5\nBackup SRAM ON, RTC OFF 2.4 2.6 3.0 12.5 24.8\nBackup SRAM OFF, RTC OFF 1.7 1.9 2.2 9.8 19.2\n1. Guaranteed by characterization re sults, not tested in production.\nTable 25. Typical and maximum current consumptions in VBAT mode\nSymbol Parameter ConditionsTyp Max(1)\nUnitTA = 25 °C TA = 85 °C TA = 105 °C\nVDD = \n1.8 VVDD= \n2.4 VVDD = \n3.3 VVDD = 3.6 V\nIDD_VBATBackup \ndomain supply \ncurrent Backup SRAM ON, low-speed \noscillator and RTC ON1.29 1.42 1.68 12 19\nµABackup SRAM OFF, low-speed \noscillator and RTC ON0.62 0.73 0.96 8 10\nBackup SRAM ON, RTC OFF 0.79 0.81 0.86 9 16\nBackup SRAM OFF, RTC OFF 0.10 0.10 0.10 5 7\n1. Guaranteed by characterization re sults, not tested in production.\nDS6329 Rev 18 85/181STM32F20xxx Electrical characteristics\n180          Table 26. Peripheral current consumption \nPeripheral(1)Typical consumption at 25 °C Unit\nAHB1GPIO A 0.45\nmAGPIO B 0.43\nGPIO C 0.46\nGPIO D 0.44\nGPIO E 0.44GPIO F 0.42\nGPIO G 0.44\nGPIO H 0.42GPIO I 0.43\nOTG_HS + ULPI 3.64\nCRC 1.17\nBKPSRAM 0.21\nDMA1 2.76DMA2 2.85\nETH_MAC + \nETH_MAC_TX\nETH_MAC_RXETH_MAC_PTP2.99\nAHB2OTG_FS 3.16\nDCMI 0.60\nAHB3 FSMC 1.74\nElectrical characteristics STM32F20xxx\n86/181 DS6329 Rev 18APB1TIM2 0.61\nmATIM3 0.49\nTIM4 0.54TIM5 0.62\nTIM6 0.20\nTIM7 0.20TIM12 0.36\nTIM13 0.28\nTIM14 0.25USART2 0.25\nUSART3 0.25\nUART4 0.25\nUART5 0.26\nI2C1 0.25I2C2 0.25\nI2C3 0.25\nSPI2 0.20/0.10SPI3 0.18/0.09\nCAN1 0.31\nCAN2 0.30DAC channel 1\n(2)1.11\nDAC channel 1(3)1.11\nPWR 0.15WWDG 0.15Table 26. Peripheral current consumption (continued)\nPeripheral(1)Typical consumption at 25 °C Unit\nDS6329 Rev 18 87/181STM32F20xxx Electrical characteristics\n1806.3.7 Wakeup time fr om Low-power mode\nThe wakeup times given in Table  27 is measured on a wakeup phase with a 16  MHz HSI \nRC oscillator. The clock source used to wake  up the device depends from the current \noperating mode:\n\uf0b7 Stop or Standby mode:  the clock source is the RC oscillator\n\uf0b7 Sleep mode: the clock source is the clock that was set before entering Sleep mode.\nAll timings are derived from tests performed under ambient temperature and VDD supply \nvoltage conditions summarized in Table  14.\n          APB2SDIO 0.69\nmATIM1 1.06\nTIM8 1.03TIM9 0.58\nTIM10 0.37\nTIM11 0.39ADC1\n(4)2.13\nADC2(4)2.04\nADC3(4)2.12\nSPI1 1.20\nUSART1 0.38\nUSART6 0.37\n1. External clock is 25 MH z (HSE oscillator with 25 MHz crystal) and PLL is on. \n2. EN1 bit is set in DAC_CR register.\n3. EN2 bit is set in DAC_CR register.4. f\nADC = fPCLK2 /2, ADON bit set in ADC_CR2 register.Table 26. Peripheral current consumption (continued)\nPeripheral(1)Typical consumption at 25 °C Unit\nTable 27. Low-power mode wakeup timings\nSymbol Parameter Min(1)Typ(1)Max(1) Unit\ntWUSLEEP(2)Wakeup from Sleep mode - 1 - µs\ntWUSTOP(2)Wakeup from Stop mode (regulator in Run mode) - 13 -\nµsWakeup from Stop mode (regulator in Low-power mode) - 17 40\nWakeup from Stop mode (regulator in Low-power mode \nand Flash memory in Deep power down mode)-1 1 0 -\ntWUSTDBY(2)(3)Wakeup from Standby mode 260 375 480 µs\n1. Guaranteed by characterization results, not tested in production.\n2. The wakeup times are measured from the wakeup event to the point in which the application c ode reads the first instruction.\n3. tWUSTDBY minimum and maximum values are given at 105 °C and –45 °C, respectively.\nElectrical characteristics STM32F20xxx\n88/181 DS6329 Rev 186.3.8 External clock source characteristics\nHigh-speed external user clock generated from an external source\nThe characteristics given in Table  28 result from tests performed using an high-speed \nexternal clock source, and under ambient temperature and supply voltage conditions \nsummarized in Table  14.\n          \nLow-speed external user clock generated from an external source\nThe characteristics given in Table  29 result from tests performed using an low-speed \nexternal clock source, and under ambient temperature and supply voltage conditions summarized in \nTable  14.\n          Table 28. High-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_extExternal user clock source \nfrequency(1)\n-1- 2 6 M H z\nVHSEH OSC_IN input pin high level voltage 0.7VDD -VDDV\nVHSEL OSC_IN input pin low level voltage VSS -0 . 3 VDD\ntw(HSE)\ntw(HSE)OSC_IN high or low time(1)\n1. Guaranteed by design, not tested in production.5--\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time(1)-- 2 0\nCin(HSE) OSC_IN input capacitance(1)-- 5 - p F\nDuCy(HSE) Duty cycle - 45 - 55 %\nIL OSC_IN Input leakage current VSS \uf0a3\uf020VIN \uf0a3\uf020VDD -- ± 1 µ A\nTable 29. Low-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_ext User External clock source frequency(1)\n1. Guaranteed by design, not tested in production.-- 32.768 1000 kHz\nVLSEH OSC32_IN input pin high level voltage 0.7VDD -VDDV\nVLSEL OSC32_IN input pin low level voltage VSS -0 . 3 VDD\ntw(LSE)\ntf(LSE)OSC32_IN high or low time(1)450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time(1)-- 5 0\nCin(LSE) OSC32_IN input capacitance(1)-- 5 - p F\nDuCy(LSE) Duty cycle - 30 - 70 %\nIL OSC32_IN Input leakage current VSS \uf0a3\uf020VIN \uf0a3\uf020VD\nD-- ± 1 µ A\nDS6329 Rev 18 89/181STM32F20xxx Electrical characteristics\n180Figure 30. High-speed external clock source AC timing diagram\nFigure 31. Low-speed external cl ock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 26 MHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization re sults obtained with typical external components specified in Table  30. In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal re sonator manufacturer for more  details on the resonator \ncharacteristics (frequenc y, package, accuracy).ai17528OSC _I NExternal\nSTM32Fclock sourceVHSEH\ntf(HSE) tW(HSE)\nIL90 %\n10%\nTHSEttr(HSE)tW(HSE)\nfHSE_extVHSEL\nai17529OSC32_INExternal\nSTM32Fclock sourceVLSEH\ntf(LSE) tW(LSE)\nIL90%\n10%\nTLSEttr(LSE)tW(LSE)\nfLSE_extVLSEL\nElectrical characteristics STM32F20xxx\n90/181 DS6329 Rev 18          \nFor CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 25  pF range (typ.), designed for high-freque ncy applications, and selected to match \nthe requirements of the crystal or resonator (see Figure  32). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10  pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2. \nNote: For information on electi ng the crystal, refer to the application not e AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 32. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization re sults obtained with typical external components specified in Table  31. In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal re sonator manufacturer for more  details on the resonator \ncharacteristics (frequenc y, package, accuracy).Table 30. HSE 4-26 MHz o scillator characteristics(1) (2)\n \n1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.\n2. Guaranteed by characterization results, not tested in production.Symbol Parameter Conditions Min Typ Max Unit\nfOSC_IN Oscillator frequency - 4 - 26 MHz\nRF Feedback resistor - - 200 - k \uf057 \nIDD HSE current consumptionVDD=3.3 V, \nESR= 30 Ω, \nCL=5 pF@25 MHz-4 4 9-\nµA\nVDD=3.3 V, \nESR= 30 Ω, \nCL=10 pF@25 MHz-5 3 2-\ngm Oscillator transconductance Startup 5 - - mA/V\ntSU(HSE(3)\n3. tSU(HSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal res onator and it can vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized - 2 - ms\nai17530OSC_OUTOSC_IN fHSECL1\nRF\nSTM32F8 MHz\nresonatorResonator with\nintegrated capacitors\nBias \ncontrolled\ngain\nREXT(1) CL2\nDS6329 Rev 18 91/181STM32F20xxx Electrical characteristics\n180          \nNote: For information on electi ng the crystal, refer to the application not e AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 33. Typical application with a 32.768 kHz crystal\n6.3.9 Internal clock source characteristics\nThe parameters given in Table  32 and Table  33 are derived from tests performed under \nambient temperature and VDD supply voltage conditions summarized in Table  14.\nHigh-speed internal (HSI) RC oscillator\n          Table 31. LSE oscillator characteristics (fLSE = 32.768 kHz) (1)\n1. Guaranteed by design, not tested in production.Symbol Parameter Conditions Min Typ Max Unit\nRF Feedback resistor - - 18.4 - M \uf057 \nIDD LSE current consumption - - - 1 µA\ngm Oscillator Transconductance - 2.8 - - µA/V\ntSU(LSE)(2)\n2. tSU(LSE)  is the startup time measured from the mom ent it is enabled (by software) to a stabilized \n32.768 kHz oscillation is reached. This value is meas ured for a standard crystal resonator and it can vary \nsignificantly with the crystal manufacturerstartup time  VDD is stabilized - 2 - s\nai17531OSC32_OUTOSC32_IN fLSECL1\nRF\nSTM32F32.768 kHz\nresonatorResonator with\nintegrated capacitors\nBias \ncontrolled\ngain\nCL2\nTable 32. HSI oscillator characteristics (1)\n1. VDD = 3.3 V, PLL OFF, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - - 16 - MHz \nACCHSIHSI user-trimming step(2)\n2. Guaranteed by design, not tested in production.-- - 1 %\nAccuracy of the \uf020\nHSI oscillatorTA = –40 to 105 °C(3)\n3. Guaranteed by characterization results.– 8 - 4.5 %\nTA = –10 to 85 °C(3)– 4 - 4 %\nTA = 25 °C(4)\n4. Factory calibrated, parts not soldered.– 1 - 1 %\ntsu(HSI)(2)HSI oscillator startup time - - 2.2 4.0 µs\nIDD(HSI)(2)HSI oscillator power consumption - - 60 80 µA\nElectrical characteristics STM32F20xxx\n92/181 DS6329 Rev 18Figure 34. ACCHSI versus temperature\nLow-speed internal (LSI) RC oscillator\n          Table 33. LSI oscillator characteristics (1)\n1. VDD = 3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI(2)\n2. Guaranteed by characterization results, not tested in production.Frequency 17 32 47 kHz \ntsu(LSI)(3)\n3. Guaranteed by design, not tested in production.LSI oscillator startup time - 15 40 µs\nIDD(LSI)(3)LSI oscillator power consumption - 0.4 0.6 µAMS19012V2-8-6-4-20246\n-45 -35 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125Normalized deviation (%)\nTemperature (°C)max\navg\nmin\nDS6329 Rev 18 93/181STM32F20xxx Electrical characteristics\n180Figure 35. ACCLSI versus temperature\n6.3.10 PLL characteristics\nThe parameters given in Table  34 and Table  35 are derived from tests performed under \ntemperature and VDD supply voltage conditions summarized in Table  14.\n          MS19013V1-40-30-20-1001020304050\n- 4 5 - 3 5 - 2 5 - 1 5- 5 5 1 52 53 54 55 56 57 58 59 5 1 0 5Nor malized deviati on (%) \nTemperature (°C )max\navg\nmin\nTable 34. Main PLL characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfPLL_IN PLL input clock(1)-0 . 9 5(2)12 . 1 0(2)\nMHzfPLL_OUT PLL multiplier output clock - 24 - 120\nfPLL48_OUT 48 MHz PLL multiplier output clock - - - 48\nfVCO_OUT PLL VCO output - 192 - 432\ntLOCK PLL lock timeVCO freq = 192 MHz 75 - 200\nµs\nVCO freq = 432 MHz 100 - 300\nElectrical characteristics STM32F20xxx\n94/181 DS6329 Rev 18          Jitter(3)Cycle-to-cycle jitter\nSystem clock \n120 MHzRMS - 25 -\npspeak to \npeak-\uf0b1150 -\nPeriod JitterRMS - 15 -\npeak to \npeak-\uf0b1200 -\nMain clock output  (MCO) for RMII \nEthernetCycle to cycle at 50 MHz \non 1000 samples-3 2 -\nMain clock output (MCO) for MII \nEthernetCycle to cycle at 25 MHz \non 1000 samples-4 0 -\nBit Time CAN jitterCycle to cycle at 1 MHz \non 1000 samples- 330 -\nIDD(PLL)(4)PLL power consumption on VDDVCO freq = 192 MHz\nVCO freq = 432 MHz0.15\n0.45-0.40\n0.75\nmA\nIDDA(PLL)(4\n) PLL power consumption on VDDAVCO freq = 192 MHz\nVCO freq = 432 MHz0.30\n0.55-0.40\n0.85\n1. Take care of using the appropriate division factor M to obtain the specified PLL input clock va lues. The M factor is shared \nbetween PLL and PLLI2S.\n2.Guaranteed by design, not tested in production.\n3. The use of 2 PLLs in parallel could degraded the Jitter up to +30%.\n4. Guaranteed by characterization re sults, not tested in production.Table 34. Main PLL characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 35. PLLI2S (audio PLL) characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfPLLI2S_IN PLLI2S input clock(1)-0 . 9 5(2)12 . 1 0(2)\nMHz fPLLI2S_OUT PLLI2S multiplier output clock - - - 216\nfVCO_OUT PLLI2S VCO output - 192 - 432\ntLOCK PLLI2S lock timeVCO freq = 192 MHz 75 - 200\nµs\nVCO freq = 432 MHz 100 - 300\nJitter(3)Master I2S clock jitterCycle to cycle at \n12.288 MHz on 48 KHz period, \nN=432, R=5RMS - 90 -\npspeak to \npeak- \uf0b1280 -\nAverage frequency of \n12.288 MHz\nN=432, R=5on 1000 samples-9 0 -\nWS I2S clock jitterCycle to cycle at 48 KHz\non 1000 samples-4 0 0 -\nDS6329 Rev 18 95/181STM32F20xxx Electrical characteristics\n1806.3.11 PLL spread spectrum clock generation (SSCG) characteristics\nThe spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic \ninterferences (see Table  42: EMI characteristics ). It is available only on the main PLL. \n          \nEquation 1\nThe frequency modulation period (MODEPER) is given by the equation below:\nMODEPER round fPLL_IN4fMod\uf0b4\uf028\uf029\uf0a4\uf05b\uf05d =\nfPLL_IN and fMod must be expressed in Hz. \nAs an example: If f\nPLL_IN = 1 MHz and fMOD  = 1 kHz, the modulation depth (MOD EPER)  is given by equation \n1: \nMODEPER round 10641 03\uf0b4\uf028\uf029\uf0a4\uf05b\uf05d 250 ==\nEquation 2Equation 2 allows to calculate the increment step (INCS\n TEP):\nINCSTEP round 2151–\uf028\uf029 md PLLN\uf0b4 \uf0b4 \uf028\uf029 100 5\uf0b4 MODEPER\uf0b4\uf028\uf029\uf0a4 \uf05b\uf05d =\nfVCO_OUT must be expressed in MHz.\nWith a modulation depth (md)  = ±2 % (4 % peak to peak), and PLLN  = 240 (in MHz):\nINCSTEP round 2151–\uf028\uf029 2 240\uf0b4 \uf0b4 \uf028\uf029 100 5\uf0b4 250\uf0b4\uf028\uf029\uf0a4 \uf05b\uf05d 126md(quantitazed)% == IDD(PLLI2S)(4) PLLI2S power consumption on \nVDDVCO freq = 192 MHz\nVCO freq = 432 MHz0.150.45-0.400.75mA\nI\nDDA(PLLI2S)(4)PLLI2S power consumption on \nVDDAVCO freq = 192 MHz\nVCO freq = 432 MHz0.300.55-0.400.85mA\n1. Take care of using the appropriate division factor  M to have the specified PLL input clock values.\n2.Guaranteed by design, not tested in production.\n3. Value given with main PLL running.\n4. Guaranteed by characterization re sults, not tested in production.Table 35. PLLI2S (audio PLL) characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 36. SSCG parameters constraint \nSymbol Parameter Min Typ Max(1)\n1. Guaranteed by design, not tested in production.Unit\nfMod Modulation frequency - - 10 KHz\nmd Peak modulation depth 0.25 - 2 %\nMODEPER * INCSTEP - - - 215\uf02d1-\nElectrical characteristics STM32F20xxx\n96/181 DS6329 Rev 18An amplitude quantization error may be generat ed because the linear modulation profile is \nobtained by taking the quantized values (rou nded to the nearest integer) of MODPER and \nINCSTEP. As a result, the achieved modulat ion depth is quantized. The percentage \nquantized modulation depth is given by the following formula:\nmdquantized% MODEPER INCSTEP \uf0b4 100\uf0b4 5\uf0b4 \uf028\uf029 2151–\uf028\uf029 PLLN\uf0b4 \uf028\uf029\uf0a4 =\nAs a result: \nmdquantized%2 5 0 1 2 6 \uf0b4 100\uf0b4 5\uf0b4 \uf028\uf029 2151–\uf028\uf029 240\uf0b4 \uf028\uf029\uf0a4 2.0002%(peak) ==\nFigure  36 and Figure  37 show the main PLL output clock wavefor ms in center spread and \ndown spread modes, where:\nF0 is fPLL_OUT  nominal.\nTmode is the modulation period.\nmd is the modulation depth.\nFigure 36. PLL output clock waveforms in center spread mode\nFigure 37. PLL output clock waveforms in down spread modeMS39983V1Frequency \n(PLL_OUT)\nTimeF0\ntmodemd\n2x t modemd\nMS39982V1Frequency \n(PLL_OUT)\nTimeF0\ntmode2x md\n2x t mode\nDS6329 Rev 18 97/181STM32F20xxx Electrical characteristics\n1806.3.12 Memory characteristics\nFlash memory\nThe characteristics are given at TA = –40 to 105 °C  unless otherwise specified.\n          \n          Table 37. Flash memory characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nIDD Supply currentWrite / Erase 8-bit mode \uf020\nVDD = 1.8 V-5-\nmAWrite / Erase 16-bit mode \uf020\nVDD = 2.1 V-8-\nWrite / Erase 32-bit mode \uf020\nVDD = 3.3 V-1 2-\nTable 38. Flash memory programming \nSymbol Parameter  Conditions Min(1)Typ Max(1)Unit\ntprog Word programming timeProgram/erase parallelism \n(PSIZE) = x 8/16/32-1 6 1 0 0(2)µs\ntERASE16KB Sector (16 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8- 400 800\nmsProgram/erase parallelism \n(PSIZE) = x 16- 300 600\nProgram/erase parallelism \n(PSIZE) = x 32- 250 500\ntERASE64KB Sector (64 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8- 1200 2400\nmsProgram/erase parallelism \n(PSIZE) = x 16- 700 1400\nProgram/erase parallelism \n(PSIZE) = x 32- 550 1100\ntERASE128KB Sector (128 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8-24\nsProgram/erase parallelism \n(PSIZE) = x 16-1 . 3 2 . 6\nProgram/erase parallelism \n(PSIZE) = x 32-12\ntME Mass erase timeProgram/erase parallelism \n(PSIZE) = x 8-1 6 3 2\nsProgram/erase parallelism \n(PSIZE) = x 16-1 1 2 2\nProgram/erase parallelism \n(PSIZE) = x 32-8 1 6\nElectrical characteristics STM32F20xxx\n98/181 DS6329 Rev 18          \nTable 40. Flash memory endurance and data retention Vprog Programming voltage32-bit program operation 2.7 - 3.6\nV 16-bit program operation 2.1 - 3.6\n8-bit program operation 1.8 - 3.6\n1. Guaranteed by characterization results, not tested in production.\n2. The maximum programming time is m easured after 100K erase operations.\nTable 39. Flash memory programming with VPP\nSymbol Parameter  Conditions Min(1)Typ Max(1)\n1. Guaranteed by design, not tested in production.Unit\ntprog Double word programming\nTA\uf020\uf03d\uf0200 to +40 °C\nVDD = 3.3 V\nVPP = 8.5 V-1 6 1 0 0(2)\n2. The maximum programming time is measured after 100K erase operations.µs\ntERASE16KB Sector (16 KB) erase time - 230 -\nms tERASE64KB Sector (64 KB) erase time - 490 -\ntERASE128KB Sector (128 KB) erase time - 875 -\ntME Mass erase time - 6.9 - s\nVprog Programming voltage - 2.7 - 3.6 V\nVPP VPP voltage range - 7 - 9 V\nIPPMinimum current sunk on \nthe VPP pin-1 0 - - m A\ntVPP(3)\n3. VPP must only be connected during programming/erasing.Cumulative time during \nwhich VPP is applied- - - 1 hour\nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\n1. Guaranteed by characterization results, not tested in production.NEND EnduranceTA = –40 to +85 °C (6 suffix versions)\nTA = –40 to +105 °C (7 suffix versions)10 kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYears 1 kcycle(2) at TA = 105 °C 10\n10 kcycles(2) at TA = 55 °C 20Table 38. Flash memory programming (continued)\nSymbol Parameter  Conditions Min(1)Typ Max(1)Unit\nDS6329 Rev 18 99/181STM32F20xxx Electrical characteristics\n1806.3.13 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on the device (toggling two LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:\n\uf0b7 Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n\uf0b7 FTB: A burst of fast transient voltage (p ositive and negative) is applied to VDD and VSS \nthrough a 100 pF capacitor, until a functional  disturbance occurs. This test is compliant \nwith the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. \nThe test results are given in Table  41. They are based on the EMS levels and classes \ndefined in application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. Note that good EMC performance is \nhighly dependent on the user application and the software in particular.\nTherefore it is recommended that the us er applies EMC software optimization and \nprequalification tests in re lation with the EMC level requ ested for his application.\nSoftware recommendations\nThe software flowchart must include the management of runaway conditions such as:\n\uf0b7 Corrupted program counter\n\uf0b7 Unexpected reset\n\uf0b7 Critical data corruption (control registers...)Table 41. EMS characteristics\nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceVDD \uf03d\uf0203.3 V, LQFP176, TA = +25 °C, \nfHCLK  = 120 MHz, conforms to \nIEC 61000-4-22B\nVEFTBFast transient voltage  burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD\uf020\uf03d\uf0203.3 V, LQFP176, TA = \n+25 °C, fHCLK  = 120 MHz, conforms \nto IEC 61000-4-24A\nElectrical characteristics STM32F20xxx\n100/181 DS6329 Rev 18Prequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC® code, is running. This emission te st is compliant wi th SAE IEC61967-2 \nstandard which specifies the test  board and the pin loading.\n          \n6.3.14 Absolute maximum ratings (electrical sensitivity)\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the JESD22-A114/C101 standard.\n           Table 42. EMI characteristics\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. \n[fHSE/fCPU]Unit\n25/120 MHz\nSEMI Peak levelVDD = 3.3 V, TA = 25 °C, LQFP176 \npackage, conforming to SAE J1752/3 \nEEMBC, code running with ART enabled, peripheral clock disabled0.1 to 30 MHz\n25 dBµV 30 to 130 MHz\n130 MHz to 1 GHz\nSAE EMI Level 4 -\nV\nDD \uf03d\uf0203.3 V, TA \uf03d\uf02025 °C, LQFP176 \npackage, conforming to SAE J1752/3 \nEEMBC, code running with ART \nenabled, PLL spread spectrum enabled, peripheral clock disabled0.1 to 30 MHz 28\ndBµV 30 to 130 MHz 26\n130 MHz to 1 GHz 22\nSAE EMI level 4 -\nTable 43. ESD absolute maximum ratings\nSymbol Ratings Conditions Class Maximum value(1)Unit\nVESD(HBM)Electrostatic discharge voltage \n(human body model)TA \uf03d\uf020+25 °C\uf020\nconforming to JESD22-A1142 2000(2)\nV\nVESD(CDM)Electrostatic discharge voltage \n(charge device model)TA \uf03d\uf020+25 °C\uf020\nconforming to JESD22-C101II 500\nDS6329 Rev 18 101/181STM32F20xxx Electrical characteristics\n180Static latch-up\nTwo complementary static tests are required  on six parts to assess the latch-up \nperformance: \n\uf0b7 A supply overvoltage is applied to each power supply pin\n\uf0b7 A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EI A/JESD 78A IC latch-up standard.\n          \n6.3.15 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard, 3 V-capable I/O pins) must be avoided during normal product \noperation. However, in order to give an indica tion of the robustness of the microcontroller in \ncases when abnormal injection a ccidentally happens, susceptibilit y tests are performed on a \nsample basis during device characterization.\nFunctional susceptibilty to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (>5 \nLSB TUE), out of spec current injection on adja cent pins or other functional failure (for \nexample reset, oscillator frequency deviation). \nThe test results are given in Table  45.\n          \nNote: It is recommended to add a Schottky diode (pin to ground) to analog pins which may \npotentially inject negative currents.1. Guaranteed by characterization re sults, not tested in production.\n2. On VBAT pin, VESD(HBM) is limited to 1000 V.\nTable 44. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA \uf03d\uf020+105 °C conforming to JESD78A II level A\nTable 45. I/O current injection susceptibility(1) \n1. NA stands for “not applicable”.Symbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 pin –0 NA\nmAInjected current on NRST pin –0 NA\nInjected current on TTa pins: PA4 and PA5 –0 +5\nInjected current on all FT pins –5 NA\nElectrical characteristics STM32F20xxx\n102/181 DS6329 Rev 186.3.16 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table  50 are derived from tests \nperformed under the conditions summarized in Table  14: General operating conditions . \nAll I/Os are CMOS and TTL compliant. \n          Table 46. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVILFT, TTa and NRST I/O \uf020\ninput low level voltage 1.7 V\uf0a3\uf020VDD\uf0a3\uf0203.6 V - -0.35VDD–0.04(1)\nV0.3VDD(2)\nBOOT0 I/O \uf020\ninput low level voltage1.75 V\uf0a3\uf020VDD \uf0a3\uf0203.6 V, \n–40 °C\uf0a3\uf020TA \uf0a3\uf020105 °C--\n0.1VDD+0.1(1)\n1.7 V\uf0a3\uf020VDD \uf0a3\uf0203.6 V, \n0 °C\uf0a3\uf020TA \uf0a3\uf020105 °C--\nVIHFT, TTa and NRST I/O \uf020\ninput high level voltage(5) 1.7 V\uf0a3\uf020VDD\uf0a3\uf0203.6 V0.45VDD+0.3(1)\n--\nV0.7VDD(2)\nBOOT0 I/O \uf020\ninput high level voltage1.75 V\uf0a3\uf020VDD \uf0a3\uf0203.6 V, \n–40 °C\uf0a3\uf020TA \uf0a3\uf020105 °C\n0.17VDD+0.7(1)--\n1.7 V\uf0a3\uf020VDD \uf0a3\uf0203.6 V, \n0 °C\uf0a3\uf020TA \uf0a3\uf020105 °C\nVHYSFT, TTa and NRST I/O \uf020\ninput hysteresis 1.7 V\uf0a3\uf020VDD\uf0a3\uf0203.6 V 0.45VDD+0.3(1)--\nV\nBOOT0 I/O \uf020\ninput hysteresis1.75 V\uf0a3\uf020VDD \uf0a3\uf0203.6 V, \n–40 °C\uf0a3\uf020TA \uf0a3\uf020105 °C10%VDDIO(1)(3)--\n1.7 V\uf0a3\uf020VDD \uf0a3\uf0203.6 V, \n0 °C\uf0a3\uf020TA \uf0a3\uf020105 °C100(1)--\nIlkgI/O input leakage current (4)VSS \uf0a3\uf020VIN \uf0a3\uf020VDD -- \uf0b11\nµA\nI/O FT input leakage current (5)VIN \uf03d\uf0205 V - - 3\nRPUWeak pull-up \nequivalent \nresistor(6)All pins \nexcept for PA10/PB12 \n(OTG_FS_ID,\nOTG_HS_ID)V\nIN \uf03d\uf020VSS 30 40 50\nkΩPA10/PB12 \n(OTG_FS_ID,\nOTG_HS_ID)- 7 10 14\nRPDWeak pull-down \nequivalent resistor\n(7)All pins \nexcept for \nPA10/PB12 (OTG_FS_ID,\nOTG_HS_ID)V\nIN \uf03d\uf020VDD 30 40 50\nPA10/PB12 \n(OTG_FS_ID,\nOTG_HS_ID)- 7 10 14\nDS6329 Rev 18 103/181STM32F20xxx Electrical characteristics\n180All I/Os are CMOS and TTL compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in \nFigure  38. \nFigure 38. FT I/O input characteristics\n          \nOutput driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to \uf0b18 mA, and sink or \nsource up to \uf0b120 mA (with a relaxed VOL/VOH) except PC13, PC14 and PC15 that can sink CIO(8)I/O pin capacitance - - 5 - pF\n1. Guaranteed by design, not tested in production.\n2. Guaranteed by tests in production.\n3. With a minimum of 200 mV.\n4. Leakage could be higher than the maximum value, if negat ive current is injected on adjacent pins, Refer to Table 45: I/O \ncurrent injection susceptibility\n5. To sustain a voltage higher than VDD +0.3 V, the internal  pull-up/pull-down resistors must be disabled. Leakage could be \nhigher than the maximum value, if negative curr ent is injected on adjacent pins.Refer to Table 45: I/O current injection \nsusceptibility\n6. Pull-up resistors are designed with a true resistance in se ries with a switchable PMOS. This PMOS contribution to the \nseries resistance is minimum (~10% order).\n7. Pull-down resistors are designed with a true resistance in se ries with a switchable NMOS. Th is NMOS contribution to the \nseries resistance is minimum (~10% order).\n8.  Hysteresis voltage between Schmitt trigger switching le vels. Based on characterization, not tested in production.Table 46. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMS33746V31.92\n1.0651.22\n1.7 2.0 2.4 2.7 3.3 3.62.00\n0.550.80\nVDD (V)VIL/VIH (V)\nTested in production  - CMOS requirement VIHmin = 0.7VDD\nTested in production  - \nCMOS requirement \nVILmax = 0.3VDDBased on simulations, VILmax= 0.35VDD-0.04TTL requirement \nVIHmin = 2V\nTTL requirement\nVILmax = 0.8V\n0.512.52\nArea not \ndetermined 1.19 Based on simulations, VIHmin= 0.45VDD+0.3\nElectrical characteristics STM32F20xxx\n104/181 DS6329 Rev 18or source up to \uf0b13mA. When using the PC13 to PC15 GPIOs in output mode, the speed \nmust not exceed 2 MHz with a maximum load of 30 pF.\nIn the user application, the number of I/O pi ns that can drive current must be limited to \nrespect the absolute maximum rating specified in Section  6.2:\n\uf0b7 The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nIVDD (see Table 12 ). \n\uf0b7 The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \nIVSS (see Table 12 ). \nOutput voltage levels\nUnless otherwise specified,  the parameters given in Table  47 are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable  14. All I/Os are CMOS and TTL compliant.\n          \nInput/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure  39 and \nTable  48, respectively.Table 47. Output voltage characteristics(1)  \n1. PC13, PC14, PC15 and PI8 are supplied through the power  switch. Since the switch  only sinks a limited \namount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited: the speed \nmust not exceed 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current \nsource (e.g. to drive an LED).Symbol Parameter Conditions Min Max Unit\nVOL(2)\n2. The IIO current sunk by the device must always re spect the absolute maximu m rating specified in Table 12  \nand the sum of IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage for an I/O pin \nwhen 8 pins are sunk at same timeCMOS ports\nIIO = +8 mA\n2.7 V < VDD < 3.6 V-0 . 4\nVVOH(3)\n3. The IIO current sourced by the device must always re spect the absolute maximu m rating specified in \nTable 12  and the sum of IIO (I/O ports and control pins) must not exceed IVDD.Output high level voltage for an I/O pin \nwhen 8 pins are sourced at same timeVDD–0.4 -\nVOL (2) Output low level voltage for an I/O pin \nwhen 8 pins are sunk at same timeTTL ports\nIIO =+ 8mA\n2.7 V < VDD < 3.6 V-0 . 4\nVOH (3) Output high level voltage for an I/O pin \nwhen 8 pins are sourced at same time2.4 -\nVOL(2)(4)\n4. Guaranteed by characterization re sults, not tested in production.Output low level voltage for an I/O pin \nwhen 8 pins are sunk at same time IIO = +20 mA\n2.7 V < VDD < 3.6 V-1 . 3\nVOH(3)(4) Output high level voltage for an I/O pin \nwhen 8 pins are sourced at same timeVDD–1.3 -\nVOL(2)(4) Output low level voltage for an I/O pin \nwhen 8 pins are sunk at same time IIO = +6 mA\n2 V < VDD < 2.7 V-0 . 4\nVOH(3)(4) Output high level voltage for an I/O pin \nwhen 8 pins are sourced at same timeVDD–0.4 -\nDS6329 Rev 18 105/181STM32F20xxx Electrical characteristics\n180Unless otherwise specified,  the parameters given in Table  48 are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table  14.\n          Table 48. I/O AC characteristics(1) \nOSPEEDRy\n[1:0] \nbit value(1)Symbol Parameter Conditions Min Typ Max Unit\n00fmax(IO)out Maximum frequency(2)CL = 50 pF, VDD > 2.7 V - - 4\nMHzCL = 50 pF, VDD > 1.8 V - - 2\nCL = 10 pF, VDD > 2.7 V - - 8\nCL = 10 pF, VDD > 1.8 V - - 4\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high \nlevel rise timeCL = 50 pF, VDD = 1.8 V to \n3.6 V- - 100 ns\n01fmax(IO)out Maximum frequency(2)CL = 50 pF, VDD > 2.7 V - - 25\nMHzCL = 50 pF, VDD > 1.8 V - - 12.5\nCL = 10 pF, VDD > 2.7 V - - 50(3)\nCL = 10 pF, VDD > 1.8 V - - 20\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high level rise timeC\nL = 50 pF, VDD > 2.7 V - - 10\nnsCL = 50 pF, VDD > 1.8 V - - 20\nCL = 10 pF, VDD > 2.7 V - - 6\nCL = 10 pF, VDD > 1.8 V - - 10\n10fmax(IO)out Maximum frequency(2)CL = 40 pF, VDD > 2.7 V - - 25\nMHzCL = 40 pF, VDD > 1.8 V - - 20\nCL = 10 pF, VDD > 2.7 V - - 100(3)\nCL = 10 pF, VDD > 1.8 V - - 50(3)\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high \nlevel rise timeCL = 40 pF, VDD > 2.7 V - - 6\nnsCL = 40 pF, VDD > 1.8 V - - 10\nCL = 10 pF, VDD > 2.7 V - - 4\nCL = 10 pF, VDD > 1.8 V - -3 6\nElectrical characteristics STM32F20xxx\n106/181 DS6329 Rev 18Figure 39. I/O AC characteristics definition 11fmax(IO)out Maximum frequency(2)CL = 30 pF, VDD > 2.7 V - - 100(3)\nMHzCL = 30 pF, VDD > 1.8 V - - 50(3)\nCL = 10 pF, VDD > 2.7 V - - 120(3)\nCL = 10 pF, VDD > 1.8 V - - 100(3)\ntf(IO)out /\ntr(IO)outOutput high to low level fall time and output low to high \nlevel rise timeC\nL = 30 pF, VDD > 2.7 V - - 4\nnsCL = 30 pF, VDD > 1.8 V - - 6\nCL = 10 pF, VDD > 2.7 V - - 2.5\nCL = 10 pF, VDD > 1.8 V - - 4\n-tEXTIpwPulse width of external \nsignals detected by the \uf020\nEXTI controller-1 0 - - n s\n1. The I/O speed is configured using the OSPEEDRy[1:0] bi ts. Refer to the STM32F20/21xxx reference manual for a \ndescription of the GPIOx_SPEEDR GPIO port output speed register.\n2. The maximum frequency is defined in Figure 39 .\n3. For maximum frequencies above 50 MHz and VDD above 2.4 V, the compensation cell must be used.Table 48. I/O AC characteristics(1) (continued)\nOSPEEDRy\n[1:0] \nbit value(1)Symbol Parameter Conditions Min Typ Max Unit\nai14131d10%90%\n50%\ntr(IO)out\nOUTPUTEXTERNAL\nON CL\nMaximum frequency is achieved if (tr + tf) ≤ (2/3)T and if the duty cycle is (45-55%) \nwhen loaded by C L specified in the table “ I/O AC characteristics ”. \n 10%\n50%\n90%\nTtf(IO)out\nDS6329 Rev 18 107/181STM32F20xxx Electrical characteristics\n1806.3.17 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU (see Table  49).\nUnless otherwise specified,  the parameters given in Table  49 are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table  14.\n          \nFigure 40. Recommended NRST pin protection  \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 49 . Otherwise the reset is not taken into account by the device.Table 49. NRST pin characteristics  \nSymbol Parameter Conditions Min Typ Max Unit\nRPU Weak pull-up equivalent resistor(1)VIN \uf03d\uf020VSS 30 40 50 k Ω\nVF(NRST)(2)NRST input filtered pulse - - - 100\nns\nVNF(NRST)(2)NRST input not filtered pulse VDD > 2.7 V 300 - -\nTNRST_OUT Generated reset pulse duration Internal reset source 20 - - µs\n1. The pull-up is designed with a true re sistance in series with a switchable PMOS . This PMOS contribution to the series \nresistance must be minimum (~10% order).\n2. Guaranteed by design, not tested in production.\nai14132cSTM32FRPUNRST(2)VDD\nFilterInternal Reset\n0.1 μFExternal\nreset circuit(1)\nElectrical characteristics STM32F20xxx\n108/181 DS6329 Rev 186.3.18 TIM time r characteristics\nThe parameters given in Table  50 and Table  51 are guaranteed by design.\nRefer to Section  6.3.16: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, in put capture, external  clock, PWM output).\n           \n           Table 50. Characteristics of TIMx connected to the APB1 domain(1) \n1. TIMx is used as a general term to refer to the TI M2, TIM3, TIM4, TIM5, TIM6, TIM7, and TIM12 timers.Symbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution timeAHB/APB1 \nprescaler distinct \nfrom 1, fTIMxCLK  = \n60 MHz1- tTIMxCLK\n16.7 - ns\nAHB/APB1 \nprescaler = 1, \nfTIMxCLK  = 30 MHz1- tTIMxCLK\n33.3 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4\n fTIMxCLK  = 60 MHz\nAPB1= 30 MHz0 fTIMxCLK /2 MHz\n03 0 M H z\nResTIM Timer resolution - 16/32 bit\ntCOUNTER16-bit counter clock period \nwhen internal clock is \nselected1 65536 tTIMxCLK\n0.0167 1092 µs\n32-bit counter clock period \nwhen internal clock is \nselected1- tTIMxCLK\n0.0167 71582788 µs\ntMAX_COUNT Maximum possible count- 65536 × 65536 tTIMxCLK\n- 71.6 s\nTable 51. Characteristics of TIMx connected to the APB2 domain(1) \nSymbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution timeAHB/APB2 \nprescaler distinct from 1, f\nTIMxCLK  = \n120 MHz1- tTIMxCLK\n8.3 - ns\nAHB/APB2 \nprescaler = 1, f\nTIMxCLK  = 60 MHz1- tTIMxCLK\n16.7 - ns\nDS6329 Rev 18 109/181STM32F20xxx Electrical characteristics\n1806.3.19 Communications interfaces\nI2C interface  characteristics\nSTM32F205xx and STM32F207xx I2C interface meets the requirements of the standard I2C \ncommunication protocol with the following re strictions: the I/O pins SDA and SCL are \nmapped to are not “true” open-drain. When co nfigured as open-drain, the PMOS connected \nbetween the I/O pin and VDD is disabled, but is still present.\nThe I2C characteristics are described in Table  52. Refer also to  Section  6.3.16: I/O port \ncharacteristics  for more details on the input/output al ternate function characteristics (SDA \nand SCL) .\n          fEXTTimer external clock \nfrequency on CH1 to CH4\n fTIMxCLK  = 120 MHz\nAPB2 = 60 MHz0 fTIMxCLK /2\nMHz\n06 0\nResTIM Timer resolution - 16 bit\ntCOUNTER16-bit counter clock period \nwhen internal clock is \nselected1 65536 tTIMxCLK\n0.0083 546 µs\ntMAX_COUNT Maximum possible count- 65536 × 65536 tTIMxCLK\n- 35.79 s\n1. TIMx is used as a general term to refer to the TIM1, TIM8, TIM9, TIM10, and TIM11 timers.Table 51. Characteristics of TIMx connected to the APB2 domain(1) (continued)\nSymbol Parameter Conditions Min Max Unit\nTable 52. I2C characteristics  \nSymbol ParameterStandard mode \nI2C(1)(2)Fast mode \nI2C(1)(2)\nUnit\nMin Max Min Max\ntw(SCLL) SCL clock low time 4.7 - 1.3 -\nµs\ntw(SCLH) SCL clock high time 4.0 - 0.6 -\ntsu(SDA) SDA setup time 250 - 100 -\nnsth(SDA) SDA data hold time - 3450(3)-9 0 0(3)\ntr(SDA)\ntr(SCL)SDA and SCL rise time - 1000 - 300\ntf(SDA)\ntf(SCL)SDA and SCL fall time - 300 - 300 \nth(STA) Start condition hold time 4.0 - 0.6 -\nµstsu(STA) Repeated Start condition setup time 4.7 - 0.6 -\ntsu(STO) Stop condition setup time 4.0 - 0.6 -\ntw(STO:STA) Stop to Start condition time (bus free) 4.7 - 1.3 -\nElectrical characteristics STM32F20xxx\n110/181 DS6329 Rev 18Figure 41. I2C bus AC waveforms and measurement circuit\n1. RS= series protection resistor.\n2. RP = external pull-up resistor.\n3. VDD_I2C  is the I2C bus power supply.Cb Capacitive load for each bus line - 400 - 400 pF\ntSPPulse width of the spikes suppressed \nby the analog filter 05 0(4)05 0 n s\n1.Guaranteed by design, not tested in production.\n2. fPCLK1  must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to \nachieve fast mode I2C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode \nclock.\n3. The maximum Data hold time has only to be met if the interface does not stretch the low period of the SCL \nsignal.\n4. The minimum width of the spikes f iltered by the analog filter is above tSP(max) .Table 52. I2C characteristics  (continued)\nSymbol ParameterStandard mode \nI2C(1)(2)Fast mode \nI2C(1)(2)\nUnit\nMin Max Min Max\nai14979cRP\nI²C busVDD_I2C\nSTM32Fxx\nSDA\nSCL\ntf(SDA)tr(SDA)\nth(STA)\ntw(SCLL)tw(SCLH)tsu(SDA)\ntr(SCL) tf(SCL)th(SDA)START REPEATED\ntsu(STA)\ntsu(STO)STOP tw(STO:STA)VDD_I2C\nRPRS\nRS\nSTARTSTART\nSDA\nSCL\nDS6329 Rev 18 111/181STM32F20xxx Electrical characteristics\n180          \nI2S - SPI interface characteristics\nUnless otherwise specified,  the parameters given in Table  54 for SPI or in Table  55 for I2S \nare derived from tests performed under the ambient temperature, fPCLKx  frequency and VDD \nsupply voltage condit ions summarized in Table  14.\nRefer to Section  6.3.16: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (N SS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).\n          Table 53. SCL frequency (fPCLK1 = 30 MHz.,VDD = 3.3 V)(1)(2) \n1. RP = External pull-up resistance, fSCL = I2C speed, \n2. For speeds around 200 kHz, the tole rance on the achieved speed is of \uf0b15%. For other speed ranges, the \ntolerance on the achieved speed \uf0b12%. These variations depend on the accuracy of the external \ncomponents used to design the application.fSCL (kHz)I2C_CCR value\nRP = 4.7 k\uf057\n400 0x8019\n300 0x8021200 0x8032\n100 0x0096\n50 0x012C20 0x02EE\nTable 54. SPI characteristics \nSymbol Parameter Conditions Min Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencySPI1 master/slave mode - 30\nMHz\nSPI2/SPI3 master/slave mode - 15\ntr(SCL)\ntf(SCL)SPI clock rise and fall \ntimeCapacitive load: C = 30 pF, \uf020\nfPCLK = 30 MHz- 8 n s\nDuCy(SCK)SPI slave input clock \nduty cycleSlave mode 30 70 %\ntsu(NSS)(1)NSS setup time Slave mode 4tPCLK -\nnsth(NSS)(1)NSS hold time Slave mode 2tPCLK -\ntw(SCLH)(1)\ntw(SCLL)(1) SCK high and low timeMaster mode, fPCLK  = 30 MHz, \npresc = 2 tPCLK-3tPCLK +3\ntsu(MI) (1) \ntsu(SI)(1) Data input setup timeMaster mode 5 -\nSlave mode 5 -\nth(MI) (1) \nth(SI)(1) Data input hold timeMaster mode 5 -\nSlave mode 4 -\nta(SO)(1)(2)Data output access time Slave mode, fPCLK  = 30 MHz  0 3tPCLK\ntdis(SO)(1)(3)Data output disable time Slave mode 2 10\nElectrical characteristics STM32F20xxx\n112/181 DS6329 Rev 18Figure 42. SPI timing diagram - Slave mode and CPHA = 0tv(SO) (1)\nData output valid timeSlave mode (after enable edge) - 25\nnstv(MO)(1)Master mode (after enable edge) -  5\nth(SO)(1)\nData output hold timeSlave mode (after enable edge)  15 -\nth(MO)(1)Master mode (after enable edge) 2 -\n1. Guaranteed by characterization results, not tested in production.\n2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate \nthe data.\n3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put \nthe data in Hi-ZTable 54. SPI characteristics (continued)\nSymbol Parameter Conditions Min Max Unit\nai14134cSCK InputCPHA=0\nMOSI\nINP UTMISO\nOUT PUTCPHA=0\nMS B O UT\nMS B I NBI T6 OU T\nLSB INLSB OUTCPOL=0\nCPOL=1\nBIT 1 I NNSS input\ntSU(NSS)tc(SCK)\nth(NSS)\nta(SO)tw(SCKH)\ntw(SCKL)\ntv(SO) th(SO)tr(SCK)\ntf(SCK)tdis(SO)\ntsu(SI)\nth(SI)\nDS6329 Rev 18 113/181STM32F20xxx Electrical characteristics\n180Figure 43. SPI timing diagram - Slave mode and CPHA = 1\nFigure 44. SPI timing diagram - Master modeai14135bNSS input\ntSU(NSS) tc(SCK) th(NSS)SCK inputCPHA=1\nCPOL=0\nCPHA=1\nCPOL=1tw(SCKH)\ntw(SCKL)\nta(SO)tv(SO) th(SO)tr(SCK)\ntf(SCK)tdis(SO)\nMISO\nOUTPUT\nMOSI\nINPUTtsu(SI) th(SI)MSB OUT\nMSB INBIT6 OUT LSB OUT\nLSB IN BIT 1 IN\nai14136cSCK OutputCPHA=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nElectrical characteristics STM32F20xxx\n114/181 DS6329 Rev 18          Table 55. I2S characteristics \nSymbol Parameter Conditions Min Max Unit\nfCK\uf020\n1/tc(CK)I2S clock frequencyMaster, 16-bit data, \uf020\naudio frequency = 48 kHz, main clock disabled 1.23  1.24\nMHz\nSlave 0  64 F\nS(1)\ntr(CK)\uf020\ntf(CK)I2S clock rise and fall time Capacitive load CL = 50 pF -  (2)\nnstv(WS) (3)WS valid time Master 0.3 -\nth(WS) (3)WS hold time Master 0 -\ntsu(WS) (3)WS setup time Slave 3 -\nth(WS) (3)WS hold time Slave 0 -\ntw(CKH) (3)\uf020\ntw(CKL) (3) CK high and low time Master fPCLK = 30 MHz  396 -\ntsu(SD_MR) (3)\uf020\ntsu(SD_SR) (3) Data input setup timeMaster receiver \uf020\nSlave receiver 45\n0-\nth(SD_MR)(3)(4)\uf020\nth(SD_SR) (3)(4) Data input hold timeMaster receiver: fPCLK = 30 MHz, Slave \nreceiver: fPCLK = 30 MHz13\n0-\ntv(SD_ST) (3)(4)Data output valid time Slave transmitter (after enable edge) -  30\nth(SD_ST) (3)Data output hold time Slave transmitter (after enable edge) 10 -\ntv(SD_MT) (3)(4)Data output valid time Master tr ansmitter (after enable edge) -  6\nth(SD_MT) (3)Data output hold time Master tr ansmitter (after enable edge)  0 -\n1. FS is the sampling frequency. Refer to the I2S section of the STM32F20xxx/21xxx reference manual for more details. fCK \nvalues reflect only the digital peripheral behavior which leads  to a minimum of (I2SDIV/(2*I2SDIV+ODD), a maximum of \n(I2SDIV+ODD)/(2*I2SDIV+ODD) and FS maximum values for each mode/condition.\n2. Refer to Table 48: I/O AC characteristics .\n3. Guaranteed by design, not tested in production.4. Depends on f\nPCLK . For example, if fPCLK =8 MHz, then TPCLK  = 1/fPLCLK  =125 ns.\nDS6329 Rev 18 115/181STM32F20xxx Electrical characteristics\n180Figure 45. I2S slave timing diagram (Philips protocol)(1) \n1. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nFigure 46. I2S master timing diagram (Philips protocol)(1)\n1. Guaranteed by characterization results, not tested in production.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte. CK InputCPOL = 0\nCPOL = 1tc(CK)\nWS input\nSDtransmit\nSDreceivetw(CKH) tw(CKL)\ntsu(WS)tv(SD_ST) th(SD_ST)th(WS)\ntsu(SD_SR) th(SD_SR)\nMSB receive Bitn receive LSB receiveMSB transmit Bitn transmit LSB transmit\nai14881bLSB receive(2)LSB transmit(2)CK outputCPOL = 0\nCPOL = 1tc(CK)\nWS output\nSDreceiveSDtransmittw(CKH)\ntw(CKL)\ntsu(SD_MR)tv(SD_MT) th(SD_MT)th(WS)\nth(SD_MR)\nMSB receive Bitn receive LSB receiveMSB transmit Bitn transmit LSB transmit\nai14884btf(CK)tr(CK)\ntv(WS)\nLSB receive(2)LSB transmit(2)\nElectrical characteristics STM32F20xxx\n116/181 DS6329 Rev 18USB OTG FS characteristics\nThe USB OTG interface is USB-IF certified (Full-Sp eed). This interface is present in both the \nUSB OTG HS and USB OTG FS controllers.\n          \n          Table 56. USB OTG FS startup time\nSymbol Parameter  Max  Unit\ntSTARTUP(1)\n1. Guaranteed by design, not tested in production.USB OTG FS transceiver startup time 1 µs\nTable 57. USB OTG FS DC electrical characteristics \nSymbol Parameter Conditions Min(1)\n1. All the voltages are measured from the local ground potential.Typ Max(1)Unit\nInput \nlevelsVDDUSB OTG FS operating \nvoltage3.0(2)\n2. The STM32F205xx and STM32F207xx USB OTG FS functionality is ensured down to 2.7 V but not the full \nUSB OTG FS electrical c haracteristics which are degraded in the 2.7-to-3.0 V VDD voltage range.-3 . 6 V\nVDI(3)\n3. Guaranteed by design, not tested in production.Differential input sensitivityI(USB_FS_DP/DM, \nUSB_HS_DP/DM) 0.2 - -\nV VCM(3)Differential common mode \nrangeIncludes VDI range 0.8 - 2.5\nVSE(3)Single ended receiver \nthreshold1.3 - 2.0\nOutput \nlevelsVOL Static output level low RL of 1.5  kΩ to 3.6 V(4)\n4.RL is the load connected on the USB OTG FS drivers-- 0 . 3\nV\nVOH Static output level high RL of 15  kΩ to VSS(4)2.8 - 3.6\nRPDPA11, PA12, PB14, PB15 \n(USB_FS_DP/DM, \nUSB_HS_DP/DM) \nVIN = VDD17 21 24\nk\uf057PA9, PB13 \n(OTG_FS_VBUS, \nOTG_HS_VBUS) 0.65 1.1 2.0\nRPUPA12, PB15 (USB_FS_DP, \nUSB_HS_DP)VIN = VSS 1.5 1.8 2.1\nPA9, PB13 \n(OTG_FS_VBUS, OTG_HS_VBUS) V\nIN = VSS 0.25 0.37 0.55\nDS6329 Rev 18 117/181STM32F20xxx Electrical characteristics\n180Figure 47. USB OTG FS timings: definiti on of data signal rise and fall time\n          \nUSB HS characteristics\nTable  59 shows the USB HS operating voltage.\n          \n          Table 58. USB OTG FS el ectrical characteristics(1) \n1. Guaranteed by design, not tested in production.Driver characteristics\nSymbol Parameter Conditions Min Max Unit\ntr Rise time(2)\n2.Measured from 10% to 90% of the data signal. For more  detailed informations, refer to USB Specification - \nChapter 7 (version 2.0).CL = 50 pF 42 0 n s\ntf Fall time(2)CL = 50 pF 4 20 ns\ntrfm Rise/fall time matching tr/tf 90 110 %\nVCRS Output signal crosso ver voltage - 1.3 2.0 V\nTable 59. USB HS DC elect rical characteristics \nSymbol Parameter Min(1)\n1. All the voltages are measured from the local ground potential.Max(1)Unit\nInput level VDD USB OTG HS operating voltage 2.7 3.6 V\nTable 60. Clock ti ming parameters\nParameter(1)\n1. Guaranteed by design, not tested in production.Symbol Min Nominal Max Unit\nFrequency (first transition) 8-bit ±10% FSTART_8BIT 54 60 66\nMHz\nFrequency (steady state) ±500 ppm FSTEADY 59.97 60 60.03\nDuty cycle (first transition) 8-bit ±10% DSTART_8BIT 40 50 60\n%\nDuty cycle (steady state) ±500 ppm DSTEADY 49.975 50 50.025\nTime to reach the st eady state frequency and \nduty cycle after t he first transitionTSTEADY -- 1 . 4\nms\nClock startup time after the \nde-assertion of SuspendMPeripheral TSTART_DEV -- 5 . 6\nHost TSTART_HOST -- -\nPHY preparation time after the first transition \nof the input clockTPREP -- - µ sai14137bCross over\npoints\nDifferential\ndata lines\nVCRS\nVSS\ntf tr\nElectrical characteristics STM32F20xxx\n118/181 DS6329 Rev 18Figure 48. ULPI timing diagram\n          \nEthernet characteristics\nTable  62 shows the Ethernet operating voltage.\n          \nTable  63 gives the list of Ethernet MAC signals fo r the SMI (station management interface) \nand Figure  49 shows the corresponding timing diagram.Table 61. ULPI timing\nSymbol ParameterValue(1)\n1. VDD = 2.7 V to 3.6 V and TA = –40 to 85 °C.Unit\nMin Max\ntSCControl in (ULPI_DIR) setup time - 2.0\nnsControl in (ULPI_NXT) setup time - 1.5\n tHC Control in (ULPI_DIR, ULPI_NXT) hold time 0 -\ntSD Data in setup time - 2.0\ntHD Data in hold time 0 -\ntDC Control out (ULPI_STP) setup time and hold time - 9.2\ntDD Data out available from clock rising edge - 10.7\nTable 62. Ethernet DC electrical characteristics \nSymbol Parameter Min(1)\n1. All the voltages are measured from the local ground potential.Max(1)Unit\nInput level VDD Ethernet operatin g voltage 2.7 3.6 VClock\nControl In\n(ULPI_DIR,\nULPI_NXT)\ndata In\n(8-bit)\nControl out\n(ULPI_STP)\ndata out\n(8-bit)tDDtDCtHD tSDtHC tSC\nai17361ctDC\nDS6329 Rev 18 119/181STM32F20xxx Electrical characteristics\n180Figure 49. Ethernet SMI timing diagram\n          \nTable  64 gives the list of Ethernet MAC signals for the RMII and Figure  50 shows the \ncorresponding timing diagram.\nFigure 50. Ethernet RMII timing diagram\n          Table 63. Dynamics characteristics: Ethernet MAC signals for SMI \nSymbol Rating Min Typ Max Unit\ntMDC MDC cycle time (2.38 MHz) 411 420 425\nnstd(MDIO) MDIO write data valid time 6 10 13\ntsu(MDIO) Read data setup time 12 - -\nth(MDIO) Read data hold time 0 - -\nTable 64. Dynamics characteristics: Ethernet MAC signals for RMII\nSymbol Rating Min Typ Max Unit\ntsu(RXD) Receive data setup time 1 - -\nnstih(RXD) Receive data hold time 1.5 - -\ntsu(CRS) Carrier sense set-up time 0 - -\ntih(CRS) Carrier sense hold time 2 - -\ntd(TXEN) Transmit enable valid delay time 9 11 13\ntd(TXD) Transmit data valid delay time 9 11.5 14ETH_MDC\nETH_MDIO(O)\nETH_MDIO(I)tMDC\ntd(MDIO)\ntsu(MDIO) th(MDIO)\nai15666d\nRMII_REF_CLK\nRMII_TX_EN\nRMII_TXD[1:0]\nRMII_RXD[1:0]\nRMII_CRS_DVtd(TXEN)\ntd(TXD)\ntsu(RXD)\ntsu(CRS)tih(RXD)\ntih(CRS)\nai1566 7\nElectrical characteristics STM32F20xxx\n120/181 DS6329 Rev 18Table  65 gives the list of Ethernet MAC signals for MII and Figure  50 shows the \ncorresponding timing diagram.\nFigure 51. Ethernet MII timing diagram\n          \nCAN (controller area network) interface\nRefer to Section  6.3.16: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (CANTX and CANRX).Table 65. Dynamics characteristics: Ethernet MAC signals for MII \nSymbol Rating Min Typ Max Unit\ntsu(RXD) Receive data setup time 7.5 - -\nnstih(RXD) Receive data hold time 1 - -\ntsu(DV) Data valid setup time 4 - -\ntih(DV) Data valid hold time 0 - -\ntsu(ER) Error setup time 3.5 - -\ntih(ER) Error hold time 0 - -\ntd(TXEN) Transmit enable valid delay time - 11 14\ntd(TXD) Transmit data valid delay time - 11 14MII_RX_CLK\nMII_RXD[3:0]\nMII_RX_DVMII_RX_ER\nt\nd(TXEN)\ntd(TXD)tsu(RXD)\ntsu(ER)\ntsu(DV)tih(RXD)\ntih(ER)\ntih(DV)\nai15668MII_TX_CLK\nMII_TX_EN\nMII_TXD[3:0]\nDS6329 Rev 18 121/181STM32F20xxx Electrical characteristics\n1806.3.20 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table  66 are derived from tests \nperformed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage \nconditions su mmarized in Table  14.\n          Table 66. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDA Power supply - 1.8(1)-3 . 6\nV\nVREF+ Positive refer ence voltage - 1.8(1)(2)-VDDA\nfADC ADC clock frequencyVDDA = 1.8(1) to 2.4 V 0.6 - 15\nMHz\nVDDA = 2.4 to 3.6 V 0.6 - 30\nfTRIG(3)External trigger frequencyfADC = 30 MHz with \n12-bit resolution- - 1764 kHz\n-- - 1 7 1 / fADC\nVAIN Conversion voltage range(4)-0 (VSSA or VREF- \ntied to ground)-VREF+ V\nRAIN(3)External input impedanceSee Equation 1  for \ndetails-- 5 0\nkΩ\nRADC(3)(5)Sampling switch resistance - 1.5 - 6\nCADC(3) Internal sample and hold \ncapacitor -- 4 - p F\ntlat(3) Injection trigger conversion \nlatencyfADC = 30 MHz - - 0.100 µs\n-- - 3(6)1/fADC\ntlatr(3)Regular trigger conversion latencyfADC = 30 MHz - - 0.067 µs\n-- - 2(6)1/fADC\ntS(3)Sampling time fADC = 30 MHz 0.100 - 16 µs\n- 3 - 480 1/fADC\ntSTAB(3)Power-up time - - 2 3 µs\ntCONV(3)Total conversion time (including \nsampling time)fADC = 30 MHz\n12-bit resolution0.5 - 16.40\nµsfADC = 30 MHz\n10-bit resolution0.43 - 16.34\nfADC = 30 MHz\n8-bit resolution0.37 - 16.27\nfADC = 30 MHz\n6-bit resolution0.3 - 16.20\n9 to 492 (tS for sampling +n-bit re solution for successive \napproximation)1/fADC\nElectrical characteristics STM32F20xxx\n122/181 DS6329 Rev 18Equation 1: RAIN max formula\nThe formula above ( Equation 1 ) is used to dete rmine the maximum external impedance \nallowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of \nsampling periods defined in the ADC_SMPR1 register.\n          a\nNote: ADC accuracy vs. negative injection current: injecting a negative current on any analog \ninput pins must be avoided as this signific antly reduces the accuracy of the conversion fS(3)Sampling rate \n(fADC = 30 MHz)12-bit resolution\nSingle ADC-- 2\nMsps12-bit resolution\nInterleaved Dual \nADC mode-- 3 . 7 5\n12-bit resolution\nInterleaved Triple \nADC mode-- 6\nIVREF+(3) ADC VREF DC current \nconsumption in conversion mode - - 300 500 µA\nIVDDA(3) ADC VDDA DC current \nconsumption in conversion mode -- 1 . 6 1 . 8 m A\n1. On devices in WLCSP64+2 package, if IRROFF is set to VDD, the supply voltage can drop to 1.7 V when the device \noperates in the 0 to 70 °C temperature range us ing an external power supply supervisor (see Section 3.16 ).\n2. It is recommended to maintain the voltage difference between VREF+ and VDDA below 1.8 V.\n3. Guaranteed by characterization results, not tested in production.\n4. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.\n5. RADC maximum value is given for VDD=1.8 V, and minimum value for VDD=3.3 V.\n6. For external triggers, a delay of 1/fPCLK2  must be added to the latency specified in Table 66 .Table 66. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nTable 67. ADC accuracy (1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Guaranteed by characterization results, not tested in production.Unit\nET Total unadjusted error\nfPCLK2  = 60 MHz, \uf020\nfADC = 30 MHz, RAIN < 10 k\uf057, \nVDDA = 1.8(3) to 3.6 V\n3. On devices in WLCSP64+2 package, if IRROFF is set to VDD, the supply voltage can drop to 1.7 V when \nthe device operates in the 0 to 70 °C temperature range using an external power supply supervisor (see \nSection 3.16 ).±2 ±5\nLSBEO Offset error ±1.5 ±2.5\nEG Gain error ±1.5 ±3\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±1.5 ±3RAINk0 . 5–\uf028\uf029\nfADC CADC 2N2+\uf028\uf029ln\uf0b4\uf0b4-------------------------------------------------------------- RADC– =\nDS6329 Rev 18 123/181STM32F20xxx Electrical characteristics\n180being performed on another analog input. It is  recommended to add a Schottky diode (pin to \nground) to analog pins which may potentially inject negative currents.\nAny positive injection current within the limits specified for IINJ(PIN)  and \uf053IINJ(PIN)  in \nSection  6.3.16  does not affect the ADC accuracy.\nFigure 52. ADC accuracy characteristics\n1. Example of an actual transfer curve.\n2. Ideal transfer curve.\n3. End point correlation line.4. E\nT = Total Unadjusted Error: maximum deviation be tween the actual and the ideal transfer curves. \uf020\nEO = Offset Error: deviation between the fi rst actual transition and the first ideal one. \uf020\nEG = Gain Error: deviation between the last  ideal transition and the last actual one. \uf020\nED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. \uf020\nEL = Integral Linearity Error: maximum deviati on between any actual transition and the end point \ncorrelation line.\nFigure 53. Typical connection diagram using the ADC\n1. Refer to Table 66  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7  pF). A high Cparasitic  value downgrades conversion accuracy. To remedy this, \nfADC must be reduced.ai14395cEOEG\n1L SB ID EAL4095\n4094\n4093\n5\n4\n3\n2\n1\n07\n6\n1 2 3 456 7 4093 4094 4095 4096(1)(2)\nET\nEDEL(3)\nVDD A VSS AVREF+\n4096(or              depending on package)]VDDA\n4096[1LSBIDEAL = \nai17534STM32F VDD\nAINx\nIL±1 μA0.6 VVTRAIN(1)\nCparasiticVAIN0.6 VVT\nRADC(1)\nCADC (1)12-bit\nconverterSample and hold ADC \nconverter\nElectrical characteristics STM32F20xxx\n124/181 DS6329 Rev 18General PCB design guidelines\nPower supply decoupling must be performed as shown in Figure  54 or Figure  55, depending \non whether VREF+ is connected to VDDA or not. The 10 nF capacitors must be ceramic (good \nquality), placed as close as possible to the chip.\nFigure 54. Power supply and reference decoupling (VREF+ not connected to VDDA)\n1. VREF+ and VREF– inputs are both available on UFBGA176 package. VREF+ is also available on all packages \nexcept for LQFP64. When VREF+ and VREF– are not available, they ar e internally connected to VDDA and \nVSSA.STM32\n1 μF // 10 nF\n1 μF // 10 nFVREF+ (1)\nVDDA\nVSSA/VREF+ (1)\nai17535c\nDS6329 Rev 18 125/181STM32F20xxx Electrical characteristics\n180Figure 55. Power supply and reference decoupling  (VREF+ connected to VDDA)\n1. VREF+ and VREF– inputs are both available on UFBGA176 package. VREF+ is also available on all packages \nexcept for LQFP64. When VREF+ and VREF– are not available, they ar e internally connected to VDDA and \nVSSA.\n6.3.21 DAC electri cal characteristics\n          STM32F\n1 μF // 10 nF\nai17536cVREF+/VDDA\nVREF-/VSSA(1)(1)\nTable 68. DAC characteristics \nSymbol Parameter Min Typ Max Unit Comments\nVDDA Analog supply voltage 1.8(1)-3 . 6  \nV-\nVREF+ Reference supply voltage 1.8(1)-3 . 6 VREF+\uf020\uf0a3 VDDA\nVSSA Ground 0 - 0 -\nRLOAD(2) Resistive load with buffer \nON5- -\nkΩ-\nRO(2) Impedance output with \nbuffer OFF-- 1 5When the buffer is OFF, the Minimum \nresistive load between DAC_OUT and \nVSS to have a 1% accuracy is 1.5 M \uf057\nCLOAD(2)Capacitive load - - 50 pFMaximum capacitive load at DAC_OUT \npin (when the buffer is ON).\nDAC_OUT \nmin(2)Lower DAC_OUT voltage with buffer ON0.2 - -\nVGives the maximum output excursion of \nthe DAC. Corresponds to 12-bit input code (0x0E0) to (0xF1C) at V\nREF+ = \n3.6 V and (0x1C7) to (0xE38) at \uf020\nVREF+ = 1.8 VDAC_OUT \nmax(2)Higher DAC_OUT voltage with buffer ON-- V\nDDA – 0.2\nDAC_OUT \nmin(2)Lower DAC_OUT voltage with buffer OFF-0 . 5 - m V\nGives the maximum output excursion of \nthe DAC.DAC_OUT \nmax\n(2)Higher DAC_OUT voltage with buffer OFF-- V\nREF+ – 1LSB V\nElectrical characteristics STM32F20xxx\n126/181 DS6329 Rev 18IVREF+(4)DAC DC VREF current \nconsumption in quiescent \nmode (Standby mode)- 170 240\nµAWith no load, worst code (0x800) at \nVREF+ = 3.6 V in terms of DC \nconsumption on the inputs\n-5 0 7 5With no load, worst code (0xF1C) at \nVREF+ = 3.6 V in terms of DC \nconsumption on the inputs\nIDDA(4)DAC DC VDDA current \nconsumption in quiescent mode\n(3)- 280 380\nµAWith no load, middle code (0x800) on \nthe inputs\n- 475 625With no load, worst code (0xF1C) at \nVREF+ = 3.6 V in terms of DC \nconsumption on the inputs\nDNL(4)Differential non linearity \nDifference between two \nconsecutive code-1LSB)-- ± 0 . 5  \nLSBGiven for the DAC in 10-bit \nconfiguration.\n-- ± 2  Given for the DAC in 12-bit \nconfiguration.\nINL(4)Integral non linearity \n(difference between \nmeasured value at Code i \nand the value at Code i on a line drawn between \nCode 0 and last Code \n1023)-- ± 1Given for the DAC in 10-bit \nconfiguration.\n-- ± 4Given for the DAC in 12-bit \nconfiguration.\nOffset\n(4)Offset error\n(difference between \nmeasured value at Code \n(0x800) and the ideal value = V\nREF+/2)-- ± 1 0 m V -\n-- ± 3\nLSBGiven for the DAC in 10-bit at VREF+ = \n3.6 V\n-- ± 1 2Given for the DAC in 12-bit at VREF+ = \n3.6 V\nGain \nerror(4) Gain error - - ±0.5 %Given for the DAC in 12-bit \nconfiguration\ntSETTLING(4)Settling time (full scale: for \na 10-bit input code transition between the \nlowest and the highest \ninput codes when DAC_OUT reaches final \nvalue ±4LSB-3 6 µ sC\nLOAD  \uf0a3  50 pF,\uf020\nRLOAD  \uf0b3 5 k\uf057\nTHD(4)Total Harmonic Distortion\nBuffer ON-- - d BCLOAD  \uf0a3  50 pF,\uf020\nRLOAD  \uf0b3 5 k\uf057\nUpdate \nrate(2)Max frequency for a correct DAC_OUT change \nwhen small variation in the \ninput code (from code i to i+1LSB)-- 1 M S / sC\nLOAD  \uf0a3  50 pF,\uf020\nRLOAD  \uf0b3 5 k\uf057Table 68. DAC characteristics (continued)\nSymbol Parameter Min Typ Max Unit Comments\nDS6329 Rev 18 127/181STM32F20xxx Electrical characteristics\n180Figure 56. 12-bit buffered/non-buffered DAC\n1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external \nloads directly, without the use of an external oper ational amplifier. The buffer can be bypassed by \nconfiguring the BOFFx bit in the DAC_CR register.\n6.3.22 Temperature sensor characteristics\n          tWAKEUP(4)Wakeup time from off state \n(Setting the ENx bit in the \nDAC Control register)- 6.5 10 µsCLOAD  \uf0a3  50 pF, RLOAD  \uf0b3 5 k\uf057\ninput code between lowest and highest \npossible ones.\nPSRR+ (2)Power supply rejection \nratio (to VDDA) (static DC \nmeasurement)- –67 –40 dB No RLOAD , CLOAD  = 50 pF\n1. On devices in WLCSP64+2 package, if IRROFF is set to VDD, the supply voltage can drop to 1.7 V when the device \noperates in the 0 to 70 °C temperature range using an external power  supply supervisor (see Section 3.16 ).\n2. Guaranteed by design, not tested in production.3. The quiescent mode corresponds to a state where the DAC ma intains a stable output level to ensure that no dynamic \nconsumption occurs.\n4. Guaranteed by characterization re sults, not tested in production.Table 68. DAC characteristics (continued)\nSymbol Parameter Min Typ Max Unit Comments\nRL\nCLBuffered/Non-buffered DAC\nDAC_OUTxBuffer(1)\n12-bit \ndigital to \nanalog \nconverter \nai17157V2\nTable 69. Temperature sensor characteristics\nSymbol Parameter Min Typ Max Unit\nTL(1)\n1. Guaranteed by characterization results, not tested in production.VSENSE  linearity with temperature - \uf0b11\uf0b12° C\nAvg_Slope(1)Average slope - 2.5 - mV/°C\nV25(1)Voltage at 25 °C - 0.76 - V\ntSTART(2)\n2. Guaranteed by design, not tested in production.Startup time - 6 10 µs\nTS_temp(2) ADC sampling time when reading the \ntemperature (1 °C accuracy)10 - - µs\nElectrical characteristics STM32F20xxx\n128/181 DS6329 Rev 186.3.23 VBAT monitoring characteristics\n          \n6.3.24 Embedded reference voltage\nThe parameters given in Table  71 are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table  14.\n           \n6.3.25 FSMC characteristics\nAsynchronous waveforms and timings\nFigure  57 through Figure  60 represent asynchronous waveforms, while Table  72 through \nTable  75 provide the corresponding timings. The re sults shown in these tables are obtained \nwith the following FSMC configuration:\n\uf0b7 AddressSetupTime = 1\n\uf0b7 AddressHoldTime = 1\n\uf0b7 DataSetupTime = 1\n\uf0b7 BusTurnAroundDuration = 0x0\nIn all timing tables, the THCLK is the HCLK clock period. Table 70. VBAT monitoring characteristics\nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -5 0-K Ω \nQR a t i o  o n  VBAT measurement - 2 -\nEr(1)\n1. Guaranteed by design, not tested in production.Error on Q –1 - +1 %\nTS_vbat(2)(2)\n2. Shortest sampling time can be determined in  the application by multiple iterations.ADC sampling time when reading the VBAT\n(1 mV accuracy) 5-- µ s\nTable 71. Embedded internal reference voltage\nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage –40 °C < TA < +105 °C 1.18 1.21 1.24 V\nTS_vrefint(1) ADC sampling time when reading the \ninternal reference voltage-1 0 - - µ s\nVRERINT_s(2)Internal reference voltage spread \nover the temperature rangeVDD = 3 V - 3 5 mV\nTCoeff(2)Temperature coefficient - - 30 50 ppm/°C\ntSTART(2)Startup time - - 6 10 µs\n1. Shortest sampling time can be determined in  the application by multiple iterations.\n2. Guaranteed by design, not tested in production.\nDS6329 Rev 18 129/181STM32F20xxx Electrical characteristics\n180Figure 57. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms\n1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.\n          Table 72. Asynchronous non-multipl exed SRAM/PSRAM/NOR read timings(1)(2) \n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.Symbol Parameter Min Max Unit\ntw(NE) FSMC_NE low time 2 THCLK  – 0.5 2 THCLK + 0.5\nnstv(NOE_NE) FSMC_NEx low to FSMC_NOE low  0.5 2.5\ntw(NOE) FSMC_NOE low time 2 THCLK - 1 2 THCLK + 0.5\nth(NE_NOE) FSMC_NOE high to FSMC_NE high hold time  0 -\ntv(A_NE) FSMC_NEx low to FSMC_A valid - 4\nth(A_NOE) Address hold time after FSMC_NOE high 0 -\ntv(BL_NE) FSMC_NEx low to FSMC_BL valid - 0.5 \nth(BL_NOE) FSMC_BL hold time after FSMC_NOE high 0 -\ntsu(Data_NE) Data to FSMC_NEx high setup time THCLK  + 0.5 -\ntsu(Data_NOE) Data to FSMC_NOEx high setup time THCLK  + 0.5 -\nth(Data_NOE) Data hold time after FSMC_NOE high  0 -\nth(Data_NE) Data hold time after FSMC_NEx high  0 -\ntv(NADV_NE) FSMC_NEx low to FSMC_NADV low - 2.5\ntw(NADV ) FSMC_NADV low time - THCLK – 0.5 DataFSMC_NE\nFSMC_NBL[1:0]\nFSMC_D[15:0]tv(BL_NE)\nth(Data_NE)FSMC_NOE\nAddressFSMC_A[25:0]tv(A_NE)FSMC_NWE\ntsu(Data_NE)tw(NE)\nai14991cw(NOE)t tv(NOE_NE) th(NE_NOE)\nth(Data_NOE)th(A_NOE)\nth(BL_NOE)\ntsu(Data_NOE)\nFSMC_NADV(1)tv(NADV_NE)\ntw(NADV)\nElectrical characteristics STM32F20xxx\n130/181 DS6329 Rev 18Figure 58. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms\n1. Mode 2/B, C and D only. In Mode 1, FSMC_NADV is not used.\n          NBL\nDataFSMC_NEx\nFSMC_NBL[1:0]\nFSMC_D[15:0]tv(BL_NE)\nth(Data_NWE)FSMC_NOE\nAddress FSMC_A[25:0]tv(A_NE)tw(NWE)\nFSMC_NWEtv(NWE_NE) th(NE_NWE)\nth(A_NWE)\nth(BL_NWE)\ntv(Data_NE)tw(NE)\nai14990FSMC_NADV (1)tv(NADV_NE)\ntw(NADV)\nTable 73. Asynchronous non-multipl exed SRAM/PSRAM/NOR write timings(1)(2) \nSymbol Parameter Min Max Unit\ntw(NE) FSMC_NE low time 3 THCLK 3 THCLK + 4 \nnstv(NWE_NE ) FSMC_NEx low to FSMC_NWE low THCLK – 0.5 THCLK + 0.5 \ntw(NWE) FSMC_NWE low time THCLK – 0.5 THCLK + 3 \nth(NE_NWE)FSMC_NWE high to FSMC_NE high hold \ntimeTHCLK  -\ntv(A_NE) FSMC_NEx low to FSMC_A valid  - 0 \nth(A_NWE) Address hold time after FSMC_NWE high THCLK - 3  -\ntv(BL_NE) FSMC_NEx low to FSMC_BL valid  -  0.5\nth(BL_NWE)FSMC_BL hold time after FSMC_NWE \nhighTHCLK – 1  -\ntv(Data_NE) Data to FSMC_NEx low to Data valid  - THCLK + 5\nth(Data_NWE) Data hold time after FSMC_NWE high THCLK + 0.5  -\ntv(NADV_NE) FSMC_NEx low to FSMC_NADV low  - 2 \ntw(NADV) FSMC_NADV low time  - THCLK + 1.5 \n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.\nDS6329 Rev 18 131/181STM32F20xxx Electrical characteristics\n180Figure 59. Asynchronous multiplexed PSRAM/NOR read waveforms\n          Table 74. Asynchronous multiplexed PSRAM/NOR read timings(1)(2) \nSymbol Parameter Min Max Unit\ntw(NE) FSMC_NE low time 3 THCLK - 1 3 THCLK + 1 \nnstv(NOE_NE) FSMC_NEx low to FSMC_NOE low 2 THCLK 2 THCLK + 0.5\ntw(NOE) FSMC_NOE low time  THCLK - 1  THCLK + 1\nth(NE_NOE) FSMC_NOE high to FSMC_NE high hold time  0  -\ntv(A_NE) FSMC_NEx low to FSMC_A valid  - 2 \ntv(NADV_NE) FSMC_NEx low to FSMC_NADV low  1 2.5\ntw(NADV) FSMC_NADV low time  THCLK – 1.5 THCLK\nth(AD_NADV)FSMC_AD(adress) valid hold time after \nFSMC_NADV high)THCLK  -\nth(A_NOE) Address hold time after FSMC_NOE high THCLK  -\nth(BL_NOE) FSMC_BL time after FSMC_NOE high 0  -\ntv(BL_NE) FSMC_NEx low to FSMC_BL valid - 1\ntsu(Data_NE) Data to FSMC_NEx high setup time  THCLK + 2  -\ntsu(Data_NOE) Data to FSMC_NOE high setup time THCLK + 3  -NBL\nDataFSMC_NBL[1:0]\nFSMC_ AD[15:0]tv(BL_NE)\nth(Data_NE)AddressFSMC_A[25:16]tv(A_NE)FSMC_NWE\ntv(A_NE)\nai14892bAddress\nFSMC_NADVtv(NADV_NE)\ntw(NADV)tsu(Data_NE)\nth(AD_NADV)FSMC_NE\nFSMC_NOEtw(NE)\ntw(NOE)tv(NOE_NE) th(NE_NOE)\nth(A_NOE)\nth(BL_NOE)\ntsu(Data_NOE) th(Data_NOE)\nElectrical characteristics STM32F20xxx\n132/181 DS6329 Rev 18Figure 60. Asynchronous multip lexed PSRAM/NOR write waveforms\n          th(Data_NE) Data hold time after FSMC_NEx high 0 -\nns\nth(Data_NOE) Data hold time after FSMC_NOE high 0 -\n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.\nTable 75. Asynchronous multiplexed PSRAM/NOR write timings(1)(2) \nSymbol Parameter Min Max Unit\ntw(NE) FSMC_NE low time 4 THCLK - 1  4 THCLK + 1\nnstv(NWE_NE) FSMC_NEx low to FSMC_NWE low THCLK - 1 THCLK\ntw(NWE) FSMC_NWE low tim e  2 THCLK 2 THCLK + 1 \nth(NE_NWE) FSMC_NWE high to FSMC_NE high hold time THCLK - 1 -\ntv(A_NE) FSMC_NEx low to FSMC_A valid - 0\ntv(NADV_NE) FSMC_NEx low to FSMC_NADV low 1 2\ntw(NADV) FSMC_NADV low time THCLK – 2 THCLK + 2\nth(AD_NADV)FSMC_AD(adress) valid hold time after \nFSMC_NADV high)THCLK -Table 74. Asynchronous multip lexed PSRAM/NOR read timings(1)(2) (continued)\nSymbol Parameter Min Max Unit\nNBL\nDataFSMC_NEx\nFSMC_NBL[1:0]\nFSMC_AD[15:0]tv(BL_NE)\nth(Data_NWE)FSMC_NOE\nAddressFSMC_A[25:16]tv(A_NE)tw(NWE)\nFSMC_NWEtv(NWE_NE) th(NE_NWE)\nth(A_NWE)\nth(BL_NWE)\ntv(A_NE)tw(NE)\nai14891BAddress\nFSMC_NADVtv(NADV_NE)\ntw(NADV)tv(Data_NADV)\nth(AD_NADV)\nDS6329 Rev 18 133/181STM32F20xxx Electrical characteristics\n180Synchronous waveforms and timings\nFigure  61 through Figure  64 represent synchronous waveforms, and Table  77 through \nTable  79 provide the corresponding timings. The re sults shown in these tables are obtained \nwith the following FSMC configuration:\n\uf0b7 BurstAccessMode = FSMC_BurstAccessMode_Enable;\n\uf0b7 MemoryType = FSMC_MemoryType_CRAM;\n\uf0b7 WriteBurst = FSMC_WriteBurst_Enable;\n\uf0b7 CLKDivision = 1; (0 is not supported, see the STM32F20xxx/21xxx reference manual)\n\uf0b7 DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM\nIn all timing tables, the THCLK is the HCLK clock period. th(A_NWE) Address hold time after FSMC_NWE high  THCLK – 0.5 -\nnsth(BL_NWE) FSMC_BL hold time after FSMC_NWE high THCLK - 1 -\ntv(BL_NE) FSMC_NEx low to FSMC_BL valid - 0.5\ntv(Data_NADV) FSMC_NADV high to Data valid -  THCLK + 2\nth(Data_NWE) Data hold time after FSMC_NWE high  THCLK – 0.5 -\n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.Table 75. Asynchronous multiplexed PSRAM/NOR write timings(1)(2) (continued)\nSymbol Parameter Min Max Unit\nElectrical characteristics STM32F20xxx\n134/181 DS6329 Rev 18Figure 61. Synchronous multiplexed NOR/PSRAM read timings\n          FSMC_CLK\nFSMC_NEx\nFSMC_NADV\nFSMC_A[25:16]\nFSMC_NOE\nFSMC_AD[15:0] AD[15:0] D1 D2\nFSMC_NWAIT\n(WAITCFG = 1b, WAITPOL + 0b)\nFSMC_NWAIT\n(WAITCFG = 0b, WAITPOL + 0b)tw(CLK)tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NExL)td(CLKL-NExH)\ntd(CLKL-NADVL)\ntd(CLKL-AV)td(CLKL-NADVH)\ntd(CLKL-AIV)\ntd(CLKH-NOEL)td(CLKL-NOEH)\ntd(CLKL-ADV)td(CLKL-ADIV)\ntsu(ADV-CLKH)th(CLKH-ADV)\ntsu(ADV-CLKH) th(CLKH-ADV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH)th(CLKH-NWAITV)\nai14893h\nTable 76. Synchronous multiplexed NOR/PSRAM read timings(1)(2) \nSymbol Parameter Min Max Unit\ntw(CLK) FSMC_CLK period 2 THCLK  -\nnstd(CLKL-NExL) FSMC_CLK low to FSMC_NEx low (x=0..2)  -  0\ntd(CLKL-NExH) FSMC_CLK low to FSMC_NEx high (x= 0…2)  1  -\ntd(CLKL-NADVL) FSMC_CLK low to FSMC_NADV low  - 1.5 \ntd(CLKL-NADVH) FSMC_CLK low to FSMC_NADV high 2.5  -\ntd(CLKL-AV) FSMC_CLK low to FSMC_Ax valid (x=16…25)  - 0 \ntd(CLKL-AIV) FSMC_CLK low to FSMC_Ax invalid (x=16…25) 0  -\ntd(CLKH-NOEL) FSMC_CLK high to FSMC_NOE low  - 1 \ntd(CLKL-NOEH) FSMC_CLK low to FSMC_NOE high  1  -\ntd(CLKL-ADV) FSMC_CLK low to FSMC_AD[15:0] valid  - 3 \ntd(CLKL-ADIV) FSMC_CLK low to FSMC_AD[15:0] invalid  0  -\ntsu(ADV-CLKH) FSMC_A/D[15:0] valid data before FSMC_CLK high  5  -\nth(CLKH-ADV) FSMC_A/D[15:0] valid data after FSMC_CLK high  0  -\nDS6329 Rev 18 135/181STM32F20xxx Electrical characteristics\n180Figure 62. Synchronous multiplexed PSRAM write timings\n          1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.\nTable 77. Synchronous multiplexed PSRAM write timings(1)(2) \nSymbol Parameter Min Max Unit\ntw(CLK) FSMC_CLK period 2 THCLK - 1  -\nnstd(CLKL-NExL) FSMC_CLK low to FSMC_NEx low (x=0..2)  - 0\ntd(CLKL-NExH) FSMC_CLK low to FSMC_NEx high (x= 0…2)  2  -\ntd(CLKL-NADVL) FSMC_CLK low to FSMC_NADV low  - 2\ntd(CLKL-NADVH) FSMC_CLK low to FSMC_NADV high  3  -\ntd(CLKL-AV) FSMC_CLK low to FSMC_Ax valid (x=16…25)  - 0 \ntd(CLKL-AIV) FSMC_CLK low to FSMC_Ax invalid (x=16…25) 7  -\ntd(CLKL-NWEL) FSMC_CLK low to FSMC_NWE low  - 1 \ntd(CLKL-NWEH) FSMC_CLK low to FSMC_NWE high  0  -\ntd(CLKL-ADIV) FSMC_CLK low to FSMC_AD[15:0] invalid  0  -FSMC_CLK\nFSMC_NEx\nFSMC_NADV\nFSMC_A[25:16]\nFSMC_NWE\nFSMC_AD[15:0] AD[15:0] D1 D2\nFSMC_NWAIT\n(WAITCFG = 0b, WAITPOL + 0b)tw(CLK)tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NExL) td(CLKL-NExH)\ntd(CLKL-NADVL)\ntd(CLKL-AV)td(CLKL-NADVH)\ntd(CLKL-AIV)\ntd(CLKL-NWEH)td(CLKL-NWEL)\ntd(CLKL-NBLH)td(CLKL-ADV)td(CLKL-ADIV)td(CLKL-Data)\ntsu(NWAITV-CLKH)th(CLKH-NWAITV)\nai14992gtd(CLKL-Data)\nFSMC_NBL\nElectrical characteristics STM32F20xxx\n136/181 DS6329 Rev 18Figure 63. Synchronous non-multiplexed NOR/PSRAM read timings\n          td(CLKL-DATA ) FSMC_A/D[15:0] valid data  after FSMC_CLK low  - 2 \nns\ntd(CLKL-NBLH) FSMC_CLK low to FSMC_NBL high 0.5  -\n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.\nTable 78. Synchronous non-multipl exed NOR/PSRAM read timings(1)(2) \nSymbol Parameter Min Max Unit\ntw(CLK) FSMC_CLK period 2 THCLK  -\nnstd(CLKL-NExL) FSMC_CLK low to FSMC_NEx low (x=0..2)  - 0\ntd(CLKL-NExH) FSMC_CLK low to FSMC_NEx high (x= 0…2) 1  -\ntd(CLKL-NADVL) FSMC_CLK low to FSMC_NADV low  - 2.5 \ntd(CLKL-NADVH) FSMC_CLK low to FSMC_NADV high 4  -\ntd(CLKL-AV) FSMC_CLK low to FSMC_Ax valid (x=16…25)  -  0\ntd(CLKL-AIV) FSMC_CLK low to FSMC_Ax invalid (x=16…25) 3  -Table 77. Synchronous multiplexed PSRAM write timings(1)(2) (continued)\nSymbol Parameter Min Max Unit\nFSMC_CLK\nFSMC_NEx\nFSMC_A[25:0]\nFSMC_NOE\nFSMC_D[15:0] D1 D2\nFSMC_NWAIT\n(WAITCFG = 1b, WAITPOL + 0b)\nFSMC_NWAIT\n(WAITCFG = 0b, WAITPOL + 0b)tw(CLK) tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NExL) td(CLKL-NExH)\ntd(CLKL-AV)td(CLKL-AIV)\ntd(CLKH-NOEL) td(CLKL-NOEH)\ntsu(DV-CLKH) th(CLKH-DV)\ntsu(DV-CLKH) th(CLKH-DV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\ntsu(NWAITV-CLKH) th(CLKH-NWAITV)\nai14894gFSMC_NADVtd(CLKL-NADVL) td(CLKL-NADVH)\nD3\nDS6329 Rev 18 137/181STM32F20xxx Electrical characteristics\n180Figure 64. Synchronous non-multi plexed PSRAM write timings\n          td(CLKH-NOEL) FSMC_CLK high to FSMC_NOE low  - 1 \nnstd(CLKL-NOEH) FSMC_CLK low to FSMC_NOE high 1.5  -\ntsu(DV-CLKH) FSMC_D[15:0] valid data before FSMC_CLK high  8  -\nth(CLKH-DV) FSMC_D[15:0] valid data after FSMC_CLK high 0  -\n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.\nTable 79. Synchronous non-multiplexed PSRAM write timings(1)(2) \nSymbol Parameter Min Max Unit\ntw(CLK) FSMC_CLK period 2 THCLK - 1  -\nnstd(CLKL-NExL) FSMC_CLK low to FSMC_NEx low (x=0..2)  - 1\ntd(CLKL-NExH) FSMC_CLK low to FSMC_NEx high (x= 0…2)  1  -\ntd(CLKL-\nNADVL)FSMC_CLK low to FSMC_NADV low  -  5Table 78. Synchronous non-mult iplexed NOR/PSRAM read timings(1)(2) (continued)\nSymbol Parameter Min Max Unit\nFSMC_CLK\nFSMC_NEx\nFSMC_A[25:0]\nFSMC_NWE\nFSMC_D[15:0] D1 D2\nFSMC_NWAIT\n(WAITCFG = 0b, WAITPOL + 0b)tw(CLK)tw(CLK)\nData latency = 0BUSTURN = 0\ntd(CLKL-NExL) td(CLKL-NExH)\ntd(CLKL-AV)td(CLKL-AIV)\ntd(CLKL-NWEH)td(CLKL-NWEL)\ntd(CLKL-Data)\ntsu(NWAITV-CLKH)\nth(CLKH-NWAITV)\nai14993gFSMC_NADVtd(CLKL-NADVL) td(CLKL-NADVH)\ntd(CLKL-Data)\nFSMC_NBLtd(CLKL-NBLH)\nElectrical characteristics STM32F20xxx\n138/181 DS6329 Rev 18PC Card/CompactFlash controller waveforms and timings\nFigure  65 through Figure  70 represent synchronous waveforms, with Table  80 and Table  81 \nproviding the corresponding timings. The results shown in these table are obtained with the \nfollowing FSMC configuration:\n\uf0b7 COM.FSMC_SetupTime = 0x04;\n\uf0b7 COM.FSMC_WaitSetupTime = 0x07;\n\uf0b7 COM.FSMC_HoldSetupTime = 0x04;\n\uf0b7 COM.FSMC_HiZSetupTime = 0x00;\n\uf0b7 ATT.FSMC_SetupTime = 0x04;\n\uf0b7 ATT.FSMC_WaitSetupTime = 0x07;\n\uf0b7 ATT.FSMC_HoldSetupTime = 0x04;\n\uf0b7 ATT.FSMC_HiZSetupTime = 0x00;\n\uf0b7 IO.FSMC_SetupTime = 0x04;\n\uf0b7 IO.FSMC_WaitSetupTime = 0x07;\n\uf0b7 IO.FSMC_HoldSetupTime = 0x04;\n\uf0b7 IO.FSMC_HiZSetu pTime = 0x00;\n\uf0b7 TCLRSetupTime = 0;\n\uf0b7 TARSetupTime = 0;\nIn all timing tables, the THCLK is the HCLK clock period. td(CLKL-\nNADVH)FSMC_CLK low to FSMC_NADV high  6  -\nnstd(CLKL-AV) FSMC_CLK low to FSMC_Ax valid (x=16…25)  - 0 \ntd(CLKL-AIV) FSMC_CLK low to FSMC_Ax invalid (x=16…25)  8  -\ntd(CLKL-NWEL) FSMC_CLK low to FSMC_NWE low  - 1\ntd(CLKL-NWEH) FSMC_CLK low to FSMC_NWE high  1  -\ntd(CLKL-Data) FSMC_D[15:0] valid data after FSMC_CLK low  -  2\ntd(CLKL-NBLH) FSMC_CLK low to FSMC_NBL high 2  -\n1. CL = 30 pF.\n2. Guaranteed by characterization re sults, not tested in production.Table 79. Synchronous non-multiplexed PSRAM write timings(1)(2) (continued)\nSymbol Parameter Min Max Unit\nDS6329 Rev 18 139/181STM32F20xxx Electrical characteristics\n180Figure 65. PC Card/CompactFlash controller waveforms\nfor common memory read access\n1. FSMC_NCE4_2 remains high (inac tive during 8-bit access.\nFigure 66. PC Card/CompactFlash controller waveforms\nfor common memory  write accessFSMC_NWE\ntw(NOE)\nFSMC_N OE\nFSMC_D[15:0]FSMC_A[10:0]FSMC_NCE4_2 (1)\nFSMC_NCE4_1\nFSMC_NREG\nFSMC_NIOWR\nFSMC_NIORD\ntd(NCE4_1-NOE)\ntsu(D-NOE) th(NOE-D)tv(NCEx-A)\ntd(NREG-NCEx)\ntd(NIORD-NCEx)th(NCEx-AI)\nth(NCEx-NREG)  \nth(NCEx-NIORD)\nth(NCEx- NIOWR )\nai14895b\ntd(NCE4_1-NWE) tw(NWE)\nth(NWE-D)tv(NCE4_1-A)\ntd(NREG-NCE4_1)\ntd(NIORD-NCE4_1)th(NCE4_1-AI)\nMEMxHIZ =1\ntv(NWE-D)th(NCE4_1-NREG)\nth(NCE4_1-NIORD)\nth(NCE4_1-NIOWR)\nai14896bFSMC_NWE\nFSMC_N OE\nFSMC_D[15:0]FSMC_A[10:0]FSMC_NCE4_1\nFSMC_NREG\nFSMC_NIOWR\nFSMC_NIORD\ntd(NWE-NCE4_1)\ntd(D-NWE)FSMC_NCE4_2 High\nElectrical characteristics STM32F20xxx\n140/181 DS6329 Rev 18Figure 67. PC Card/CompactFlash controller waveforms\nfor attribute memory read access\n1. Only data bits 0...7 are read (bits 8...15 are disregarded).td(NCE4_1-NOE) tw(NOE)\ntsu(D-NOE) th(NOE-D)tv(NCE4_1-A) th(NCE4_1-AI)\ntd(NREG-NCE4_1) th(NCE4_1-NREG)\nai14897bFSMC_NWE\nFSMC_NOE\nFSMC_D[15:0] (1)FSMC_A[10:0]FSMC_NCE4_2FSMC_NCE4_1\nFSMC_NREGFSMC_NIOWR\nFSMC_NIORD\ntd(NOE-NCE4_1)High\nDS6329 Rev 18 141/181STM32F20xxx Electrical characteristics\n180Figure 68. PC Card/CompactFlash controller waveforms\nfor attribute memory write access\n1. Only data bits 0...7 are driven (bits 8...15 remains Hi-Z).\nFigure 69. PC Card/CompactFlash controller waveforms for I/O space read accesstw(NWE)tv(NCE4_1-A)\ntd(NREG-NCE4_1)th(NCE4_1-AI)\nth(NCE4_1-NREG)\ntv(NWE-D)\nai14898bFSMC_NWE\nFSMC_NOE\nFSMC_D[7:0](1)FSMC_A[10:0]FSMC_NCE4_2FSMC_NCE4_1\nFSMC_NREGFSMC_NIOWR\nFSMC_NIORD\ntd(NWE-NCE4_1)High\ntd(NCE4_1-NWE)\ntd(NIORD-NCE4_1)tw(NIORD)\ntsu(D-NIORD) td(NIORD-D)tv(NCEx-A)th(NCE4_1-AI)\nai14899BFSMC_NWE\nFSMC_NOE\nFSMC_D[15:0]FSMC_A[10:0]FSMC_NCE4_2FSMC_NCE4_1\nFSMC_NREG\nFSMC_NIOWR\nFSMC_NIORD\nElectrical characteristics STM32F20xxx\n142/181 DS6329 Rev 18Figure 70. PC Card/CompactFlash controller waveforms for I/O space write access\n          Table 80. Switching characteristics for PC Card/CF read and write cycles\nin attribute/common space(1)(2) \n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.Symbol Parameter Min Max Unit\ntv(NCEx-A) FSMC_Ncex low to FSMC_Ay valid - 0\nnsth(NCEx_AI) FSMC_NCEx high to FSMC_Ax invalid 4 -\ntd(NREG-NCEx) FSMC_NCEx low to FSMC_NREG valid  - 3.5\nth(NCEx-NREG) FSMC_NCEx high to FSMC_NREG invalid THCLK + 4 -\ntd(NCEx-NWE) FSMC_NCEx low to FSMC_NWE low - 5THCLK + 1\ntd(NCEx-NOE) FSMC_NCEx low to FSMC_NOE low - 5THCLK\ntw(NOE) FSMC_NOE low width 8THCLK – 0.5 8THCLK + 1\ntd(NOE_NCEx) FSMC_NOE high to FSMC_NCEx high 5THCLK + 2.5 -\ntsu (D-NOE) FSMC_D[15:0] valid data before FSMC_NOE high 4 -\nth (N0E-D) FSMC_N0E high to FSMC_D[15:0] invalid 2 -\ntw(NWE) FSMC_NWE low width 8THCLK - 1 8THCLK + 4\ntd(NWE_NCEx ) FSMC_NWE high to FSMC_NCEx high 5THCLK + 1.5 -\ntd(NCEx-NWE) FSMC_NCEx low to FSMC_NWE low - 5THCLK + 1\ntv (NWE-D) FSMC_NWE low to FSMC_D[15:0] valid - 0\nth (NWE-D)  FSMC_NWE high to FSMC_D[15:0] invalid 8THCLK -\ntd (D-NWE)  FSMC_D[15:0] valid before FSMC_NWE high 13THCLK -td(NCE4_1-NIOWR)tw(NIOWR)tv(NCEx-A)th(NCE4_1-AI)\nth(NIOWR-D)ATTxHIZ =1\ntv(NIOWR-D)\nai14900cFSMC_NWE\nFSMC_NOE\nFSMC_D[15:0]FSMC_A[10:0]FSMC_NCE4_2FSMC_NCE4_1\nFSMC_NREG\nFSMC_NIOWRFSMC_NIORD\nDS6329 Rev 18 143/181STM32F20xxx Electrical characteristics\n180          \nNAND controller waveforms and timings\nFigure  71 through Figure  74 represent synchronous waveforms, together with Table  82 and \nTable  83 provides the corresponding timings. The results shown in this table are obtained \nwith the following FSMC configuration:\n\uf0b7 COM.FSMC_SetupTime = 0x01;\n\uf0b7 COM.FSMC_WaitSetupTime = 0x03;\n\uf0b7 COM.FSMC_HoldSetupTime = 0x02;\n\uf0b7 COM.FSMC_HiZSetupTime = 0x01;\n\uf0b7 ATT.FSMC_SetupTime = 0x01;\n\uf0b7 ATT.FSMC_WaitSetupTime = 0x03;\n\uf0b7 ATT.FSMC_HoldSetupTime = 0x02;\n\uf0b7 ATT.FSMC_HiZSetupTime = 0x01;\n\uf0b7 Bank = FSMC_Bank_NAND;\n\uf0b7 MemoryDataWidth = FSMC_MemoryDataWidth_16b;\n\uf0b7 ECC = FSMC_ECC_Enable;\n\uf0b7 ECCPageSize = FSMC_ECCPageSize_512Bytes;\n\uf0b7 TCLRSetupTime = 0;\n\uf0b7 TARSetupTime = 0;\nIn all timing tables, the THCLK is the HCLK clock period. Table 81. Switching characteristics for PC Card/CF read and write cycles in I/O space(1)(2) \nSymbol Parameter Min Max Unit\ntw(NIOWR) FSMC_NIOWR low width 8THCLK  - 0.5  -\nnstv(NIOWR-D) FSMC_NIOWR low to FSMC_D[15:0] valid  - 5THCLK - 1\nth(NIOWR-D) FSMC_NIOWR high to FSMC_D[15:0] invalid 8THCLK - 3 -\ntd(NCE4_1-NIOWR) FSMC_NCE4_1 low to FSMC_NIOWR valid  - 5THCLK + 1.5\nth(NCEx-NIOWR) FSMC_NCEx high to FSMC_NIOWR invalid 5THCLK  -\ntd(NIORD-NCEx) FSMC_NCEx low to FSMC_NIORD valid  - 5THCLK + 1\nth(NCEx-NIORD) FSMC_NCEx high to FSMC_NIORD) valid 5THCLK – 0.5  -\ntw(NIORD) FSMC_NIORD low width 8THCLK + 1  -\ntsu(D-NIORD) FSMC_D[15:0] valid befor e FSMC_NIORD high 9.5 -\ntd(NIORD-D) FSMC_D[15:0] valid after FSMC_NIORD high 0 -\n1. CL = 30 pF.\n2. Guaranteed by characterization re sults, not tested in production.\nElectrical characteristics STM32F20xxx\n144/181 DS6329 Rev 18Figure 71. NAND controller waveforms for read access\nFigure 72. NAND controller waveforms for write accessFSMC_NWE\nFSMC_NOE (NRE)\nFSMC_D[15:0]tsu(D-NOE)th(NOE-D)\nai14901cALE (FSMC_A17)\nCLE (FSMC_A16)FSMC_NCEx\ntd(ALE-NOE)th(NOE-ALE)\nai14902cth(NWE-D) tv(NWE-D)FSMC_NWE\nFSMC_NOE (NRE)\nFSMC_D[15:0]ALE (FSMC_A17)\nCLE (FSMC_A16)FSMC_NCEx\ntd(ALE-NWE) th(NWE-ALE)\nDS6329 Rev 18 145/181STM32F20xxx Electrical characteristics\n180Figure 73. NAND controller waveforms for common memory read access\nFigure 74. NAND controller wavefo rms for common memory write access\n          Table 82. Switching characterist ics for NAND Flash read cycles(1)(2)\n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.Symbol Parameter Min Max Unit\ntw(N0E) FSMC_NOE low width 4THCLK - 1 4THCLK + 2\nnstsu(D-NOE) FSMC_D[15-0] valid data before FSMC_NOE high 9 -\nth(NOE-D ) FSMC_D[15-0] valid data after FSMC_NOE high 3 -\ntd(ALE-NOE) FSMC_ALE valid before FSMC_NOE low - 3THCLK\nth(NOE-ALE) FSMC_NWE high to FSMC_ALE invalid 3THCLK + 2 -FSMC_NWE\nFSMC_N OE\nFSMC_D[15:0]tw(NOE)\ntsu(D-NOE)th(NOE-D)\nai14912cALE (FSMC_A17)\nCLE (FSMC_A16)FSMC_NCEx\ntd(ALE-NOE)th(NOE-ALE)\nai14913ctw(NWE)\nth(NWE-D)tv(NWE-D)FSMC_NWE\nFSMC_N OE\nFSMC_D[15:0]td(D-NWE)ALE (FSMC_A17)\nCLE (FSMC_A16)FSMC_NCEx\ntd(ALE-NOE) th(NOE-ALE)\nElectrical characteristics STM32F20xxx\n146/181 DS6329 Rev 18          \n6.3.26 Camera interface (D CMI) timing specifications\n          \n6.3.27 SD/SDIO MMC card host in terface (SDIO) characteristics\nUnless otherwise specified,  the parameters given in Table  85 are derived from tests \nperformed under ambient temperature, fPCLKx frequency and VDD supply voltage conditions \nsummarized in Table  14.\nRefer to Section  6.3.16: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (D[7:0], CMD, CK).\nFigure 75. SDIO high-speed modeTable 83. Switching characteristics for NAND Flash write cycles(1)(2)\n1. CL = 30 pF.\n2. Guaranteed by characterization results, not tested in production.Symbol Parameter Min Max Unit\ntw(NWE) FSMC_NWE low width 4THCLK - 1 4THCLK + 3\nnstv(NWE-D) FSMC_NWE low to FSMC_D[15-0] valid - 0\nth(NWE-D) FSMC_NWE high to FSMC_D[15-0] invalid 3THCLK -\ntd(D-NWE) FSMC_D[15-0] valid before FSMC_NWE high 5THCLK -\ntd(ALE-NWE) FSMC_ALE valid before FSMC_NWE low - 3THCLK + 2\nth(NWE-ALE) FSMC_NWE high to FSMC_ALE invalid 3THCLK - 2 -\nTable 84. DCMI characteristics\nSymbol Parameter C onditions Min Max\n- Frequency ratio DCMI_PIXCLK/ fHCLK DCMI_PIXCLK= 48 MHz - 0.4\nDS6329 Rev 18 147/181STM32F20xxx Electrical characteristics\n180Figure 76. SD default mode\n          \n6.3.28 RTC characteristics\n          Table 85. SD/MMC characteristics \nSymbol Parameter Conditions Min Max Unit\nfPPClock frequency in data transfer \nmodeCL \uf0a3\uf020 30 pF 0 48 MHz\n- SDIO_CK/fPCLK2 frequency ratio - - 8/3 -\ntW(CKL) Clock low time, fPP = 16 MHz CL \uf0a3\uf020 30 pF 32 -\nnstW(CKH) Clock high time, fPP = 16 MHz CL \uf0a3\uf020 30 pF 31 -\ntr Clock rise time CL \uf0a3\uf020 30 pF - 3.5\ntf Clock fall time CL \uf0a3\uf020 30 pF - 5\nCMD, D inputs (referenced to CK)\ntISU Input setup time CL \uf0a3\uf020 30 pF 2 -\nns\ntIH Input hold time CL \uf0a3\uf020 30 pF 0 -\nCMD, D outputs (referenced to  CK) in MMC and SD HS mode\ntOV Output valid time CL \uf0a3\uf020 30 pF - 6\nns\ntOH Output hold time CL \uf0a3\uf020 30 pF 0.3 -\nCMD, D outputs (referenced to CK) in SD default mode(1)\n1. Refer to SDIO_CLKCR, the SDI clock control register to control the CK output.tOVD Output valid default time CL \uf0a3\uf020 30 pF - 7\nns\ntOHD Output hold default time CL \uf0a3\uf020 30 pF 0.5 -ai14888CK\nD, CMD\n(output)tOVD tOHD\nTable 86. RTC characteristics \nSymbol Parameter Conditions Min Max\n-fPCLK1 /RTCCLK frequency ratioAny read/write operation \nfrom/to an RTC register4-\nPackage information STM32F20xxx\n148/181 DS6329 Rev 187 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK packages, depending on their level of environmental compliance. ECOPACK \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK is an ST trademark.\n7.1 LQFP64 package information\nLQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.\nFigure 77. LQFP64 outline\n1. Drawing is not to scale.\n          Table 87. LQFP64 mechanical  data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.05715W_ME_V3A1A2ASEATING PLANE\nccc C\nbC\nc\nA1\nL\nL1K\nIDENTIFICATIONPIN 1D\nD1\nD3\ne1 16173233 48\n49\n64\nE3\nE1\nEGAUGE PLANE0.25 mm\nDS6329 Rev 18 149/181STM32F20xxx Package information\n180Figure 78. LQFP64 recommended footprint\n1. Dimensions are expr essed in millimeters.b 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -\nD3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -\nE3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to four decimal digits.Table 87. LQFP64 mechanical  data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n48\n32 49\n64 17\n1 161.20.333\n10.312.7\n10.30.5\n7.8\n12.7\nai14909c\nPackage information STM32F20xxx\n150/181 DS6329 Rev 18Device marking\nFigure  79 gives an example of topside marking orie ntation versus pin 1 identifier location.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 79. Device marking (package top view)\nMS53594V1STM32F205\nRET6\nY\nB\nProduct \nidentification(1)\nPin 1 \nidentificationRevision codeWWDate code\nDS6329 Rev 18 151/181STM32F20xxx Package information\n1807.2 WLCSP64+2 package information\nWLCSP64+2 is a 66-ball, 3.639 x 3.971 mm, 0.4 mm pitch wafer level chip scale package.\nFigure 80. WLCSP64+2 outline\n1. Drawing is not to scale.\n          Table 88. WLCSP64+2 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA 0.540 0.570 0.600 0.0213 0.0224 0.0236\nA1 - 0.190 - - 0.0075 -\nA2 - 0.380 - - 0.0150 -\nA3 - 0.025 - - 0.0100 -\nb(2)0.240 0.270 0.300 0.0094 0.0106 0.0118\nD 3.604 3.639 3.674 0.1419 0.1433 0.1446\nE 3.936 3.971 4.006 0.1550 0.1563 0.1577\ne - 0.400 - - 0.0157 -\ne1 - 3.200 - - 0.1260 -\ne2 - 3.200 - - 0.1260 -A0FX_ME_V2Bump side Side viewDetail A\nWafer back sideA1 ball location    \nA1Detail A\nrotated by 90 °C\neeeD\nSeating planeA2\nA\nbEee1\ne\nG\nFe2\nA3\nPackage information STM32F20xxx\n152/181 DS6329 Rev 18Figure 81. WLCSP64+2 recommended footprint\n          F - 0.220 - - 0.0087 -\nG - 0.386 - - 0.0152 -\naaa - - 0.100 - - 0.0039\nbbb - - 0.100 - - 0.0039\nccc - - 0.100 - - 0.0039\nddd - - 0.050 - - 0.0020\neee - - 0.050 - - 0.0020\n1. Values in inches are converted from mm and rounded to four decimal digits.\n2. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.\nTable 89. WLCSP64+2 recommended PCB design rules (0.4 mm pitch) \nDimension Recommended values\nPitch 0.4\nDpad 0.225 mm\nDsm 0.290 mm typ. (depends on the soldermask registration tolerance)\nStencil opening 0.250 mmStencil thickness 0.100 mmTable 88. WLCSP64+2 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA0FX_FP_V1Dpad\nDsm\nDS6329 Rev 18 153/181STM32F20xxx Package information\n1807.3 LQFP100 pac kage information\nLQFP100 is a 100-pin, 14 x 14 mm low-profile quad flat package.\nFigure 82. LQFP100 outline\n1. Drawing is not to scale.\n          Table 90. LQPF100 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nD1 13.800 14.000 14.200 0. 5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0. 6220 0.6299 0.6378\nE1 13.800 14.000 14.200 0. 5433 0.5512 0.5591eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING PLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 25261007675 51\n50\n1L_ME_V5A2A\nA1\nL1Lcb\nA1\nPackage information STM32F20xxx\n154/181 DS6329 Rev 18Figure 83. LQFP100 recommended footprint\n1. Dimensions are expr essed in millimeters.E3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Table 90. LQPF100 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n75 51\n50 760.5\n0.3\n16.7 14.3\n100 26\n12.3251.2\n16.71\nai14906c\nDS6329 Rev 18 155/181STM32F20xxx Package information\n180Device marking\nThe following figure gives an example of tops ide marking and pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 84. LQFP100 marking (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST wi ll be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be contac ted prior to any decision to use these Engineering \nsamples to run qualification activity.MSv36143V2Product \nidentification(1)\nDate code\nPin 1 \nidentifierYWW\nRevision \ncode VFT6    XSTM32F207\nPackage information STM32F20xxx\n156/181 DS6329 Rev 187.4 LQFP144 pac kage information\nLQFP144 is a 144-pin, 20 x 20 mm low-profile quad flat package.\nFigure 85. LQFP144 outline\n1. Drawing is not to scale. eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING\nPLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 3637\n144109108 73\n72\n1A_ME_V4A2A\nA1\nL1Lcb\nA1\nDS6329 Rev 18 157/181STM32F20xxx Package information\n180          Table 91. LQFP144 mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted fr om mm and rounded to four decimal digits.Min Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 21.800 22.000 22.200 0.8583 0.8661 0.8740\nD1 19.800 20.000 20.200 0.7795 0.7874 0.7953\nD3 - 17.500 - - 0.6890 -\nE 21.800 22.000 22.200 0.8583 0.8661 0.8740\nE1 19.800 20.000 20.200 0.7795 0.7874 0.7953\nE3 - 17.500 - - 0.6890 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nk 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.080 - - 0.0031\nPackage information STM32F20xxx\n158/181 DS6329 Rev 18Figure 86. LQFP144 recommended footprint\n1. Dimensions are expr essed in millimeters.0.50.35\n19.9 17.85\n22.61.35\n22.619.9\nai14905e1 36377273 108\n109\n144\nDS6329 Rev 18 159/181STM32F20xxx Package information\n180Device marking\nThe following figure gives an example of tops ide marking and pin 1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 87. LQFP144 marking (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST wi ll be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be contac ted prior to any decision to use these Engineering \nsamples to run qualification activity.MSv36144V2Date code\nPin 1 identifierSTM32F207ZGT61Product \nidentification(1)Revision code\nYWW\n\nPackage information STM32F20xxx\n160/181 DS6329 Rev 187.5 LQFP176 pac kage information\nLQFP176 is a 176-pin, 24 x 24 mm low profile quad flat package.\nFigure 88. LQFP176 outline\n1. Drawing is not to scale.\n          1T_ME_V2A2A\neEHEDHD\nZDZE\nb0.25 mm\ngauge plane\nA1\nL\nL1kc\nIDENTIFICATIONPIN 1Seating planeC\nA1\nTable 92. LQFP176 mechanical data \nSymbolDimensions\nmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059A2 1.350 - 1.450 0.0531 - 0.0571\nb 0.170 - 0.270 0.0067 - 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nDS6329 Rev 18 161/181STM32F20xxx Package information\n180D 23.900 - 24.100 0.9409 - 0.9488\nHD 25.900 - 26.100 1.0197 - 1.0276\nZD - 1.250 - - 0.0492 -\nE 23.900 - 24.100 0.9409 - 0.9488\nHE 25.900 - 26.100 1.0197 - 1.0276\nZE - 1.250 - - 0.0492 -\ne - 0.500 - - 0.0197 -\nL(2)0.450 - 0.750 0.0177 - 0.0295\nL1 - 1.000 - - 0.0394 -\nk0 ° - 7 ° 0 ° - 7 °\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted fr om mm and rounded to four decimal digits.\n2. L dimension is measured at gauge pl ane at 0.25 mm above the seating plane.Table 92. LQFP176 mechanical data (continued)\nSymbolDimensions\nmillimeters inches(1)\nMin Typ Max Min Typ Max\nPackage information STM32F20xxx\n162/181 DS6329 Rev 18Figure 89. LQFP176 recommended footprint\n1. Dimensions are expr essed in millimeters.1T_FP_V1133\n1321.2\n0.30.5\n89\n881.244\n45\n21.8\n26.7117626.7\n21.8\nDS6329 Rev 18 163/181STM32F20xxx Package information\n1807.6 UFBGA176+25 package information\nUFBGA176+25 is a 201-ball, 10 x 10 mm, 0.65 mm pitch ultra fine pitch ball grid array \npackage.\nFigure 90. UFBGA176+25 outline\n1. Drawing is not to scale.\n          Table 93. UFBGA176+25 mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 0.600 - - 0.0236 \nA1 - - 0.110 - - 0.0043 \nA2 - 0.450 - - 0.0177 -\nA3 - 0.130 - - 0.0051 0.0094A4 - 0.320 - - 0.0126 -\nb 0.240 0.290 0.340 0.0094 0.0114 0.0134\nD 9.850 10.000 10.150 0.3878 0.3937 0.3996\nD1 - 9.100 - - 0.3583 -\nE 9.850 10.000 10.150 0.3878 0.3937 0.3996\nE1 - 9.100 - - 0.3583 -\ne  - 0.650 - - 0.0256 -\nZ - 0.450 - - 0.0177 -\nddd - - 0.080 - - 0.0031A0E7_ME_V7D1\nSeating plane\nA2C ddd\nA1A\ne Z\nZ\ne\nRA\n15 1\nBOTTOM VIEWE\nD\nTOP VIEWØb (176 + 25  balls)BA\nB eeeØ M\nfffØ MC\nCAC\nA1 ball \nidentifierA1 ball \nindex \nareabA4\nE1A3\nPackage information STM32F20xxx\n164/181 DS6329 Rev 18Figure 91. UFBGA176+25 recommended footprint\n          eee - - 0.150 - - 0.0059 \nfff - - 0.050 - - 0.0020 \n1. Values in inches are converted fr om mm and rounded to four decimal digits.\nTable 94. UFBGA176+25 recommended PCB design rules (0.65 mm pitch BGA) \nDimension Recommended values\nPitch 0.65 mm\nDpad 0.300 mm\nDsm 0.400 mm typ (depends on the soldermask registration tolerance)Stencil opening 0.300 mm\nStencil thickness Between 0.100 mm and 0.125 mm\nPad trace width 0.100 mmTable 93. UFBGA176+25 mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA0E7_FP_V1Dpad\nDsm\nDS6329 Rev 18 165/181STM32F20xxx Package information\n180Device marking\nThe following figure gives an example of topside marking and ball A1 position identifier \nlocation. \nThe printed markings may differ depending on the supply chain.\nOther optional marking or inset/upset marks,  which depend on supply chain operations, are \nnot indicated below.\nFigure 92. UFBGA176+25 marking (package top view) \n1. Parts marked as “ES”, “E” or accompanied by an Engineering Sample notification letter, are not yet \nqualified and therefore not yet ready to be used in  production and any consequences  deriving from such \nusage will not be at ST charge. In no event, ST wi ll be liable for any customer usage of these engineering \nsamples in production. ST Quality has to be contac ted prior to any decision to use these Engineering \nsamples to run qualification activity.MS41484V1Revision code\nR\nSTM32\nF207IGH6\nDate codeProduct identification(1)\nBall A1\nidentifier\nPackage information STM32F20xxx\n166/181 DS6329 Rev 187.7 Thermal characteristics\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x \uf051JA)\nWhere:\n\uf0b7 TA max is the maximum ambient temperature in \uf0b0C,\n\uf0b7\uf051JA is the package junction-to-ambient thermal resistance, in \uf0b0C/W,\n\uf0b7 PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n\uf0b7 PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip \ninternal power.\nPI/O max represents the maxi mum power dissipation on  output pins where:\nPI/O max  = \uf053\uf020(VOL × IOL) + \uf053((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n          \nReference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.Table 95. Package thermal characteristics\nSymbol Parameter Value Unit\n\uf051JAThermal resistance junction-ambient \uf020\nLQFP 64 - 10 × 10 mm / 0.5 mm pitch45\n°C/WThermal resistance junction-ambient \uf020\nWLCSP64+2 - 0.400 mm pitch51\nThermal resistance junction-ambient \uf020\nLQFP100 - 14 × 14 mm / 0.5 mm pitch46\nThermal resistance junction-ambient \uf020\nLQFP144 - 20 × 20 mm / 0.5 mm pitch40\nThermal resistance junction-ambient \uf020\nLQFP176 - 24 × 24 mm / 0.5 mm pitch38\nThermal resistance junction-ambient \uf020\nUFBGA176 - 10× 10 mm / 0.5 mm pitch39\nDS6329 Rev 18 167/181STM32F20xxx Ordering information\n1808 Ordering information\n          \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, contact your  nearest ST sales office.          \nExample: STM32 F 205 R E T 6 V xxx\nDevice family\nSTM32 = Arm-based 32-bit microcontroller\nProduct type\nF = general-purpose\nDevice subfamily\n205 = STM32F20x, connectivity \n207= STM32F20x, connectivity , camera interface, Ethernet\nPin count\nR = 64 or 66 pins(1)\nV = 100 pins\nZ = 144 pins\nI = 176 pins\nFlash memory size\nB = 128 Kbytes of Flash memoryC = 256 Kbytes of Flash memory\nE = 512 Kbytes of Flash memory\nF = 768 Kbytes of Flash memoryG = 1024 Kbytes of Flash memory\nPackage\nT = LQFPH = UFBGA\nY = WLCSP\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C.\n7 = Industrial temperature range, –40 to 105 °C.\nSoftware option\nInternal code or Blank\nOptions\nxxx = programmed partsTR = tape and reel\n1. The 66 pins is available on WLCSP package only. \nRevision history STM32F20xxx\n168/181 DS6329 Rev 189 Revision history\n          Table 96. Document revision history \nDate Revision Changes\n05-Jun-2009 1 Initial release.\n09-Oct-2009 2Document status promoted from Target specification to Preliminary data.\nIn Table 8: STM32F20x pin and ball definitions :\n– Note 4 updated–V\nDD_SA  and VDD_3 pins inverted ( Figure 12: STM32F20x LQFP100 \npinout , Figure 13: STM32F20x LQFP144 pinout  and Figure 14: \nSTM32F20x LQFP176 pinout  corrected accordingly).\nSection : In order to meet environmental requirements, ST offers these \ndevices in different grades of ECOPACK packages, depending on their \nlevel of environmental compliance. ECOPACK specifications, grade \ndefinitions and product status are av ailable at: www.st.com. ECOPACK is \nan ST trademark.  changed to LQFP with no exposed pad.\n01-Feb-2010 3LFBGA144 package removed. STM32F203xx part numbers removed. \nPart numbers with 128 and 256 Kbyte Flash densities added.\nEncryption features removed.PC13-TAMPER-RTC renamed to PC13-RTC_AF1 and PI8-TAMPER-\nRTC renamed to PI8-RTC_AF2.\n13-Jul-2010 4Renamed high-speed SRAM, system SRAM.\nRemoved combination: 128 KBytes Flash memory in LQFP144.Added UFBGA176 package. Added note 1 related to LQFP176 package \nin Table 2 , Figure 14 , and Table  .\nAdded information on ART accelerator and audio PLL (PLLI2S).\nAdded Table 6: USART feature comparison .\nSeveral updates on Table 8: STM32F20x pin and ball definitions  and \nTable 10: Alternate function mapping . ADC, DAC, oscillator, RTC_AF, \nWKUP and VBUS signals removed from alternate functions and moved to \nthe “other functions” column in Table 8: STM32F20x pin and ball \ndefinitions .\nTRACESWO added in Figure 4: STM32F20x block diagram , Table 8: \nSTM32F20x pin and ball definitions , and Table 10: Alternate function \nmapping . \nXTAL oscillator frequency updated on cover page, in Figure 4: \nSTM32F20x block diagram  and in Section 3.11: Extern al interrupt/event \ncontroller (EXTI) . \nUpdated list of peripherals used for boot mode in Section 3.13: Boot \nmodes .\nAdded Regulator bypass mode in Section 3.16: Voltage regulator , and \nSection 6.3.4: Operating conditions at power-up / power-down (regulator \nOFF) .\nUpdated Section 3.17: Real-time clock (RTC), backup SRAM and backup \nregisters . \nAdded Note Note:  in Section 3.18: Low-power modes . \nAdded SPI TI protocol in Section 3.23: Serial peripheral interface (SPI) .\nDS6329 Rev 18 169/181STM32F20xxx Revision history\n18013-Jul-20104\n(cont’d)Added USB OTG_FS features in Section 3.28: Univer sal serial bus on-\nthe-go full-speed (OTG_FS) .\nUpdated VCAP_1  and VCAP_2  capacitor value to 2.2 µF in Figure 19: \nPower supply scheme . \nRemoved DAC, modified ADC limitations, and updated I/O compensation \nfor 1.8 to 2.1 V range in Table 15: Limitations depending on the operating \npower supply range .\nAdded VBORL , VBORM , VBORH and IRUSH  in Table 19: Embedded reset \nand power control block characteristics .\nRemoved table Typical current cons umption in Sleep mode with Flash \nmemory in Deep power down mode. Merged typical and maximum current consumption sections and added Table 21: Typical and maximum \ncurrent consumption in Run mode,  code with data processing \n running \nfrom Flash memory (ART accelerator disabled) , Table 20: Typical and \nmaximum current consumption in Run mode, code with data processing  \nrunning from Flash memory (ART accelerator enabled) or RAM, Table 22: \nTypical and maximum current consumption in Sleep mode, Table 23: \nTypical and maximum current consumpt ions in Stop mode, Table 24: \nTypical and maximum current c onsumptions in Standby mode , and \nTable 25: Typical and maximum current consumptions in VBAT mode .\nUpdate Table 34: Main PLL characteristics  and added Section 6.3.11: \nPLL spread spectrum clock generation (SSCG) characteristics .\nAdded Note 8  for CIO in Table 48: I/O AC characteristics .\nUpdated Section 6.3.18: TIM ti mer characteristics .\nAdded TNRST_OUT in Table 49: NRST pin characteristics .\nUpdated Table 52: I2C characteristics .\nRemoved 8-bit data in and data out waveforms from Figure 48: ULPI \ntiming diagram .\nRemoved note related to ADC calibration in Table 67 . Section 6.3.20: 12-\nbit ADC characteristics : ADC characteristics tables merged into one \nsingle table; tables ADC conversion time and ADC accuracy removed.\nUpdated Table 68: DAC characteristics .\nUpdated Section 6.3.22: Temperatur e sensor characteristics  and \nSection 6.3.23: VBAT monitoring characteristics .\nUpdate Section 6.3.26: Camera interface (DCMI) timing specifications .\nAdded Section 6.3.27: SD/SDIO MMC ca rd host interface (SDIO) \ncharacteristics , and Section 6.3.28: RTC characteristics .\nAdded Section 7.7: Thermal characteristics . Updated Table 91: LQFP176 \n- Low profile quad flat package 24 × 24 × 1.4 mm  package mechanical \ndata and Figure 86: LQFP176 - Low profile quad flat package 24 × 24 × \n1.4 mm, package outline .\nChanged tape and reel code to TX in Table  : .\nAdded Table 101: Main applications versus package for STM32F2xxx \nmicrocontrollers . Updated figures in Appendix A.2: USB OTG full speed \n(FS) interface solutions  and A.3: USB OTG high speed (HS) interface \nsolutions . Updated Figure 94: Audio player solution using PLL, PLLI2S, \nUSB and 1 crystal  and Figure 95: Audio PLL (PLLI2S) providing accurate \nI2S clock .Table 96. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F20xxx\n170/181 DS6329 Rev 1825-Nov-2010 5Update I/Os in Section : Features .\nAdded WLCSP64+2 package. Added note 1 related to LQFP176 on \ncover page. \nAdded trademark for ART accelerator. Updated Section 3.2: Adaptive \nreal-time memory accelerator (ART Accelerator™) .\nUpdated Figure 5: Multi-AHB matrix .\nAdded case of BOR inactivation using IRROFF on WLCSP devices in \nSection 3.15: Power supply supervisor .\nReworked Section 3.16: Voltage regulator  to clarify regulator off modes. \nRenamed PDROFF, IRROFF in the whole document.\nAdded Section 3.19: VBAT operation .\nUpdated LIN and IrDA features for UART4/5 in Table 6: USART feature \ncomparison .\nTable 8: STM32F20x pin and ball definitions : Modified VDD_3 pin, and \nadded note related to the FSMC_NL pin; renamed BYPASS-REG \nREGOFF, and add IRROFF pin; rena med USART4/5 UART4/5. USART4 \npins renamed UART4.\nChanged VSS_SA  to VSS, and VDD_SA  pin reserved for future use. \nUpdated maximum HSE crystal frequency to 26 MHz.Section 6.2: Absolu te maximum ratings : Updated V\nIN minimum and \nmaximum values and note related to five-volt tolerant inputs in Table 11: \nVoltage characteristics . Updated IINJ(PIN) maximum values  and related \nnotes in Table 12: Current characteristics . \nUpdated VDDA minimum value in Table 14: General operating conditions .\nAdded Note 2 and updated Maximum CPU frequency in Table 15: \nLimitations depending on the operating power supply range , and added \nFigure 21: Number of wait states versus fCPU and VDD range .\nAdded brownout level 1, 2, and 3 thresholds in Table 19: Embedded reset \nand power control block characteristics . \nChanged fOSC_IN  maximum value in Table 30: HSE 4-26 MHz oscillator \ncharacteristics .\nChanged fPLL_IN  maximum value in Table 34: Main PLL characteristics , \nand updated jitter parameters in Table 35: PLLI2S (audio PLL) \ncharacteristics .\nSection 6.3.16: I/O po rt characteristics : updated VIH and VIL in Table 48: \nI/O AC characteristics .\nAdded Note 1  below Table 47: Output voltage characteristics .\nUpdated RPD and RPU parameter description in Table 57: USB OTG FS \nDC electrical characteristics .\nUpdated VREF+ minimum value in Table 66: ADC characteristics .\nUpdated Table 71: Embedded internal reference voltage .\nRemoved Ethernet and USB2 for 64-pin devices in Table 101: Main \napplications versus package fo r STM32F2xxx microcontrollers .\nAdded A.2: USB OTG full speed (FS) interface solutions , removed “OTG \nFS connection with external PHY” figure, updated Figure 87 , Figure 88 , \nand Figure 90  to add STULPI01B.Table 96. Document revision history (continued)\nDate Revision Changes\nDS6329 Rev 18 171/181STM32F20xxx Revision history\n18022-Apr-2011 6Changed datasheet status to “Full Datasheet”.\nIntroduced concept of SRAM1 and SRAM2. LQFP176 package now in production and offered only for 256 Kbyte and \n1 Mbyte devices. Availability of WLCSP64+2 package limited to 512 Kbyte and 1 Mbyte devices.\nUpdated Figure 3: Compatible board design between STM32F10x and \nSTM32F2xx for LQFP144 package  and Figure 2: Compatible board \ndesign between STM32F10x and STM32F2xx for LQFP100 package . \nAdded camera interface for STM32F207Vx devices in Table 2: \nSTM32F205xx features and peripheral counts .\nRemoved 16 MHz internal RC oscillator accuracy in Section 3.12: Clocks \nand startup .\nUpdated Section 3.16: Voltage regulator .\nModified I\n2S sampling frequency range in Section 3.12: Clocks and \nstartup , Section 3.24: Inter-integrated sound (I2S), and Section 3.30: \nAudio PLL (PLLI2S) . \nUpdated Section 3.17: Real-time clock (RTC), backup SRAM and backup \nregisters  and description of TIM2 and TIM5 in Section 3.20.2: General-\npurpose timers (TIMx) .\nModified maximum baud rate (oversampling by 16) for USART1 in \nTable 6: USART feature comparison .\nUpdated note related to RFU pin below Figure 12: STM32F20x LQFP100 \npinout , Figure 13: STM32F20x LQFP144 pinout , Figure 14: STM32F20x \nLQFP176 pinout , Figure 15: STM32F20x UFBGA176 ballout , and \nTable 8: STM32F20x pin and ball definitions .\nIn Table 8: STM32F20x pin and ball definitions ,:changed I2S2_CK and \nI2S3_CK to I2S2_SCK and I2S3_SCK, respectively; added PA15 and TT (3.6 V tolerant I/O).\nAdded RTC_50Hz as PB15 alternate function in Table 8: STM32F20x pin \nand ball definitions  and Table 10: Alternate function mapping .\nRemoved \nETH _RMII_TX_CLK for PC3/AF11 in Table 10: Alternate function \nmapping .\nUpdated Table 11: Voltage characteristics  and Table 12: Current \ncharacteristics . \nTSTG updated to –65 to +150 in Table 13: Thermal characteristics .\nAdded CEXT, ESL, and ESR in Table 14: General operating conditions  as \nwell as Section 6.3.2: VCAP1/VCAP2 external capacitor .\nModified Note 4  in Table 15: Limitations depending on the operating \npower supply range .\nUpdated Table 17: Operating conditions at power-up / power-down \n(regulator ON) , and Table 18: Operating conditions at power-up / power-\ndown (regulator OFF) .\nAdded OSC_OUT pin in Figure 17: Pin loading conditions . and Figure 18: \nPin input voltage .\nUpdated Figure 19: Power supply scheme  to add IRROFF and REGOFF \npins and modified notes.\nUpdated VPVD, VBOR1 , VBOR2 , VBOR3 , TRSTTEMPO typical value, and \nIRUSH , added ERUSH and Note 2  in Table 19: Embedded reset and power \ncontrol block characteristics .Table 96. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F20xxx\n172/181 DS6329 Rev 1822-Apr-20116\n(cont’d)Updated Typical and maximum current consumption  conditions, as well \nas Table 21: Typical and maximum current consumption in Run mode, \ncode with data processing  running from Flash memory (ART accelerator \ndisabled)  and Table 20: Typical and maximum current consumption in \nRun mode, code with data processing  running from Flash memory (ART \naccelerator enabled) or RAM . Added Figure 23 , Figure 24 , Figure 25 , and \nFigure 26 .\nUpdated Table 22: Typical and maximum current consumption in Sleep \nmode , and added Figure 27  and Figure 28 .\nUpdated Table 23: Typical and maximum current consumptions in Stop \nmode . Added Figure 29: Typical current consumption vs. temperature in \nStop mode .\nUpdated Table 24: Typical and maximum current consumptions in \nStandby mode  and Table 25: Typical and maximum current consumptions \nin VBAT mode .\nUpdated On-chip peripheral current consumption  conditions and \nTable 26: Peripheral current consumption .\nUpdated tWUSTDBY and tWUSTOP , and added Note 3  in Table 27: Low-\npower mode wakeup timings . \nMaximum fHSE_ext and minimum tw(HSE)  values updated in Table 28: \nHigh-speed external user clock characteristics .\nUpdated C and gm in Table 30: HSE 4-26 MHz oscillator characteristics . \nUpdated RF, I2, gm, and tsu(LSE) in Table 31: LSE oscillator characteristics \n(fLSE = 32.768 kHz) .\nAdded Note 1  and updated ACCHSI, IDD(HSI, and tsu(HSI) in Table 32: HSI \noscillator characteristics . Added Figure 34: ACCHSI versus temperature .\nUpdated fLSI, tsu(LSI) and IDD(LSI) in Table 33: LSI oscillator \ncharacteristics . Added Figure 35: ACCLSI versus temperature\nTable 34: Main PLL characteristics : removed note 1, updated tLOCK , jitter, \nIDD(PLL) and IDDA(PLL) , added Note 2  for fPLL_IN  minimum and maximum \nvalues.\nTable 35: PLLI2S (audio PLL) characteristics : removed note 1, updated \ntLOCK , jitter, IDD(PLLI2S) and IDDA(PLLI2S) , added Note 2  for fPLLI2S_IN  \nminimum and maximum values.\nAdded Note 1  in Table 36: SSCG parameters constraint . \nUpdated Table 37: Flash memory characteristics . Modified Table 38: \nFlash memory programming  and added Note 2  for tprog. Updated tprog \nand added Note 1  in Table 39: Flash memory programming with VPP.\nModified Figure 40: Recommended NRST pin protection .\nUpdated Table 42: EMI characteristics  and EMI monitoring conditions in \nSection : Electromagnetic Interference (EMI) . Added Note 2  related to \nVESD(HBM) in Table 43: ESD absolute maximum ratings .\nUpdated Table 48: I/O AC characteristics . \nAdded Section 6.3.15: I/O current injection characteristics .\nModified maximum frequency values and conditions in Table 48: I/O AC \ncharacteristics . \nUpdated tres(TIM) in Table 50: Characteristics of TIMx connected to the \nAPB1 domain . Modified tres(TIM) and fEXT Table 51: Characteristics of \nTIMx connected to the APB2 domain .Table 96. Document revision history (continued)\nDate Revision Changes\nDS6329 Rev 18 173/181STM32F20xxx Revision history\n18022-Apr-20116\n(cont’d)Changed tw(SCKH)  to tw(SCLH) , tw(SCKL)  to tw(SCLL) , tr(SCK)  to tr(SCL) , and \ntf(SCK)  to tf(SCL)  in Table 52: I2C characteristics  and in Figure 41: I2C bus \nAC waveforms and measurement circuit .\nAdded Table 57: USB OTG FS DC electrical characteristics  and updated \nTable 58: USB OTG FS electrical characteristics .\nUpdated VDD minimum value in Table 62: Ethernet DC electrical \ncharacteristics .\nUpdated Table 66: ADC characteristics  and RAIN equation.\nUpdated RAIN equation. Updated Table 68: DAC characteristics .\nUpdated tSTART in Table 69: Temperature s ensor characteristics .\nUpdated R typical value in Table 70: VBAT monitoring characteristics .\nUpdated Table 71: Embedded internal reference voltage .\nModified FSMC_NOE waveform in Figure 57: Asynchronous non-\nmultiplexed SRAM/PSRAM/NOR read waveforms . Shifted end of \nFSMC_NEx/NADV/addresse s/NWE/NOE/NWAIT of a half FSMC_CLK \nperiod, changed td(CLKH-NExH ) to td(CLKL-NExH) , td(CLKH-AIV)  to td(CLKL-AIV) , \ntd(CLKH-NOEH)  to td(CLKL-NOEH) , and td(CLKH-NWEH)  to td(CLKL-NWEH) , and \nupdated data latency from 1 to 0 in Figure 61: Synchronous multiplexed \nNOR/PSRAM read timings , Figure 62: Synchronous multiplexed PSRAM \nwrite timings , Figure 63: Synchronous non-multiplexed NOR/PSRAM \nread timings , and Figure 64: Synchronous non-multiplexed PSRAM write \ntimings ,\nChanged td(CLKH-NExH ) to td(CLKL-NExH) , td(CLKH-AIV)  to td(CLKL-AIV) , \ntd(CLKH-NOEH)  to td(CLKL-NOEH) , td(CLKH-NWEH)  to td(CLKL-NWEH) , and \nmodified tw(CLK) minimum value in Table 76 , Table 77 , Table 78 , and \nTable 79 .\nUpdated note 2 in Table 72 , Table 73 , Table 74 , Table 75 , Table 76 , \nTable 77 , Table 78 , and Table 79 .\nModified th(NIOWR-D)  in Figure 70: PC Card/CompactFlash controller \nwaveforms for I/O space write access .\nModified FSMC_NCEx signal in Figure 71: NAND controller waveforms \nfor read access , Figure 72: NAND controller waveforms for write access , \nFigure 73: NAND controller waveform s for common memory read access , \nand Figure 74: NAND controller wa veforms for common memory write \naccess\nSpecified Full speed (FS) mode for Figure 89: USB OTG HS peripheral-\nonly connection in FS mode  and Figure 90: USB OTG HS host-only \nconnection in FS mode .Table 96. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F20xxx\n174/181 DS6329 Rev 1814-Jun-2011 7Added SDIO in Table 2: STM32F205xx features and peripheral counts .\nUpdated VIN for 5V tolerant pins in Table 11: Voltage characteristics .\nUpdated jitter parameters description in Table 34: Main PLL \ncharacteristics .\nRemove jitter values for system clock in Table 35: PLLI2S (audio PLL) \ncharacteristics .\nUpdated Table 42: EMI characteristics .\nUpdate Note 2  in Table 52: I2C characteristics .\nUpdated Avg_Slope typical value and TS_temp minimum value in \nTable 69: Temperature sensor characteristics .\nUpdated TS_vbat  minimum value in Table 70: VBAT monitoring \ncharacteristics .\nUpdated TS_vrefint  minimum value in Table 71: Embedded internal \nreference voltage .\nAdded Software option in Section 8: Ordering information .\nIn Table 101: Main applications versus package for STM32F2xxx \nmicrocontrollers , renamed USB1 and USB2, USB OTG FS and USB \nOTG HS, respectively; and removed USB OTG FS and camera interface \nfor 64-pin package; added USB OTG HS on 64-pin package; added Note 1  and Note 2 . \n20-Dec-2011 8Updated SDIO register addresses in Figure 16: Memory map .\nUpdated Figure 3: Compatible board design between STM32F10x and \nSTM32F2xx for LQFP144 package , Figure 2: Compatible board design \nbetween STM32F10x and STM32F2xx for LQFP100 package , Figure 1: \nCompatible board design between STM32F10x and STM32F2xx for \nLQFP64 package , and added Figure 4: Compatible board design \nbetween STM32F10xx and STM32F2xx for LQFP176 package .\nUpdated Section 3.3: Memory protection unit .\nUpdated Section 3.6: Embedded SRAM .\nUpdated Section 3.28: Universal seri al bus on-the-go full-speed \n(OTG_FS)  to remove external FS OTG PHY support.\nIn Table 8: STM32F20x pin and ball definitions : changed SPI2_MCK and \nSPI3_MCK to I2S2_MCK and I2S3 _MCK, respectively. Added ETH \n_RMII_TX_EN alternate function to  PG11. Added EVENTOUT in the list \nof alternate functions for I/O pin/balls. Removed OTG_FS_SDA, OTG_FS_SCL and OTG_FS_I NTN alternate functions.\nIn Table 10: Alternate function mapping : changed I2S3_SCK to \nI2S3_MCK for PC7/AF6, added FSMC_NCE3  for PG9, FSMC_NE3 for \nPG10, and FSMC_NCE2 for PD7. Removed OTG_FS_SDA, \nOTG_FS_SCL and OTG_FS_INTN al ternate functions. Changed \nI2S3_SCK into I2S3_MCK for PC7/AF6. Updated peripherals \ncorresponding to AF12. \nRemoved CEXT and ESR from Table 14: General operating conditions .\nAdded maximum power consumption at T\nA=25 °C in Table 23: Typical \nand maximum current consumptions in Stop mode .\nUpdated md minimum value in Table 36: SSCG parameters constraint .\nAdded examples in Section 6.3.11: PLL spread spectrum clock \ngeneration (SSCG) characteristics .Table 96. Document revision history (continued)\nDate Revision Changes\nDS6329 Rev 18 175/181STM32F20xxx Revision history\n18020-Dec-20118\n(cont’d)Updated Table 54: SPI characteristics  and Table 55: I2S characteristics .\nUpdated Figure 48: ULPI timing diagram  and Table 61: ULPI timing .\nUpdated Table 63: Dynamics characterist ics: Ethernet MAC signals for \nSMI, Table 64: Dynamics characteristics:  Ethernet MAC signals for RMII , \nand Table 65: Dynamics characteristics: Ethernet MAC signals for MII .\nSection 6.3.25: FSMC characteristics : updated Table 72  toTable 83 , \nchanged CL value to 30 pF, and modified FSMC configuration for \nasynchronous timings and waveforms. Updated Figure 62: Synchronous \nmultiplexed PSRAM write timings . \nUpdated Table 84: DCMI characteristics .\nUpdated Table 92: UFBGA176+25 - ultra thin fine pitch ball grid array 10 \n× 10 × 0.6 mm mechanical data .\nAppendix A.2: USB OTG full speed (FS) interface solutions : updated \nFigure 87: USB OTG FS (full speed) host-only connection  and added \nNote 2 , updated Figure 88: OTG FS (full spe ed) connection dual-role with \ninternal PHY  and added Note 3  and Note 4 , modified Figure 89: OTG HS \n(high speed) device connection, host and dual-role in high-speed mode with external PHY  and added Note 2 .\nAppendix A.3: USB OTG high speed (HS) interface solutions : \nremoved figures USB OTG HS device-only connection in FS mode  and \nUSB OTG HS host-only connection in FS mode,  updated Figure 89: OTG \nHS (high speed) device connection, host and dual-role in high-speed \nmode with external PHY .\nAdded Appendix A.4: Ethernet interface solutions .\nUpdated disclaimer on last page.\n24-Apr-2012 9Updated V\nDD minimum value in Section 2: Description . \nUpdated number of USB OTG HS and FS, modified packages for \nSTM32F207Ix part numbers, added Note 1  related to FSMC and Note 2  \nrelated to SPI/I2S, and updated Note 3 in Table 2: STM32F205xx \nfeatures and peripheral counts  and Table 3: STM32F207xx features and \nperipheral counts .\nAdded Note 2  and update TIM5 in Figure 4: STM32F20x block diagram .\nUpdated maximum number of maskable interrupts in Section 3.10: \nNested vectored interrupt controller (NVIC) .\nUpdated VDD minimum value in Section 3.14: Power supply schemes .\nUpdated Note a  in Section 3.16.1: Regulator ON .\nRemoved STM32F205xx in Section 3.28: Universal serial bus on-the-go \nfull-speed (OTG_FS) .\nRemoved support of I2C for OTG PHY in Section 3.29: Universal serial \nbus on-the-go high-speed (OTG_HS) .\nRemoved OTG_HS_SCL, OTG_ HS_SDA, OTG_FS_INTN in Table 8: \nSTM32F20x pin and ball definitions  and Table 10: Alternate function \nmapping .\nRenamed PH10 alternate function into TIM5_CH1 in Table 10: Alternate \nfunction mapping .\nAdded Table 9: FSMC pin definition .Table 96. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F20xxx\n176/181 DS6329 Rev 1824-Apr-20129\n(cont’d)Updated Note 1  in Table 14: General operating conditions , Note 2  in \nTable 15: Limitations depending on the operating power supply range , \nand Note 1  below Figure 21: Number of wait states versus fCPU and VDD \nrange .\nUpdated VPOR/PDR in Table 19: Embedded reset and power control block \ncharacteristics .\nUpdated typical values in Table 24: Typical and maximum current \nconsumptions in Standby mode  and Table 25: Typical and maximum \ncurrent consumptions in VBAT mode .\nUpdated Table 30: HSE 4-26 MHz oscillator characteristics  and Table 31: \nLSE oscillator characteristics (fLSE = 32.768 kHz) .\nUpdated Table 37: Flash memory characteristics , Table 38: Flash \nmemory programming , and Table 39: Flash memory programming with \nVPP.\nUpdated Section : Output driving current .\nUpdated Note 3  and removed note related to minimum hold time value in \nTable 52: I2C characteristics .\nUpdated Table 64: Dynamics characterist ics: Ethernet MAC signals for \nRMII .\nUpdated Note 1 , CADC, IVREF+ , and IVDDA in Table 66: ADC \ncharacteristics .\nUpdated Note 3  and note concerning ADC accuracy vs. negative injection \ncurrent in Table 67: ADC accuracy .\nUpdated Note 1  in Table 68: DAC characteristics .\nUpdated Section Figure 88.: UFBGA176+25 - ultra thin fine pitch ball grid \narray 10 × 10 × 0.6 mm,  package outline .\nAppendix A.1: Main applications versus package : removed number of \naddress lines for FSMC/NAND in Table 101: Main applications versus \npackage for STM32F2x xx microcontrollers .\nAppendix A.4: Ethernet interface solutions : updated Figure 92: Complete \naudio player solution 1  and Figure 93: Complete audio player solution 2 .\n29-Oct-2012 10Changed minimum supply voltage from 1.65 to 1.8 V.\nUpdated number of AHB buses in Section 2: Description  and \nSection 3.12: Clocks and startup .\nRemoved Figure 4. Compatible board design between STM32F10xx and \nSTM32F2xx for LQFP176 package. \nUpdated Note 2  below Figure 4: STM32F20x block diagram .\nChanged System memory to System memory + OTP in Figure 16: \nMemory map .\nAdded Note 1  below Table 16: VCAP1/VCAP2 operating conditions .\nUpdated VDDA and VREF+ decoupling capacitor in Figure 19: Power \nsupply scheme  and updated Note 3 .\nChanged simplex mode into half-duplex mode in Section 3.24: Inter-\nintegrated sound (I2S).\nReplaced DAC1_OUT and DAC2_OUT by DAC_OUT1 and DAC_OUT2, \nrespectively.Changed TIM2_CH1/TIM2_ETR into TIM2_CH1_ETR for \nPA0 and PA5 in Table 10: Alternate function mapping .Table 96. Document revision history (continued)\nDate Revision Changes\nDS6329 Rev 18 177/181STM32F20xxx Revision history\n18029-Oct-201210\n(cont’d)Updated note applying to IDD (external clock and all peripheral disabled) \nin Table 21: Typical and maximum current consumption in Run mode, \ncode with data processing  running from Flash memory (ART accelerator \ndisabled) . Updated Note 3  below Table 22: Typical and maximum current \nconsumption in Sleep mode .\nRemoved fHSE_ext typical value in Table 28: High-speed external user \nclock characteristics .\nUpdated master I2S clock jitter conditions and values in Table 35: PLLI2S \n(audio PLL) characteristics .\nUpdated equations in Section 6.3.11: PLL spread spectrum clock \ngeneration (SSCG) characteristics .\nSwapped TTL and CMOS port conditions for VOL and VOH in Table 47: \nOutput voltage characteristics .\nUpdated VIL(NRST) and VIH(NRST) in Table 49: NRST pin characteristics .\nUpdated Table 54: SPI characteristics  and Table 55: I2S characteristics . \nRemoved note 1 related to measurement points below Figure 43: SPI \ntiming diagram - Slave mode and CPHA = 1 , Figure 44: SPI timing \ndiagram - Master mode , and Figure 45: I2S slave timing diagram (Philips \nprotocol)(1).\nUpdated tHC in Table 61: ULPI timing . \nUpdated Figure 49: Ethernet SMI timing diagram , Table 63: Dynamics \ncharacteristics: Ethernet MAC signals for SMI  and Table 65: Dynamics \ncharacteristics: Ethernet MAC signals for MII . \nUpdate fTRIG in Table 66: ADC characteristics .\nUpdated IDDA description in Table 68: DAC characteristics .\nUpdated note below Figure 54: Power supply and reference decoupling \n(VREF+ not connected to VDDA) and Figure 55: Power supply and \nreference decoupling (VREF+ connected to VDDA).\nReplaced td(CLKL-NOEL) by td(CLKH-NOEL) in Table 76: Synchronous \nmultiplexed NOR/PSRAM read timings , Table 78: Synchronous non-\nmultiplexed NOR/PSRAM read timings , Figure 61: Synchronous \nmultiplexed NOR/PSRAM read timings  and Figure 63: Synchronous non-\nmultiplexed NOR/PSRAM read timings .\nAdded Figure 87: LQFP176 recommended footprint .\nAdded Note 2  below Figure 86: Regulator OFF/internal reset ON .\nUpdated device subfamily in Table  : .\nRemove reference to note  2 for USB IOTG FS in Table 101: Main \napplications versus package fo r STM32F2xxx microcontrollers .\n04-Nov-2013 11In the whole document, updated notes related to WLCSP64+2 usage with \nIRROFF set to VDD. Updated Section 3.14: Power supply schemes , \nSection 3.15: Power supply supervisor , Section 3.16.1: Regulator ON  \nand Section 3.16.2: Regulator OFF . Added Section 3.16.3: Regulator \nON/OFF and internal reset ON/OFF availability . Added note related to \nWLCSP64+2 package. \nRestructured RTC features and added reference clock detection in \nSection 3.17: Real-time clock (RTC), backup SRAM and backup \nregisters .\nAdded VIN in Table 14: General operating conditions . Table 96. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F20xxx\n178/181 DS6329 Rev 1804-Nov-201311\n(cont’d)Added note indicating the package view below Figure 10: STM32F20x \nLQFP64 pinout , Figure 12: STM32F20x LQFP100 pinout , Figure 13: \nSTM32F20x LQFP144 pinout , and Figure 14: STM32F20x LQFP176 \npinout .\nAdded Table 7: Legend/abbreviations used in the pinout table . Table 8: \nSTM32F20x pin and ball definitions : content reformatted; removed \nindexes on VSS and VDD; updated PA4, PA5, PA6, PC4, BOOT0; \nreplaced DCMI_12 by DCMI_D12, TIM8_CHIN by TIM8_CH1N, ETH_MII_RX_D0 by ETH_MII_ RXD0, ETH_MII_RX_D1 by \nETH_MII_RXD1, ETH_RMII_RX _D0 by ETH_RMII_RXD0, \nETH_RMII_RX_D1 by ETH_RMII_RXD1, and RMII_CRS_DV by ETH_RMII_CRS_DV.\nTable 10: Alternate function mapping : replaced FSMC_BLN1 by \nFSMC_NBL1, added EVENTOUT as AF 15 alternated function for PC13, \nPC14, PC15, PH0, PH1, and PI8.\nUpdated Figure 17: Pin loading conditions  and Figure 18: Pin input \nvoltage .\nRemoved note applying to V\nPOR/PDR  minimum value in Table 19: \nEmbedded reset and power control block characteristics .\nUpdated notes related to CL1 and CL2 in Section : Low-speed external \nclock generated from a crystal/ceramic resonator .\nUpdated conditions in Table 41: EMS characteristics . Updated Table 42: \nEMI characteristics . Updated VIL, VIH and VHys in Table 46: I/O static \ncharacteristics . Added Section : Output driving current and updated \nFigure 39: I/O AC characteristics definition . \nUpdated VIL(NRST) and VIH(NRST) in Table 49: NRST pin characteristics , \nupdated Figure 39: I/O AC characteristics definition .\nRemoved tests conditions in Section : I2C interface characteristics . \nUpdated Table 52: I2C characteristics  and Figure 41: I2C bus AC \nwaveforms and measurement circuit .\nUpdated IVREF+  and IVDDA  in Table 66: ADC characteristics . Updated \nOffset comments in Table 68: DAC characteristics .\nUpdated minimum th(CLKH-DV) value in Table 78: Synchronous non-\nmultiplexed NOR/PSRAM read timings .Removed Appendix A Application \nblock diagrams. \nUpdated Figure 77: LQFP64 – 10 x 10 mm 64 pin low-profile quad flat \npackage outline  and Table 87: LQFP64 – 10 x 10 mm 64 pin low-profile \nquad flat package mechanical data . Updated Figure 80: LQFP100, 14 x \n14 mm 100-pin low-profile quad flat package outline , Figure 83: \nLQFP144, 20 x 20 mm, 144-pin low-profile quad  flat package outline , \nFigure 86: LQFP176 - Low profile qua d flat package 24 × 24 × 1.4 mm, \npackage outline . Updated Figure 88: UFBGA176+25 - ultra thin fine pitch \nball grid array 10 × 10 × 0.6 mm,  package outline  and Figure 88: \nUFBGA176+25 - ultra thin fine pitch ball grid array 10 × 10 × 0.6 mm,  \npackage outline .Table 96. Document revision history (continued)\nDate Revision Changes\nDS6329 Rev 18 179/181STM32F20xxx Revision history\n18027-Oct-2014 12Updated VBAT voltage range in Figure 19: Power supply scheme . Added \ncaution note in Section 6.1.6: Power supply scheme .\nUpdated VIN in Table 14: General operating conditions .\nRemoved note 1 in Table 23: Typical and maximum current consumptions \nin Stop mode .\nUpdated Table 45: I/O current injection susceptibility , Section 6.3.16: I/O \nport characteristics  and Section 6.3.17: NRST pin characteristics .\nRemoved note 3 in Table 69: Temperature sensor characteristics .\nUpdated Figure 79: WLCSP64+2 - 0.400 mm pitch wafer level chip size \npackage outline  and Table 88: WLCSP64+2 - 0.400 mm pitch wafer level \nchip size  package mechanical data . Added Figure 84: LQFP100 marking \n(package top view)  and Figure 87: LQFP144 marking (package top view) .\n2-Feb-2016 13Updated Section 1: Introduction .\nUpdated Table 32: HSI oscillator characteristics  and its footnotes.\nUpdated Figure 36: PLL output clock waveforms in center spread mode , \nFigure 37: PLL output clock waveforms in down spread mode ,\nFigure 54: Power supply and reference decoupling (VREF+ not connected \nto VDDA) and Figure 55: Power supply and reference decoupling (VREF+ \nconnected to VDDA).\nUpdated Section 7: Package information  and its subsections.\n24-Jun-2016 14Updated figures 1, 2 and 3 in Section 2.1: Full compatibility throughout \nthe family .\nUpdated Device marking  and Figure 84  in Section 7.3: LQFP100 \npackage information .\nUpdated Device marking  and Figure 87  in Section 7.4: LQFP144 \npackage information .\nUpdated Section 7.6: UFBGA176+25 package information  with \nintroduction of Device marking  and Figure 92 .\nUpdated Table 96: Ordering information scheme .\n11-Aug-2016 15Updated Features , Section 7.2: WLCSP64+2 package information  and \ntitle of Section 8: Ordering information .\nUpdated Figure 54: Power supply and reference decoupling (VREF+ not \nconnected to VDDA).\n29-Mar-2019 16Updated Section 1: Introduction  and Section 2: Description .\nUpdated Table 72: Asynchronous non-multiplexed SRAM/PSRAM/NOR \nread timings .\nUpdated Figure 38: FT I/O input characteristics .\nUpdated paragraph introducing all package marking schematics to add \nthe new sentence “The printed markings may differ depending on the supply chain”.\nMinor text edits across the whole document.\n26-Nov-2019 17 Updated caption of figures and tables in Section 7: Package information .Table 96. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F20xxx\n180/181 DS6329 Rev 1802-Jul-2020 18Updated Section 3.29: Universal seri al bus on-the-go high-speed \n(OTG_HS) .\nUpdated Table 19: Embedded reset and power control block \ncharacteristics , Table 48: I/O AC characteristics  and Table 80: Switching \ncharacteristics for PC Card/CF read and write cycles  in  attribut e/common \nspace .\nAdded footnote 2 to Table 8: STM32F20x pin and ball definitions  and \nupdated footnote 1 of Table 32: HSI oscillator characteristics .\nAdded Device marking .\nMinor text edits across the whole document.Table 96. Document revision history (continued)\nDate Revision Changes\nDS6329 Rev 18 181/181STM32F20xxx\n181          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to \nwww.st.com/trademarks . All other \nproduct or service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2020 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### STM32F205RET6 Overview

**Description:**
The STM32F205RET6 is a high-performance microcontroller from STMicroelectronics, based on the Arm® Cortex®-M3 core. It operates at a maximum frequency of 120 MHz and is designed for a wide range of applications, including industrial control, medical devices, and consumer electronics. The microcontroller features a rich set of peripherals, including USB OTG, Ethernet, multiple timers, ADCs, and communication interfaces.

### Key Specifications:

- **Voltage Ratings:**
  - Operating Voltage: 1.8 V to 3.6 V
  - VCAP1/VCAP2: 2.2 µF external capacitors required for stabilization

- **Current Ratings:**
  - Supply Current in Run Mode (ART accelerator enabled): 
    - 120 MHz: 49 mA (typical)
    - 90 MHz: 38 mA (typical)
    - 60 MHz: 26 mA (typical)
  - Supply Current in Sleep Mode: 
    - 120 MHz: 38 mA (typical)
  - Supply Current in Stop Mode: 
    - 0.55 mA (typical)

- **Power Consumption:**
  - Maximum power consumption in Run mode: 72 mA at 120 MHz
  - Power consumption in Sleep mode: 38 mA at 120 MHz
  - Power consumption in Stop mode: 0.55 mA

- **Operating Temperature Range:**
  - -40 °C to +105 °C

- **Package Type:**
  - LQFP64 (10 x 10 mm), LQFP100 (14 x 14 mm), LQFP144 (20 x 20 mm), LQFP176 (24 x 24 mm), UFBGA176 (10 x 10 mm)

- **Special Features:**
  - Arm® Cortex®-M3 core with Adaptive real-time accelerator (ART Accelerator™)
  - Up to 1 MB Flash memory and 128 + 4 KB SRAM
  - 3 × 12-bit ADCs with up to 24 channels
  - USB 2.0 OTG HS/FS, Ethernet MAC
  - 17 timers, 15 communication interfaces
  - Low-power modes: Sleep, Stop, and Standby
  - Integrated real-time clock (RTC) and backup SRAM

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 2

### Typical Applications:
The STM32F205RET6 microcontroller is suitable for various applications, including:
- **Motor Drive and Control:** Ideal for applications requiring precise control of motors.
- **Medical Equipment:** Used in devices that require reliable and efficient processing.
- **Industrial Automation:** Suitable for PLCs, inverters, and circuit breakers.
- **Consumer Electronics:** Found in printers, scanners, and home appliances.
- **Alarm Systems and HVAC:** Utilized in security systems and heating, ventilation, and air conditioning controls.

### Conclusion:
The STM32F205RET6 is a versatile microcontroller that combines high performance with a rich set of features, making it suitable for a wide range of applications across various industries. Its low power consumption and extensive peripheral support enhance its usability in embedded systems.