// Seed: 1557757712
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1;
  tri id_1;
  assign id_1 = 1 == id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    output supply1 id_2,
    output supply0 id_3,
    input supply1 id_4
    , id_26,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wor id_9,
    output wire id_10,
    input wand id_11,
    input tri id_12,
    input uwire id_13,
    output uwire id_14,
    input wor id_15,
    input wor id_16,
    input uwire id_17,
    output tri id_18,
    input wand id_19,
    output supply1 id_20,
    input wand id_21,
    input wire id_22,
    input wand id_23,
    input tri id_24
);
endmodule
macromodule module_3 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    output tri1 id_3,
    input uwire id_4,
    output tri0 id_5
);
  assign id_3 = !1;
  module_2(
      id_2,
      id_5,
      id_3,
      id_3,
      id_0,
      id_2,
      id_3,
      id_4,
      id_2,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_3,
      id_4,
      id_0,
      id_4,
      id_5,
      id_0,
      id_3,
      id_4,
      id_0,
      id_1,
      id_1
  );
endmodule
