Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Apr 21 19:47:34 2024
| Host         : P2-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WrapperBook_timing_summary_routed.rpt -pb WrapperBook_timing_summary_routed.pb -rpx WrapperBook_timing_summary_routed.rpx -warn_on_violation
| Design       : WrapperBook
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 1000        
LUTAR-1    Warning           LUT drives async reset alert                2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               12          
TIMING-23  Warning           Combinational loop found                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2308)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6233)
5. checking no_input_delay (3)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2308)
---------------------------
 There are 2208 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: combook/clock_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: datarec/clock_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga2/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6233)
---------------------------------------------------
 There are 6233 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.946    -1632.483                    142                  147        0.232        0.000                      0                  147        4.500        0.000                       0                    38  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.946    -1632.483                    142                  147        0.232        0.000                      0                  147        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack      -11.946ns,  Total Violation    -1632.483ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.946ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.417ns  (logic 14.358ns (67.041%)  route 7.059ns (32.959%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    25.015 f  vga2/address__1/P[15]
                         net (fo=12, routed)          1.205    26.220    vga2/Sprites/P[15]
    SLICE_X73Y112        LUT4 (Prop_lut4_I2_O)        0.124    26.344 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.341    26.686    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y22         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.616    15.038    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism              0.180    15.218    
                         clock uncertainty           -0.035    15.183    
    RAMB36_X2Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.740    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                         -26.686    
  -------------------------------------------------------------------
                         slack                                -11.946    

Slack (VIOLATED) :        -11.897ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.366ns  (logic 14.358ns (67.199%)  route 7.008ns (32.801%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 15.036 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.015 f  vga2/address__1/P[17]
                         net (fo=9, routed)           0.996    26.011    vga2/Sprites/P[17]
    SLICE_X79Y121        LUT4 (Prop_lut4_I0_O)        0.124    26.135 r  vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.501    26.636    vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X3Y24         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.614    15.036    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y24         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism              0.180    15.216    
                         clock uncertainty           -0.035    15.181    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.738    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                         -26.636    
  -------------------------------------------------------------------
                         slack                                -11.897    

Slack (VIOLATED) :        -11.853ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.314ns  (logic 14.358ns (67.364%)  route 6.956ns (32.636%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.015 f  vga2/address__1/P[17]
                         net (fo=9, routed)           1.080    26.095    vga2/Sprites/P[17]
    SLICE_X74Y122        LUT4 (Prop_lut4_I1_O)        0.124    26.219 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.364    26.583    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y24         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.606    15.028    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y24         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.180    15.208    
                         clock uncertainty           -0.035    15.173    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.730    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -26.583    
  -------------------------------------------------------------------
                         slack                                -11.853    

Slack (VIOLATED) :        -11.842ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.306ns  (logic 14.358ns (67.391%)  route 6.948ns (32.609%))
  Logic Levels:           11  (DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.015 f  vga2/address__1/P[17]
                         net (fo=9, routed)           1.073    26.088    vga2/Sprites/P[17]
    SLICE_X75Y127        LUT2 (Prop_lut2_I1_O)        0.124    26.212 r  vga2/Sprites/MemoryArray_reg_2_i_1__0/O
                         net (fo=2, routed)           0.363    26.575    vga2/Sprites/MemoryArray_reg_2_i_1__0_n_0
    RAMB36_X2Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.609    15.031    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.211    
                         clock uncertainty           -0.035    15.176    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.733    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -26.575    
  -------------------------------------------------------------------
                         slack                                -11.842    

Slack (VIOLATED) :        -11.830ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.302ns  (logic 14.358ns (67.401%)  route 6.944ns (32.599%))
  Logic Levels:           11  (DSP48E1=4 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.015 f  vga2/address__1/P[17]
                         net (fo=9, routed)           0.710    25.725    vga2/Sprites/P[17]
    SLICE_X79Y120        LUT2 (Prop_lut2_I0_O)        0.124    25.849 r  vga2/Sprites/MemoryArray_reg_0_i_1/O
                         net (fo=2, routed)           0.723    26.571    vga2/Sprites/MemoryArray_reg_0_i_1_n_0
    RAMB36_X3Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617    15.039    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.219    
                         clock uncertainty           -0.035    15.184    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.741    vga2/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -26.571    
  -------------------------------------------------------------------
                         slack                                -11.830    

Slack (VIOLATED) :        -11.826ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.167ns  (logic 14.234ns (67.245%)  route 6.933ns (32.755%))
  Logic Levels:           10  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    25.015 r  vga2/address__1/P[6]
                         net (fo=8, routed)           1.422    26.437    vga2/Sprites/P[6]
    RAMB36_X2Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.609    15.031    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.211    
                         clock uncertainty           -0.035    15.176    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.610    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -26.437    
  -------------------------------------------------------------------
                         slack                                -11.826    

Slack (VIOLATED) :        -11.823ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.172ns  (logic 14.234ns (67.231%)  route 6.938ns (32.769%))
  Logic Levels:           10  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    25.015 r  vga2/address__1/P[5]
                         net (fo=8, routed)           1.426    26.441    vga2/Sprites/P[5]
    RAMB36_X3Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617    15.039    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.219    
                         clock uncertainty           -0.035    15.184    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.618    vga2/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -26.441    
  -------------------------------------------------------------------
                         slack                                -11.823    

Slack (VIOLATED) :        -11.800ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.149ns  (logic 14.234ns (67.305%)  route 6.915ns (32.695%))
  Logic Levels:           10  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    25.015 r  vga2/address__1/P[3]
                         net (fo=8, routed)           1.403    26.418    vga2/Sprites/P[3]
    RAMB36_X3Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.617    15.039    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.219    
                         clock uncertainty           -0.035    15.184    
    RAMB36_X3Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.618    vga2/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -26.418    
  -------------------------------------------------------------------
                         slack                                -11.800    

Slack (VIOLATED) :        -11.793ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.272ns  (logic 14.358ns (67.497%)  route 6.914ns (32.503%))
  Logic Levels:           11  (DSP48E1=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 15.046 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    25.015 r  vga2/address__1/P[17]
                         net (fo=9, routed)           0.858    25.873    vga2/Sprites/P[17]
    SLICE_X79Y118        LUT4 (Prop_lut4_I0_O)        0.124    25.997 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.544    26.541    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X3Y22         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.624    15.046    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y22         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism              0.180    15.226    
                         clock uncertainty           -0.035    15.191    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.748    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -26.541    
  -------------------------------------------------------------------
                         slack                                -11.793    

Slack (VIOLATED) :        -11.782ns  (required time - arrival time)
  Source:                 vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.123ns  (logic 14.234ns (67.387%)  route 6.889ns (32.613%))
  Logic Levels:           10  (DSP48E1=4 LUT3=1 LUT5=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.269ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.667     5.269    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y16         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.141 r  vga2/ImageData/MemoryArray_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.206    vga2/ImageData/MemoryArray_reg_0_6_n_0
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.631 r  vga2/ImageData/MemoryArray_reg_1_6/DOADO[0]
                         net (fo=3, routed)           1.407    10.039    vga2/ImageData/colorAddr[6]
    SLICE_X72Y95         LUT5 (Prop_lut5_I4_O)        0.124    10.163 r  vga2/ImageData/address1_i_9/O
                         net (fo=24, routed)          0.670    10.833    vga2/ImageData/address1_i_9_n_0
    SLICE_X73Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.957 f  vga2/ImageData/address1_i_32/O
                         net (fo=7, routed)           0.499    11.456    vga2/Display/sel0[2]
    SLICE_X76Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.580 r  vga2/Display/address1_i_45/O
                         net (fo=3, routed)           0.596    12.176    vga2/Display/address1_i_45_n_0
    SLICE_X77Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.300 r  vga2/Display/address1_i_20_comp/O
                         net (fo=1, routed)           0.580    12.880    vga2/Display/address1_i_20_n_0
    SLICE_X77Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.004 r  vga2/Display/address1_i_6_comp/O
                         net (fo=1, routed)           0.565    13.569    vga2/final_ascii[2]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[2]_P[10])
                                                      5.070    18.639 r  vga2/address1/P[10]
                         net (fo=1, routed)           1.125    19.764    vga2/address1_n_95
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[10]_PCOUT[47])
                                                      2.016    21.780 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002    21.782    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.495 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.497    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    25.015 r  vga2/address__1/P[3]
                         net (fo=8, routed)           1.377    26.392    vga2/Sprites/P[3]
    RAMB36_X2Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.609    15.031    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y25         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.180    15.211    
                         clock uncertainty           -0.035    15.176    
    RAMB36_X2Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.610    vga2/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -26.392    
  -------------------------------------------------------------------
                         slack                                -11.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.509    vga2/clk_IBUF_BUFG
    SLICE_X75Y109        FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y109        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.807    vga2/pixCounter_reg_n_0_[0]
    SLICE_X75Y109        LUT2 (Prop_lut2_I0_O)        0.042     1.849 r  vga2/pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga2/pixCounter[1]_i_1_n_0
    SLICE_X75Y109        FDRE                                         r  vga2/pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.863     2.028    vga2/clk_IBUF_BUFG
    SLICE_X75Y109        FDRE                                         r  vga2/pixCounter_reg[1]/C
                         clock pessimism             -0.518     1.509    
    SLICE_X75Y109        FDRE (Hold_fdre_C_D)         0.107     1.616    vga2/pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga2/pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.590     1.509    vga2/clk_IBUF_BUFG
    SLICE_X75Y109        FDRE                                         r  vga2/pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y109        FDRE (Prop_fdre_C_Q)         0.141     1.650 f  vga2/pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.156     1.807    vga2/pixCounter_reg_n_0_[0]
    SLICE_X75Y109        LUT1 (Prop_lut1_I0_O)        0.045     1.852 r  vga2/pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga2/pixCounter[0]_i_1_n_0
    SLICE_X75Y109        FDRE                                         r  vga2/pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.863     2.028    vga2/clk_IBUF_BUFG
    SLICE_X75Y109        FDRE                                         r  vga2/pixCounter_reg[0]/C
                         clock pessimism             -0.518     1.509    
    SLICE_X75Y109        FDRE (Hold_fdre_C_D)         0.091     1.600    vga2/pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  clock_reg/Q
                         net (fo=7, routed)           0.192     1.836    clock
    SLICE_X50Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.881 r  clock_i_1__1/O
                         net (fo=1, routed)           0.000     1.881    clock_i_1__1_n_0
    SLICE_X50Y84         FDRE                                         r  clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  clock_reg/C
                         clock pessimism             -0.513     1.480    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.120     1.600    clock_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.644 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.221     1.865    counter_reg_n_0_[0]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.044     1.909 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.909    counter[1]_i_1_n_0
    SLICE_X50Y84         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.131     1.611    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     1.644 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.221     1.865    counter_reg_n_0_[0]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.910 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    counter[0]_i_1_n_0
    SLICE_X50Y84         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y84         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.121     1.601    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.209ns (33.030%)  route 0.424ns (66.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.585     1.504    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X78Y120        FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.164     1.668 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.212     1.881    vga2/Sprites/vga2/Sprites/MemoryArray_reg_0_cooolgate_en_sig_1
    SLICE_X79Y121        LUT4 (Prop_lut4_I3_O)        0.045     1.926 r  vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.212     2.137    vga2/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X3Y24         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.895     2.060    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y24         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.581    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.677    vga2/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_6/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.186ns (28.949%)  route 0.456ns (71.051%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.586     1.505    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X79Y119        FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y119        FDCE (Prop_fdce_C_Q)         0.141     1.646 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_gate_10_cooolDelFlop/Q
                         net (fo=1, routed)           0.210     1.857    vga2/Sprites/vga2/Sprites/MemoryArray_reg_6_cooolgate_en_sig_7
    SLICE_X79Y118        LUT4 (Prop_lut4_I3_O)        0.045     1.902 r  vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.246     2.148    vga2/Sprites/MemoryArray_reg_6_ENARDEN_cooolgate_en_sig_8
    RAMB36_X3Y22         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.905     2.070    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y22         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_6/CLKARDCLK
                         clock pessimism             -0.479     1.591    
    RAMB36_X3Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.687    vga2/Sprites/MemoryArray_reg_6
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.235%)  route 0.450ns (70.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.583     1.502    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X73Y117        FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y117        FDCE (Prop_fdce_C_Q)         0.141     1.643 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_gate_7_cooolDelFlop/Q
                         net (fo=1, routed)           0.298     1.941    vga2/Sprites/vga2/Sprites/MemoryArray_reg_4_cooolgate_en_sig_5
    SLICE_X73Y112        LUT4 (Prop_lut4_I3_O)        0.045     1.986 r  vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_gate_8_LOPT_REMAP/O
                         net (fo=1, routed)           0.152     2.139    vga2/Sprites/MemoryArray_reg_4_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y22         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.898     2.063    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y22         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_4/CLKARDCLK
                         clock pessimism             -0.501     1.562    
    RAMB36_X2Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.658    vga2/Sprites/MemoryArray_reg_4
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.186ns (26.859%)  route 0.507ns (73.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.581     1.500    vga2/Sprites/clk_IBUF_BUFG
    SLICE_X75Y127        FDCE                                         r  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y127        FDCE (Prop_fdce_C_Q)         0.141     1.641 f  vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_gate_4_cooolDelFlop/Q
                         net (fo=1, routed)           0.333     1.975    vga2/Sprites/vga2/Sprites/MemoryArray_reg_2_cooolgate_en_sig_3
    SLICE_X74Y122        LUT4 (Prop_lut4_I3_O)        0.045     2.020 r  vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.173     2.193    vga2/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y24         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.888     2.053    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y24         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism             -0.479     1.574    
    RAMB36_X2Y24         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.670    vga2/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           2.193    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             3.269ns  (arrival time - required time)
  Source:                 vga2/ImageData/MemoryArray_reg_1_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 2.061ns (55.473%)  route 1.654ns (44.527%))
  Logic Levels:           5  (DSP48E1=4 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.638     1.558    vga2/ImageData/clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  vga2/ImageData/MemoryArray_reg_1_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.143 r  vga2/ImageData/MemoryArray_reg_1_7/DOADO[0]
                         net (fo=3, routed)           0.368     2.511    vga2/ImageData/colorAddr[7]
    SLICE_X73Y94         LUT6 (Prop_lut6_I5_O)        0.045     2.556 r  vga2/ImageData/address1_i_1/O
                         net (fo=1, routed)           0.444     3.000    vga2/final_ascii[7]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_D[7]_P[17])
                                                      0.587     3.587 r  vga2/address1/P[17]
                         net (fo=1, routed)           0.492     4.078    vga2/address1_n_88
    DSP48_X2Y44          DSP48E1 (Prop_dsp48e1_C[17]_PCOUT[47])
                                                      0.331     4.409 r  vga2/address/PCOUT[47]
                         net (fo=1, routed)           0.002     4.411    vga2/address_n_106
    DSP48_X2Y45          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      0.267     4.678 r  vga2/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002     4.680    vga2/address__0_n_106
    DSP48_X2Y46          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      0.246     4.926 r  vga2/address__1/P[0]
                         net (fo=8, routed)           0.347     5.273    vga2/Sprites/P[0]
    RAMB36_X3Y23         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.901     2.066    vga2/Sprites/clk_IBUF_BUFG
    RAMB36_X3Y23         RAMB36E1                                     r  vga2/Sprites/MemoryArray_reg_7/CLKARDCLK
                         clock pessimism             -0.245     1.821    
    RAMB36_X3Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.004    vga2/Sprites/MemoryArray_reg_7
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           5.273    
  -------------------------------------------------------------------
                         slack                                  3.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y20   vga2/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20   vga2/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14   vga2/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16   vga2/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y18   vga2/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18   vga2/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16   vga2/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y18   vga2/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y20   vga2/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y21   vga2/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   clock_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   clock_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y109  vga2/pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y109  vga2/pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y109  vga2/pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y109  vga2/pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   clock_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   clock_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y84   counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y109  vga2/pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y109  vga2/pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y109  vga2/pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y109  vga2/pixCounter_reg[1]/C



