[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/OpTypespec/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/OpTypespec/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<144> s<143> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<37> s<3> l<1:1> el<1:7>
n<ibex_csr> u<3> t<StringConst> p<37> s<34> l<1:8> el<1:16>
n<> u<4> t<IntVec_TypeBit> p<21> s<20> l<2:11> el<2:14>
n<Width> u<5> t<StringConst> p<6> l<2:16> el<2:21>
n<> u<6> t<Primary_literal> p<7> c<5> l<2:16> el<2:21>
n<> u<7> t<Constant_primary> p<8> c<6> l<2:16> el<2:21>
n<> u<8> t<Constant_expression> p<14> c<7> s<13> l<2:16> el<2:21>
n<1> u<9> t<IntConst> p<10> l<2:22> el<2:23>
n<> u<10> t<Primary_literal> p<11> c<9> l<2:22> el<2:23>
n<> u<11> t<Constant_primary> p<12> c<10> l<2:22> el<2:23>
n<> u<12> t<Constant_expression> p<14> c<11> l<2:22> el<2:23>
n<> u<13> t<BinOp_Minus> p<14> s<12> l<2:21> el<2:22>
n<> u<14> t<Constant_expression> p<19> c<8> s<18> l<2:16> el<2:23>
n<0> u<15> t<IntConst> p<16> l<2:24> el<2:25>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:24> el<2:25>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:24> el<2:25>
n<> u<18> t<Constant_expression> p<19> c<17> l<2:24> el<2:25>
n<> u<19> t<Constant_range> p<20> c<14> l<2:16> el<2:25>
n<> u<20> t<Packed_dimension> p<21> c<19> l<2:15> el<2:26>
n<> u<21> t<Data_type> p<22> c<4> l<2:11> el<2:26>
n<> u<22> t<Data_type_or_implicit> p<32> c<21> s<31> l<2:11> el<2:26>
n<ResetValue> u<23> t<StringConst> p<30> s<29> l<2:27> el<2:37>
n<> u<24> t<Number_Tick0> p<25> l<2:40> el<2:42>
n<> u<25> t<Primary_literal> p<26> c<24> l<2:40> el<2:42>
n<> u<26> t<Constant_primary> p<27> c<25> l<2:40> el<2:42>
n<> u<27> t<Constant_expression> p<28> c<26> l<2:40> el<2:42>
n<> u<28> t<Constant_mintypmax_expression> p<29> c<27> l<2:40> el<2:42>
n<> u<29> t<Constant_param_expression> p<30> c<28> l<2:40> el<2:42>
n<> u<30> t<Param_assignment> p<31> c<23> l<2:27> el<2:42>
n<> u<31> t<List_of_param_assignments> p<32> c<30> l<2:27> el<2:42>
n<> u<32> t<Parameter_declaration> p<33> c<22> l<2:1> el<2:42>
n<> u<33> t<Parameter_port_declaration> p<34> c<32> l<2:1> el<2:42>
n<> u<34> t<Parameter_port_list> p<37> c<33> s<36> l<1:17> el<3:2>
n<> u<35> t<Port> p<36> l<4:2> el<4:2>
n<> u<36> t<List_of_ports> p<37> c<35> l<4:1> el<4:3>
n<> u<37> t<Module_nonansi_header> p<39> c<2> s<38> l<1:1> el<4:4>
n<> u<38> t<ENDMODULE> p<39> l<6:1> el<6:10>
n<> u<39> t<Module_declaration> p<40> c<37> l<1:1> el<6:10>
n<> u<40> t<Description> p<143> c<39> s<142> l<1:1> el<6:10>
n<module> u<41> t<Module_keyword> p<45> s<42> l<8:1> el<8:7>
n<dut> u<42> t<StringConst> p<45> s<44> l<8:8> el<8:11>
n<> u<43> t<Port> p<44> l<8:12> el<8:12>
n<> u<44> t<List_of_ports> p<45> c<43> l<8:11> el<8:13>
n<> u<45> t<Module_nonansi_header> p<141> c<41> s<72> l<8:1> el<8:14>
n<> u<46> t<Struct_keyword> p<47> l<9:9> el<9:15>
n<> u<47> t<Struct_union> p<63> c<46> s<48> l<9:9> el<9:15>
n<> u<48> t<Packed_keyword> p<63> s<55> l<9:16> el<9:22>
n<> u<49> t<IntVec_TypeLogic> p<50> l<10:3> el<10:8>
n<> u<50> t<Data_type> p<51> c<49> l<10:3> el<10:8>
n<> u<51> t<Data_type_or_void> p<55> c<50> s<54> l<10:3> el<10:8>
n<lock> u<52> t<StringConst> p<53> l<10:18> el<10:22>
n<> u<53> t<Variable_decl_assignment> p<54> c<52> l<10:18> el<10:22>
n<> u<54> t<List_of_variable_decl_assignments> p<55> c<53> l<10:18> el<10:22>
n<> u<55> t<Struct_union_member> p<63> c<51> s<62> l<10:3> el<10:23>
n<> u<56> t<IntVec_TypeLogic> p<57> l<11:3> el<11:8>
n<> u<57> t<Data_type> p<58> c<56> l<11:3> el<11:8>
n<> u<58> t<Data_type_or_void> p<62> c<57> s<61> l<11:3> el<11:8>
n<read> u<59> t<StringConst> p<60> l<11:18> el<11:22>
n<> u<60> t<Variable_decl_assignment> p<61> c<59> l<11:18> el<11:22>
n<> u<61> t<List_of_variable_decl_assignments> p<62> c<60> l<11:18> el<11:22>
n<> u<62> t<Struct_union_member> p<63> c<58> l<11:3> el<11:23>
n<> u<63> t<Data_type> p<65> c<47> s<64> l<9:9> el<12:2>
n<pmp_cfg_t> u<64> t<StringConst> p<65> l<12:3> el<12:12>
n<> u<65> t<Type_declaration> p<66> c<63> l<9:1> el<12:13>
n<> u<66> t<Data_declaration> p<67> c<65> l<9:1> el<12:13>
n<> u<67> t<Package_or_generate_item_declaration> p<68> c<66> l<9:1> el<12:13>
n<> u<68> t<Module_or_generate_item_declaration> p<69> c<67> l<9:1> el<12:13>
n<> u<69> t<Module_common_item> p<70> c<68> l<9:1> el<12:13>
n<> u<70> t<Module_or_generate_item> p<71> c<69> l<9:1> el<12:13>
n<> u<71> t<Non_port_module_item> p<72> c<70> l<9:1> el<12:13>
n<> u<72> t<Module_item> p<141> c<71> s<113> l<9:1> el<12:13>
n<pmp_cfg_t> u<73> t<StringConst> p<74> l<14:12> el<14:21>
n<> u<74> t<Data_type> p<75> c<73> l<14:12> el<14:21>
n<> u<75> t<Data_type_or_implicit> p<107> c<74> s<106> l<14:12> el<14:21>
n<pmp_cfg_rst> u<76> t<StringConst> p<105> s<81> l<14:22> el<14:33>
n<1> u<77> t<IntConst> p<78> l<14:34> el<14:35>
n<> u<78> t<Primary_literal> p<79> c<77> l<14:34> el<14:35>
n<> u<79> t<Constant_primary> p<80> c<78> l<14:34> el<14:35>
n<> u<80> t<Constant_expression> p<81> c<79> l<14:34> el<14:35>
n<> u<81> t<Unpacked_dimension> p<105> c<80> s<104> l<14:33> el<14:36>
n<lock> u<82> t<StringConst> p<83> l<15:5> el<15:9>
n<> u<83> t<Structure_pattern_key> p<94> c<82> s<87> l<15:5> el<15:9>
n<> u<84> t<Number_1Tickb0> p<85> l<15:11> el<15:15>
n<> u<85> t<Primary_literal> p<86> c<84> l<15:11> el<15:15>
n<> u<86> t<Primary> p<87> c<85> l<15:11> el<15:15>
n<> u<87> t<Expression> p<94> c<86> s<89> l<15:11> el<15:15>
n<read> u<88> t<StringConst> p<89> l<15:17> el<15:21>
n<> u<89> t<Structure_pattern_key> p<94> c<88> s<93> l<15:17> el<15:21>
n<> u<90> t<Number_1Tickb0> p<91> l<15:23> el<15:27>
n<> u<91> t<Primary_literal> p<92> c<90> l<15:23> el<15:27>
n<> u<92> t<Primary> p<93> c<91> l<15:23> el<15:27>
n<> u<93> t<Expression> p<94> c<92> l<15:23> el<15:27>
n<> u<94> t<Assignment_pattern> p<95> c<83> l<15:3> el<15:28>
n<> u<95> t<Assignment_pattern_expression> p<96> c<94> l<15:3> el<15:28>
n<> u<96> t<Primary> p<97> c<95> l<15:3> el<15:28>
n<> u<97> t<Expression> p<98> c<96> l<15:3> el<15:28>
n<> u<98> t<Assignment_pattern> p<99> c<97> l<14:39> el<16:2>
n<> u<99> t<Assignment_pattern_expression> p<100> c<98> l<14:39> el<16:2>
n<> u<100> t<Constant_assignment_pattern_expression> p<101> c<99> l<14:39> el<16:2>
n<> u<101> t<Constant_primary> p<102> c<100> l<14:39> el<16:2>
n<> u<102> t<Constant_expression> p<103> c<101> l<14:39> el<16:2>
n<> u<103> t<Constant_mintypmax_expression> p<104> c<102> l<14:39> el<16:2>
n<> u<104> t<Constant_param_expression> p<105> c<103> l<14:39> el<16:2>
n<> u<105> t<Param_assignment> p<106> c<76> l<14:22> el<16:2>
n<> u<106> t<List_of_param_assignments> p<107> c<105> l<14:22> el<16:2>
n<> u<107> t<Local_parameter_declaration> p<108> c<75> l<14:1> el<16:2>
n<> u<108> t<Package_or_generate_item_declaration> p<109> c<107> l<14:1> el<16:3>
n<> u<109> t<Module_or_generate_item_declaration> p<110> c<108> l<14:1> el<16:3>
n<> u<110> t<Module_common_item> p<111> c<109> l<14:1> el<16:3>
n<> u<111> t<Module_or_generate_item> p<112> c<110> l<14:1> el<16:3>
n<> u<112> t<Non_port_module_item> p<113> c<111> l<14:1> el<16:3>
n<> u<113> t<Module_item> p<141> c<112> s<139> l<14:1> el<16:3>
n<ibex_csr> u<114> t<StringConst> p<136> s<130> l<18:3> el<18:11>
n<ResetValue> u<115> t<StringConst> p<128> s<127> l<19:6> el<19:16>
n<pmp_cfg_rst> u<116> t<StringConst> p<123> s<122> l<19:17> el<19:28>
n<0> u<117> t<IntConst> p<118> l<19:29> el<19:30>
n<> u<118> t<Primary_literal> p<119> c<117> l<19:29> el<19:30>
n<> u<119> t<Primary> p<120> c<118> l<19:29> el<19:30>
n<> u<120> t<Expression> p<121> c<119> l<19:29> el<19:30>
n<> u<121> t<Bit_select> p<122> c<120> l<19:28> el<19:31>
n<> u<122> t<Select> p<123> c<121> l<19:28> el<19:31>
n<> u<123> t<Complex_func_call> p<124> c<116> l<19:17> el<19:31>
n<> u<124> t<Primary> p<125> c<123> l<19:17> el<19:31>
n<> u<125> t<Expression> p<126> c<124> l<19:17> el<19:31>
n<> u<126> t<Mintypmax_expression> p<127> c<125> l<19:17> el<19:31>
n<> u<127> t<Param_expression> p<128> c<126> l<19:17> el<19:31>
n<> u<128> t<Named_parameter_assignment> p<129> c<115> l<19:5> el<19:32>
n<> u<129> t<List_of_parameter_assignments> p<130> c<128> l<19:5> el<19:32>
n<> u<130> t<Parameter_value_assignment> p<136> c<129> s<135> l<18:12> el<20:4>
n<u_pmp_cfg_csr> u<131> t<StringConst> p<132> l<20:5> el<20:18>
n<> u<132> t<Name_of_instance> p<135> c<131> s<134> l<20:5> el<20:18>
n<> u<133> t<Ordered_port_connection> p<134> l<20:20> el<20:20>
n<> u<134> t<List_of_port_connections> p<135> c<133> l<20:20> el<20:20>
n<> u<135> t<Hierarchical_instance> p<136> c<132> l<20:5> el<20:21>
n<> u<136> t<Module_instantiation> p<137> c<114> l<18:3> el<20:22>
n<> u<137> t<Module_or_generate_item> p<138> c<136> l<18:3> el<20:22>
n<> u<138> t<Non_port_module_item> p<139> c<137> l<18:3> el<20:22>
n<> u<139> t<Module_item> p<141> c<138> s<140> l<18:3> el<20:22>
n<> u<140> t<ENDMODULE> p<141> l<21:1> el<21:10>
n<> u<141> t<Module_declaration> p<142> c<45> l<8:1> el<21:10>
n<> u<142> t<Description> p<143> c<141> l<8:1> el<21:10>
n<> u<143> t<Source_text> p<144> c<40> l<1:1> el<21:10>
n<> u<144> t<Top_level_rule> c<1> l<1:1> el<22:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:1:1: No timescale set for "ibex_csr".

[WRN:PA0205] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:8:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:8:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:1:1: Compile module "work@ibex_csr".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/OpTypespec/dut.sv:8:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_typespec                                         4
bit_select                                             1
bit_typespec                                           4
constant                                              53
design                                                 1
logic_net                                              1
logic_typespec                                        16
module_inst                                            7
operation                                             24
param_assign                                           4
parameter                                              6
range                                                 10
ref_module                                             1
ref_obj                                               59
string_typespec                                       20
struct_typespec                                        8
tagged_pattern                                        20
typespec_member                                       16
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_typespec                                         4
bit_select                                             1
bit_typespec                                           4
constant                                              53
design                                                 1
logic_net                                              1
logic_typespec                                        16
module_inst                                            7
operation                                             24
param_assign                                           4
parameter                                              6
range                                                 10
ref_module                                             1
ref_obj                                               59
string_typespec                                       20
struct_typespec                                        8
tagged_pattern                                        20
typespec_member                                       16
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OpTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/OpTypespec/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/OpTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_obj: (work@dut.pmp_cfg_rst)
      |vpiParent:
      \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
      |vpiFullName:work@dut.pmp_cfg_rst
      |vpiActual:
      \_array_typespec: , line:14:12, endln:14:36
    |vpiRange:
    \_range: , line:14:34, endln:14:35
      |vpiParent:
      \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:14:34, endln:14:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:14:34, endln:14:35
        |vpiParent:
        \_range: , line:14:34, endln:14:35
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:14:34, endln:14:35
          |vpiParent:
          \_operation: , line:14:34, endln:14:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:pmp_cfg_rst
    |vpiFullName:work@dut.pmp_cfg_rst
  |vpiParamAssign:
  \_param_assign: , line:14:22, endln:16:2
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiRhs:
    \_operation: , line:14:39, endln:16:2
      |vpiParent:
      \_param_assign: , line:14:22, endln:16:2
      |vpiOpType:75
      |vpiOperand:
      \_operation: , line:15:3, endln:15:28
        |vpiParent:
        \_operation: , line:14:39, endln:16:2
        |vpiOpType:75
        |vpiOperand:
        \_tagged_pattern: , line:15:11, endln:15:15
          |vpiParent:
          \_operation: , line:15:3, endln:15:28
          |vpiPattern:
          \_constant: , line:15:11, endln:15:15
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiTypespec:
          \_ref_obj: (work@dut)
            |vpiParent:
            \_tagged_pattern: , line:15:11, endln:15:15
            |vpiFullName:work@dut
            |vpiActual:
            \_string_typespec: (lock), line:15:5, endln:15:9
        |vpiOperand:
        \_tagged_pattern: , line:15:23, endln:15:27
          |vpiParent:
          \_operation: , line:15:3, endln:15:28
          |vpiPattern:
          \_constant: , line:15:23, endln:15:27
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiTypespec:
          \_ref_obj: (work@dut)
            |vpiParent:
            \_tagged_pattern: , line:15:23, endln:15:27
            |vpiFullName:work@dut
            |vpiActual:
            \_string_typespec: (read), line:15:17, endln:15:21
    |vpiLhs:
    \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
  |vpiTypedef:
  \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiName:pmp_cfg_t
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (lock), line:10:18, endln:10:22
      |vpiParent:
      \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
      |vpiName:lock
      |vpiTypespec:
      \_ref_obj: (work@dut.pmp_cfg_t.lock)
        |vpiParent:
        \_typespec_member: (lock), line:10:18, endln:10:22
        |vpiFullName:work@dut.pmp_cfg_t.lock
        |vpiActual:
        \_logic_typespec: , line:10:3, endln:10:8
      |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
      |vpiRefLineNo:10
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:10
      |vpiRefEndColumnNo:8
    |vpiTypespecMember:
    \_typespec_member: (read), line:11:18, endln:11:22
      |vpiParent:
      \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
      |vpiName:read
      |vpiTypespec:
      \_ref_obj: (work@dut.pmp_cfg_t.read)
        |vpiParent:
        \_typespec_member: (read), line:11:18, endln:11:22
        |vpiFullName:work@dut.pmp_cfg_t.read
        |vpiActual:
        \_logic_typespec: , line:11:3, endln:11:8
      |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
      |vpiRefLineNo:11
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:11
      |vpiRefEndColumnNo:8
  |vpiDefName:work@dut
  |vpiRefModule:
  \_ref_module: work@ibex_csr (u_pmp_cfg_csr), line:20:5, endln:20:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiName:u_pmp_cfg_csr
    |vpiDefName:work@ibex_csr
    |vpiActual:
    \_module_inst: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
|uhdmallModules:
\_module_inst: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@ibex_csr
  |vpiParameter:
  \_parameter: (work@ibex_csr.ResetValue), line:2:27, endln:2:37
    |vpiParent:
    \_module_inst: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
    |BIN:0
    |vpiTypespec:
    \_ref_obj: (work@ibex_csr.ResetValue)
      |vpiParent:
      \_parameter: (work@ibex_csr.ResetValue), line:2:27, endln:2:37
      |vpiFullName:work@ibex_csr.ResetValue
      |vpiActual:
      \_bit_typespec: , line:2:11, endln:2:26
    |vpiName:ResetValue
    |vpiFullName:work@ibex_csr.ResetValue
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:42
    |vpiParent:
    \_module_inst: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
    |vpiRhs:
    \_constant: , line:2:40, endln:2:42
      |vpiParent:
      \_param_assign: , line:2:27, endln:2:42
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_obj: (work@ibex_csr)
        |vpiParent:
        \_constant: , line:2:40, endln:2:42
        |vpiFullName:work@ibex_csr
        |vpiActual:
        \_bit_typespec: , line:2:11, endln:2:26
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@ibex_csr.ResetValue), line:2:27, endln:2:37
  |vpiDefName:work@ibex_csr
  |vpiNet:
  \_logic_net: (work@ibex_csr.Width), line:2:16, endln:2:21
    |vpiParent:
    \_module_inst: work@ibex_csr (work@ibex_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:1:1, endln:6:10
    |vpiName:Width
    |vpiFullName:work@ibex_csr.Width
    |vpiNetType:1
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_obj: (work@dut.pmp_cfg_rst)
      |vpiParent:
      \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
      |vpiFullName:work@dut.pmp_cfg_rst
      |vpiActual:
      \_array_typespec: , line:14:12, endln:14:36
    |vpiRange:
    \_range: , line:14:34, endln:14:35
      |vpiParent:
      \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:14:34, endln:14:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:14:34, endln:14:35
        |vpiParent:
        \_range: , line:14:34, endln:14:35
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:14:34, endln:14:35
          |vpiParent:
          \_operation: , line:14:34, endln:14:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiParent:
          \_operation: , line:14:34, endln:14:35
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:pmp_cfg_rst
    |vpiFullName:work@dut.pmp_cfg_rst
  |vpiParamAssign:
  \_param_assign: , line:14:22, endln:16:2
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiRhs:
    \_operation: , line:14:39, endln:16:2
      |vpiParent:
      \_param_assign: , line:14:22, endln:16:2
      |vpiTypespec:
      \_ref_obj: (work@dut)
        |vpiParent:
        \_operation: , line:14:39, endln:16:2
        |vpiFullName:work@dut
        |vpiActual:
        \_array_typespec: , line:14:12, endln:14:36
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:15:11, endln:15:15
        |vpiParent:
        \_operation: , line:15:3, endln:15:28
        |vpiDecompile:1'b0
        |vpiSize:2
        |BIN:0
        |vpiConstType:3
      |vpiOperand:
      \_constant: , line:15:23, endln:15:27
        |vpiParent:
        \_operation: , line:15:3, endln:15:28
        |vpiDecompile:1'b0
        |vpiSize:2
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
  |vpiTypedef:
  \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@ibex_csr (work@dut.u_pmp_cfg_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:18:3, endln:20:22
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
    |vpiName:u_pmp_cfg_csr
    |vpiFullName:work@dut.u_pmp_cfg_csr
    |vpiParameter:
    \_parameter: (work@dut.u_pmp_cfg_csr.ResetValue), line:2:27, endln:2:37
      |vpiParent:
      \_module_inst: work@ibex_csr (work@dut.u_pmp_cfg_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:18:3, endln:20:22
      |BIN:0
      |vpiTypespec:
      \_ref_obj: (work@dut.u_pmp_cfg_csr.ResetValue)
        |vpiParent:
        \_parameter: (work@dut.u_pmp_cfg_csr.ResetValue), line:2:27, endln:2:37
        |vpiFullName:work@dut.u_pmp_cfg_csr.ResetValue
        |vpiActual:
        \_bit_typespec: , line:2:11, endln:2:26
      |vpiName:ResetValue
      |vpiFullName:work@dut.u_pmp_cfg_csr.ResetValue
    |vpiParamAssign:
    \_param_assign: , line:2:27, endln:2:42
      |vpiParent:
      \_module_inst: work@ibex_csr (work@dut.u_pmp_cfg_csr), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:18:3, endln:20:22
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:15:3, endln:15:28
        |vpiParent:
        \_param_assign: , line:2:27, endln:2:42
        |vpiTypespec:
        \_ref_obj: (work@dut.u_pmp_cfg_csr)
          |vpiParent:
          \_operation: , line:15:3, endln:15:28
          |vpiFullName:work@dut.u_pmp_cfg_csr
          |vpiActual:
          \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:15:11, endln:15:15
          |vpiParent:
          \_operation: , line:15:3, endln:15:28
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiOperand:
        \_constant: , line:15:23, endln:15:27
          |vpiParent:
          \_operation: , line:15:3, endln:15:28
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
      |vpiLhs:
      \_parameter: (work@dut.u_pmp_cfg_csr.ResetValue), line:2:27, endln:2:37
    |vpiDefName:work@ibex_csr
    |vpiDefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
\_weaklyReferenced:
\_logic_typespec: , line:10:3, endln:10:8
  |vpiParent:
  \_typespec_member: (lock), line:10:18, endln:10:22
\_logic_typespec: , line:11:3, endln:11:8
  |vpiParent:
  \_typespec_member: (read), line:11:18, endln:11:22
\_array_typespec: , line:14:12, endln:14:36
  |vpiParent:
  \_parameter: (work@dut.pmp_cfg_rst), line:14:22, endln:14:33
  |vpiRange:
  \_range: , line:14:34, endln:14:35
  |vpiElemTypespec:
  \_ref_obj: (work@dut.pmp_cfg_rst)
    |vpiParent:
    \_array_typespec: , line:14:12, endln:14:36
    |vpiFullName:work@dut.pmp_cfg_rst
    |vpiActual:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
\_string_typespec: (lock), line:15:5, endln:15:9
  |vpiParent:
  \_tagged_pattern: , line:15:11, endln:15:15
  |vpiName:lock
\_string_typespec: (read), line:15:17, endln:15:21
  |vpiParent:
  \_tagged_pattern: , line:15:23, endln:15:27
  |vpiName:read
\_bit_typespec: , line:2:11, endln:2:26
  |vpiParent:
  \_parameter: (work@ibex_csr.ResetValue), line:2:27, endln:2:37
  |vpiRange:
  \_range: , line:2:15, endln:2:26
    |vpiParent:
    \_bit_typespec: , line:2:11, endln:2:26
    |vpiLeftRange:
    \_operation: , line:2:16, endln:2:23
      |vpiParent:
      \_range: , line:2:15, endln:2:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@ibex_csr.ResetValue.Width), line:2:16, endln:2:21
        |vpiParent:
        \_operation: , line:2:16, endln:2:23
        |vpiName:Width
        |vpiFullName:work@ibex_csr.ResetValue.Width
        |vpiActual:
        \_logic_net: (work@ibex_csr.Width), line:2:16, endln:2:21
      |vpiOperand:
      \_constant: , line:2:22, endln:2:23
        |vpiParent:
        \_operation: , line:2:16, endln:2:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:24, endln:2:25
      |vpiParent:
      \_range: , line:2:15, endln:2:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: , line:14:12, endln:14:36
  |vpiParent:
  \_ref_obj: (work@dut)
  |vpiRange:
  \_range: , line:14:34, endln:14:35
    |vpiParent:
    \_array_typespec: , line:14:12, endln:14:36
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:14:34, endln:14:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:14:34, endln:14:35
      |vpiParent:
      \_range: , line:14:34, endln:14:35
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:34, endln:14:35
        |vpiParent:
        \_operation: , line:14:34, endln:14:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiParent:
        \_operation: , line:14:34, endln:14:35
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_obj: (work@dut)
    |vpiParent:
    \_array_typespec: , line:14:12, endln:14:36
    |vpiFullName:work@dut
    |vpiActual:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
\_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
  |vpiParent:
  \_ref_obj: (work@dut)
  |vpiName:pmp_cfg_t
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (lock), line:10:18, endln:10:22
    |vpiParent:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiName:lock
    |vpiTypespec:
    \_ref_obj: (work@dut.lock)
      |vpiParent:
      \_typespec_member: (lock), line:10:18, endln:10:22
      |vpiFullName:work@dut.lock
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:8
    |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiRefLineNo:10
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:10
    |vpiRefEndColumnNo:8
  |vpiTypespecMember:
  \_typespec_member: (read), line:11:18, endln:11:22
    |vpiParent:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiName:read
    |vpiTypespec:
    \_ref_obj: (work@dut.read)
      |vpiParent:
      \_typespec_member: (read), line:11:18, endln:11:22
      |vpiFullName:work@dut.read
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:8
    |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiRefLineNo:11
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:11
    |vpiRefEndColumnNo:8
\_logic_typespec: , line:10:3, endln:10:8
  |vpiParent:
  \_ref_obj: (work@dut.lock)
\_logic_typespec: , line:11:3, endln:11:8
  |vpiParent:
  \_ref_obj: (work@dut.read)
\_operation: , line:15:3, endln:15:28
  |vpiParent:
  \_operation: , line:14:39, endln:16:2
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:15:11, endln:15:15
  |vpiOperand:
  \_constant: , line:15:23, endln:15:27
\_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
  |vpiParent:
  \_ref_obj: (work@dut.u_pmp_cfg_csr)
  |vpiName:pmp_cfg_t
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (lock), line:10:18, endln:10:22
    |vpiParent:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiName:lock
    |vpiTypespec:
    \_ref_obj: (work@dut.u_pmp_cfg_csr.lock)
      |vpiParent:
      \_typespec_member: (lock), line:10:18, endln:10:22
      |vpiFullName:work@dut.u_pmp_cfg_csr.lock
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:8
    |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiRefLineNo:10
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:10
    |vpiRefEndColumnNo:8
  |vpiTypespecMember:
  \_typespec_member: (read), line:11:18, endln:11:22
    |vpiParent:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiName:read
    |vpiTypespec:
    \_ref_obj: (work@dut.u_pmp_cfg_csr.read)
      |vpiParent:
      \_typespec_member: (read), line:11:18, endln:11:22
      |vpiFullName:work@dut.u_pmp_cfg_csr.read
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:8
    |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiRefLineNo:11
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:11
    |vpiRefEndColumnNo:8
\_logic_typespec: , line:10:3, endln:10:8
  |vpiParent:
  \_ref_obj: (work@dut.u_pmp_cfg_csr.lock)
\_logic_typespec: , line:11:3, endln:11:8
  |vpiParent:
  \_ref_obj: (work@dut.u_pmp_cfg_csr.read)
\_operation: , line:15:3, endln:15:28
  |vpiParent:
  \_param_assign: , line:2:27, endln:2:42
  |vpiTypespec:
  \_ref_obj: (work@dut.u_pmp_cfg_csr)
    |vpiParent:
    \_operation: , line:15:3, endln:15:28
    |vpiFullName:work@dut.u_pmp_cfg_csr
    |vpiActual:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:15:11, endln:15:15
  |vpiOperand:
  \_constant: , line:15:23, endln:15:27
\_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
  |vpiParent:
  \_ref_obj: (work@dut.u_pmp_cfg_csr)
  |vpiName:pmp_cfg_t
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (lock), line:10:18, endln:10:22
    |vpiParent:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiName:lock
    |vpiTypespec:
    \_ref_obj: (work@dut.u_pmp_cfg_csr.lock)
      |vpiParent:
      \_typespec_member: (lock), line:10:18, endln:10:22
      |vpiFullName:work@dut.u_pmp_cfg_csr.lock
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:8
    |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiRefLineNo:10
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:10
    |vpiRefEndColumnNo:8
  |vpiTypespecMember:
  \_typespec_member: (read), line:11:18, endln:11:22
    |vpiParent:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiName:read
    |vpiTypespec:
    \_ref_obj: (work@dut.u_pmp_cfg_csr.read)
      |vpiParent:
      \_typespec_member: (read), line:11:18, endln:11:22
      |vpiFullName:work@dut.u_pmp_cfg_csr.read
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:8
    |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiRefLineNo:11
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:11
    |vpiRefEndColumnNo:8
\_logic_typespec: , line:10:3, endln:10:8
  |vpiParent:
  \_ref_obj: (work@dut.u_pmp_cfg_csr.lock)
\_logic_typespec: , line:11:3, endln:11:8
  |vpiParent:
  \_ref_obj: (work@dut.u_pmp_cfg_csr.read)
\_array_typespec: , line:14:12, endln:14:36
  |vpiParent:
  \_ref_obj: (work@dut.pmp_cfg_rst)
  |vpiRange:
  \_range: , line:14:34, endln:14:35
    |vpiParent:
    \_array_typespec: , line:14:12, endln:14:36
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:14:34, endln:14:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:14:34, endln:14:35
      |vpiParent:
      \_range: , line:14:34, endln:14:35
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:34, endln:14:35
        |vpiParent:
        \_operation: , line:14:34, endln:14:35
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiParent:
        \_operation: , line:14:34, endln:14:35
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_obj: (work@dut.pmp_cfg_rst)
    |vpiParent:
    \_array_typespec: , line:14:12, endln:14:36
    |vpiFullName:work@dut.pmp_cfg_rst
    |vpiActual:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
\_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
  |vpiParent:
  \_ref_obj: (work@dut.pmp_cfg_rst)
  |vpiName:pmp_cfg_t
  |vpiInstance:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/OpTypespec/dut.sv, line:8:1, endln:21:10
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (lock), line:10:18, endln:10:22
    |vpiParent:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiName:lock
    |vpiTypespec:
    \_ref_obj: (work@dut.pmp_cfg_rst.lock)
      |vpiParent:
      \_typespec_member: (lock), line:10:18, endln:10:22
      |vpiFullName:work@dut.pmp_cfg_rst.lock
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:8
    |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiRefLineNo:10
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:10
    |vpiRefEndColumnNo:8
  |vpiTypespecMember:
  \_typespec_member: (read), line:11:18, endln:11:22
    |vpiParent:
    \_struct_typespec: (pmp_cfg_t), line:9:9, endln:12:2
    |vpiName:read
    |vpiTypespec:
    \_ref_obj: (work@dut.pmp_cfg_rst.read)
      |vpiParent:
      \_typespec_member: (read), line:11:18, endln:11:22
      |vpiFullName:work@dut.pmp_cfg_rst.read
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:8
    |vpiRefFile:${SURELOG_DIR}/tests/OpTypespec/dut.sv
    |vpiRefLineNo:11
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:11
    |vpiRefEndColumnNo:8
\_logic_typespec: , line:10:3, endln:10:8
  |vpiParent:
  \_ref_obj: (work@dut.pmp_cfg_rst.lock)
\_logic_typespec: , line:11:3, endln:11:8
  |vpiParent:
  \_ref_obj: (work@dut.pmp_cfg_rst.read)
\_bit_typespec: , line:2:11, endln:2:26
  |vpiParent:
  \_ref_obj: (work@dut.u_pmp_cfg_csr.ResetValue)
  |vpiRange:
  \_range: , line:2:15, endln:2:26
    |vpiParent:
    \_bit_typespec: , line:2:11, endln:2:26
    |vpiLeftRange:
    \_operation: , line:2:16, endln:2:23
      |vpiParent:
      \_range: , line:2:15, endln:2:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@dut.u_pmp_cfg_csr.ResetValue.Width), line:2:16, endln:2:21
        |vpiParent:
        \_operation: , line:2:16, endln:2:23
        |vpiName:Width
        |vpiFullName:work@dut.u_pmp_cfg_csr.ResetValue.Width
        |vpiActual:
        \_logic_net: (work@ibex_csr.Width), line:2:16, endln:2:21
      |vpiOperand:
      \_constant: , line:2:22, endln:2:23
        |vpiParent:
        \_operation: , line:2:16, endln:2:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:24, endln:2:25
      |vpiParent:
      \_range: , line:2:15, endln:2:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/OpTypespec/dut.sv | ${SURELOG_DIR}/build/regression/OpTypespec/roundtrip/dut_000.sv | 8 | 21 |