#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Dec 16 14:31:11 2024
# Process ID: 55579
# Current directory: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top
# Command line: vivado
# Log file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.log
# Journal file: /data_sip/sip4/workspace/hautx0/hautx0/final_project/trunk/fpga/dti_riscv_top/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.xpr
update_compile_order -fileset sources_1
open_bd_design {/data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_riscv/design_riscv.bd}
set_property location {1640 250} [get_bd_ports tx]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 80
wait_on_run impl_1
open_bd_design {/data_sip/sip4/workspace/hautx0/hautx0/final_project/branch/fpga/dti_riscv_top/dti_riscv_top/dti_riscv_top.srcs/sources_1/bd/design_riscv/design_riscv.bd}
