
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	
Date:		Sat Jan 20 19:39:59 2024
Host:		cn93.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*AMD EPYC 7352 24-Core Processor 512KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[19:39:59.187937] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/giolib045/lan/flow/rfkit/reference_libs/GPDK045/giolib045_v3.5/lef/giolib045.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_mmmc_file Desktop/Default8.view
<CMD> set init_original_verilog_files genus_invs_des/genus.v
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell picorv32_chip
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=01/20 20:23:28, mem=824.9M)
#% End Load MMMC data ... (date=01/20 20:23:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.4M, current mem=825.4M)
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/giolib045/lan/flow/rfkit/reference_libs/GPDK045/giolib045_v3.5/lef/giolib045.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED60' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED5' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED3' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED10' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDDPAD25' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSSPAD' in macro 'padIORINGFEED1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS25' in macro 'PADVSS25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD25' in macro 'PADVDD25' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDOZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDOZ' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDO' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDO' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDI' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDI' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'OEN' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'PAD' in macro 'PADDB' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'PAD' in macro 'PADDB' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Desktop/Default8.view
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/giolib045/lan/flow/rfkit/reference_libs/GPDK045/giolib045_v3.5/timing/pads_SS_s1vg.lib' ...
Read 8 cells in library 'giolib045' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=13.5M, fe_cpu=4.79min, fe_real=43.50min, fe_mem=1127.2M) ***
#% Begin Load netlist data ... (date=01/20 20:23:29, mem=844.6M)
*** Begin netlist parsing (mem=1127.2M) ***
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDOZ' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDO' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDI' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSSIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDDIOR' of cell 'PADDB' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
Created 497 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 1130.219M, initial mem = 476.039M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1130.2M) ***
#% End Load netlist data ... (date=01/20 20:23:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=857.1M, current mem=857.1M)
Set top cell to picorv32_chip.
Hooked 497 DB cells to tlib cells.
** Removed 4 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32_chip ...
*** Netlist is unique.
** info: there are 603 modules.
** info: there are 10364 stdCell insts.
** info: there are 415 Pad insts.

*** Memory Usage v#1 (Current mem = 1190.145M, initial mem = 476.039M) ***
Initializing I/O assignment ...
Adjusting Core to Bottom to: 0.1600.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Pre-connect netlist-defined P/G connections...
  Updated 411 instances.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:05.6 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:04:55, real=0:43:38, peak res=1217.6M, current mem=1217.6M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

**WARN: (TCLCMD-1041):	current_design should use the top cell as a argument (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 13).

picorv32_chip
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 3 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1236.1M, current mem=1236.1M)
Current (total cpu=0:04:55, real=0:43:38, peak res=1236.1M, current mem=1236.1M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell padIORINGCORNER; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVSS; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.
**WARN: (IMPSYC-2):	Timing information is not defined for cell PADVDD; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           21  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            6  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPSYC-2             3  Timing information is not defined for ce...
WARNING   IMPVL-159           16  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1041          1  current_design should use the top cell a...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 63 warning(s), 0 error(s)

<CMD> loadIoFile picorv32_chip.save.io
Reading IO assignment file "picorv32_chip.save.io" ...
Start create_tracks
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.990100961538 0.70 15 15 15 15
Adjusting Core to Bottom to: 15.1700.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> zoomBox 1360.14500 1600.95950 7364.18200 6975.85400
<CMD> zoomBox 2181.52500 2358.26000 7284.95650 6926.92050
<CMD> zoomBox 3485.82150 3526.58550 7173.05100 6827.44300
<CMD> zoomBox 4355.48000 4320.79400 7019.50400 6705.66400
<CMD> zoomBox 5437.77600 5309.19200 6828.41350 6554.10950
<CMD> zoomBox 5618.03700 5473.53200 6800.07900 6531.71200
<CMD> zoomBox 5771.25850 5613.22100 6775.99450 6512.67400
<CMD> zoomBox 5901.49750 5731.95650 6755.52300 6496.49150
<CMD> zoomBox 5771.25850 5613.22100 6775.99450 6512.67400
<CMD> zoomBox 5618.03650 5473.53150 6800.07900 6531.71200
<CMD> zoomBox 5453.96600 5408.49700 6844.60450 6653.41550
<CMD> zoomBox 5261.25950 5331.98600 6897.30500 6796.59600
<CMD> zoomBox 5000.18450 5129.17650 6924.94400 6852.24700
<CMD> zoomBox 4693.03750 4890.57700 6957.46050 6917.71900
<CMD> zoomBox 4347.71350 4616.07550 7011.74050 7000.94850
<CMD> zoomBox 3973.07500 4318.06750 7107.22450 7123.80050
<CMD> zoomBox 3474.36800 3968.18550 7161.60300 7269.04800
<CMD> zoomBox 2887.65350 3556.55950 7225.57750 7439.92750
<CMD> zoomBox 2193.44050 3074.27450 7296.88050 7642.94250
<CMD> zoomBox 1574.78300 2502.22000 7578.83000 7877.12350
<CMD> zoomBox 838.72650 1831.95600 7902.31100 8155.37200
<CMD> zoomBox 3576.82250 3824.12300 7264.05800 7124.98600
<CMD> zoomBox 4876.44850 5064.46800 6801.20900 6787.53950
<CMD> zoomBox 5079.63150 5294.54250 6715.67800 6759.15350
<CMD> zoomBox 5771.71500 6132.95300 6388.75000 6685.33100
<CMD> zoomBox 5834.09700 6211.02000 6358.57700 6680.54150
<CMD> zoomBox 5886.30750 6277.58050 6332.11550 6676.67400
<CMD> zoomBox 5929.47500 6333.63800 6308.41200 6672.86750
<CMD> zoomBox 5965.35900 6379.74300 6287.45550 6668.08800
<CMD> zoomBox 6065.33650 6477.84950 6208.25300 6605.79050
<CMD> zoomBox 6078.50900 6487.38950 6199.98850 6596.13950
<CMD> zoomBox 6090.93200 6493.87200 6194.18950 6586.30950
<CMD> loadIoFile picorv32_chip.save.io
Reading IO assignment file "picorv32_chip.save.io" ...
Start create_tracks
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.990142540386 .7 15 15 15 15
Adjusting Core to Bottom to: 15.1700.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> zoomBox -725.38750 845.84450 7306.38400 8035.99450
<CMD> zoomBox -464.77750 3536.14650 4467.73450 7951.79750
<CMD> zoomBox -402.56300 4178.39400 3790.07250 7931.69750
<CMD> zoomBox -318.76450 4714.54150 3244.97550 7904.84950
<CMD> zoomBox -156.97900 5527.62050 2417.82350 7832.61850
<CMD> zoomBox -39.58950 6114.57050 1820.70550 7779.93150
<CMD> zoomBox 8.78250 6337.66150 1590.03350 7753.21850
<CMD> zoomBox 44.37600 6534.96000 1388.43950 7738.18350
<CMD> zoomBox 76.45600 6708.14050 1218.91000 7730.88050
<CMD> zoomBox 103.72400 6855.34350 1074.81000 7724.67300
<CMD> zoomBox 136.88850 6965.39150 962.31200 7704.32150
<CMD> zoomBox 158.51200 7072.70700 860.12200 7700.79750
<CMD> zoomBox 176.89200 7163.92550 773.26050 7697.80250
<CMD> zoomBox 192.51500 7241.46100 699.42800 7695.25650
<CMD> zoomBox 169.02250 7181.63150 765.39100 7715.50850
<CMD> zoomBox 141.38450 7111.24350 842.99450 7739.33400
<CMD> selectInst iopads/pad_vss
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Sat Jan 20 20:26:22 2024
viaInitial ends at Sat Jan 20 20:26:22 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1685.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1687.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1687.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1687.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1687.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1687.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> createPGPin VDD -net VDD -geom Metal10 328.5 6660 331.5 6407.665
<CMD> zoomBox -140.68500 6864.40100 1203.37950 8067.62550
<CMD> zoomBox -470.90950 6515.35250 1717.67550 8474.60300
<CMD> zoomBox -553.84950 6227.56000 2020.95650 8532.56100
<CMD> zoomBox -741.91450 5461.22800 2821.83100 8651.54100
<CMD> zoomBox -861.51100 4973.89450 3331.13100 8727.20400
<CMD> zoomBox -1167.74300 3726.05000 4635.22200 8920.94250
<CMD> zoomBox -1591.59400 1998.93000 6440.19200 9189.09300
<CMD> zoomBox -1897.80600 909.77050 7551.35450 9368.78600
<CMD> zoomBox -2706.11350 -1866.77200 10372.30950 9841.20800
<CMD> zoomBox -2348.27550 -399.89050 8768.38400 9551.89250
<CMD> zoomBox -2044.11350 846.95850 7405.04700 9305.97400
<CMD> zoomBox -1785.57550 1906.78000 6246.21100 9096.94350
<CMD> zoomBox -1565.81850 2807.62850 5261.20000 8919.26750
<CMD> undo
<CMD> zoomBox -1312.78600 3628.99050 4490.17950 8823.88350
<CMD> zoomBox -1090.95250 4302.37500 3841.56850 8718.03400
<CMD> zoomBox -729.72350 5316.18950 2834.02300 8506.50350
<CMD> zoomBox -587.95750 5707.60250 2441.22700 8419.36900
<CMD> zoomBox -462.75400 6032.07350 2112.05300 8337.07550
<CMD> zoomBox -356.33100 6307.87450 1832.25500 8267.12600
<CMD> zoomBox -233.59450 6438.25500 1626.70350 8103.61900
<CMD> zoomBox -127.82500 6543.66400 1453.42850 7959.22350
<CMD> zoomBox -82.10550 6722.85900 1261.96000 7926.08450
<CMD> zoomBox 17.51200 6953.57550 988.60000 7822.90650
<CMD> zoomBox 90.02250 7118.81750 791.63400 7746.90950
<CMD> zoomBox 141.62250 7191.92850 737.99200 7725.80650
<CMD> gui_select -rect {402.38950 7627.82600 430.16350 7603.13800}
<CMD> deselectAll
<CMD> deselectAll
<CMD> selectInst iopads/pad_clk
<CMD> gui_select -rect {399.30350 7627.82600 425.53450 7607.76700}
<CMD> deselectAll
<CMD> uiSetTool ruler
<CMD> zoomBox 231.82600 7338.39750 598.07200 7666.26600
<CMD> zoomBox 274.55600 7402.03300 539.16950 7638.91850
<CMD> uiSetTool select
<CMD> zoomBox 263.25950 7374.72800 574.56950 7653.41700
<CMD> zoomBox 246.62850 7346.30000 612.87600 7674.16950
<CMD> zoomBox 227.06350 7312.85500 657.94300 7698.58400
<CMD> zoomBox 255.07350 7332.00200 621.32100 7659.87150
<CMD> zoomBox 278.81100 7349.76950 590.12100 7628.45850
<CMD> zoomBox 298.98750 7364.87200 563.60100 7601.75750
<CMD> zoomBox 277.24000 7350.01100 588.55000 7628.70000
<CMD> zoomBox 234.38450 7333.52250 600.63200 7661.39200
<CMD> zoomBox 183.96650 7314.12450 614.84600 7699.85350
<CMD> zoomBox 207.46100 7335.19450 573.70900 7663.06450
<CMD> zoomBox 227.43150 7353.10350 538.74250 7631.79350
<CMD> createPGPin VDD -net VDD -geom Metal10 328.5 6660 331.5 6407.665
<CMD> zoomBox 86.99900 7242.36200 788.61700 7870.46000
<CMD> zoomBox -383.67600 6909.59150 1476.64200 8574.97300
<CMD> zoomBox -673.91950 6704.38700 1900.91550 9009.41400
<CMD> zoomBox -858.49450 6573.89150 2170.72350 9285.68800
<CMD> zoomBox -1075.64100 6430.04900 2488.14500 9620.39800
<CMD> zoomBox -864.02700 6438.34750 2165.19150 9150.14450
<CMD> zoomBox -1041.75550 6322.85850 2522.03100 9513.20800
<CMD> zoomBox -1250.84750 6186.98900 2941.84250 9940.34150
<CMD> zoomBox -818.10050 6243.98050 2211.11850 8955.77800
<CMD> zoomBox -373.52550 6293.88200 1486.79350 7959.26450
<CMD> zoomBox -269.19850 6305.79450 1312.07300 7721.37000
<CMD> zoomBox -185.12300 6324.51200 1158.95750 7527.75100
<CMD> zoomBox -113.65900 6340.42200 1028.80950 7363.17500
<CMD> zoomBox -185.12300 6324.51200 1158.95750 7527.75100
<CMD> zoomBox -484.47850 6257.86700 1704.13300 8217.14150
<CMD> zoomBox -368.11150 6283.77350 1492.20850 7949.15700
<CMD> zoomBox -113.66000 6340.42100 1028.80950 7363.17500
<CMD> zoomBox -52.91550 6353.94450 918.18350 7223.28550
<CMD> zoomBox 47.29650 6360.97300 748.91600 6989.07200
<CMD> zoomBox 171.37850 6393.07700 537.62900 6720.94950
<CMD> zoomBox 260.99350 6395.71200 423.50100 6541.19100
<CMD> zoomBox 303.02450 6400.42500 364.31550 6455.29350
<CMD> zoomBox 303.02400 6400.42450 364.31550 6455.29350
<CMD> zoomBox 235.07000 6392.80350 460.00050 6594.16450
<CMD> zoomBox 147.40800 6384.27700 578.30450 6770.02150
<CMD> undo
<CMD> zoomBox -7.05400 6329.28700 694.58900 6957.40750
<CMD> zoomBox -160.79950 6274.55200 810.33350 7143.92350
<CMD> zoomBox -373.59550 6198.79450 970.53350 7402.07700
<CMD> zoomBox -640.07250 6086.59350 1220.31400 7752.03650
<CMD> zoomBox -809.53350 6015.24150 1379.15700 7974.58650
<CMD> zoomBox -1007.89950 5930.79800 1567.03050 8235.91000
<CMD> zoomBox -631.85300 6430.73550 1228.53400 8096.17900
<CMD> zoomBox -486.36750 6622.06900 1094.96150 8037.69600
<CMD> zoomBox -247.15800 6901.50700 895.35200 7924.29750
<CMD> zoomBox -91.52300 7131.85650 733.94100 7870.82300
<CMD> zoomBox -36.42100 7177.98850 665.22350 7806.11000
<CMD> zoomBox 10.41550 7217.20050 606.81350 7751.10400
<CMD> zoomBox 84.06600 7278.86150 514.96400 7664.60700
<CMD> zoomBox 217.37950 7390.58750 355.51650 7514.24950
<CMD> zoomBox 234.83500 7405.21650 334.63900 7494.56250
<CMD> zoomBox 230.34650 7398.44950 347.76300 7503.56250
<CMD> zoomBox 218.36400 7389.41600 356.50150 7513.07850
<CMD> zoomBox 209.72300 7378.28350 372.23800 7523.76900
<CMD> zoomBox 199.55750 7365.18650 390.75150 7536.34600
<CMD> zoomBox 187.59750 7349.77850 412.53200 7551.14300
<CMD> zoomBox 171.01100 7333.19200 435.64000 7570.09150
<CMD> zoomBox 151.49750 7313.67850 462.82600 7592.38400
<CMD> zoomBox 112.19350 7304.51000 478.46250 7632.39900
<CMD> zoomBox 153.91350 7341.96600 465.24250 7620.67200
<CMD> zoomBox 12.33400 7133.92850 608.74350 7667.84250
<CMD> zoomBox -606.31950 6411.84500 1254.10600 8077.32300
<CMD> zoomBox -1177.94900 5752.50550 1851.44350 8464.45850
<CMD> zoomBox -29.45050 7137.88250 796.03150 7876.86500
<CMD> zoomBox 34.94350 7216.21250 736.60300 7844.34750
<CMD> zoomBox 89.67800 7282.79300 686.08900 7816.70800
<CMD> zoomBox 136.20250 7339.38600 643.15200 7793.21400
<CMD> zoomBox 166.30400 7367.12700 597.21150 7752.88100
<CMD> zoomBox 233.63150 7392.93950 498.26300 7629.84100
<CMD> zoomBox 246.98250 7399.97450 471.91950 7601.34100
<CMD> zoomBox 258.46200 7406.82750 449.65850 7577.98900
<CMD> zoomBox 276.51350 7417.60300 414.65350 7541.26800
<CMD> zoomBox 286.88700 7419.39900 404.30650 7524.51450
<CMD> zoomBox 295.65900 7420.97100 395.46600 7510.31950
<CMD> deselectAll
<CMD> selectWire 249.0000 7437.3750 7511.0000 7440.3750 11 VDD
<CMD> deselectAll
<CMD> selectWire 249.0000 7437.3750 7511.0000 7440.3750 11 VDD
<CMD> createPGPin VDD -net VDD -geom Metal10 348.5 7609.29 351.5 7437.375
<CMD> zoomBox 283.58300 7416.57350 401.00300 7511.81600
<CMD> zoomBox 269.37550 7411.40000 407.51700 7523.45000
<CMD> zoomBox 253.13400 7405.43950 415.65350 7537.26300
<CMD> zoomBox 235.65900 7398.31550 426.85850 7553.40250
<CMD> zoomBox 213.74650 7382.38300 438.68750 7564.83850
<CMD> zoomBox 187.96750 7363.63950 452.60400 7578.29300
<CMD> zoomBox 157.51850 7338.93000 468.85550 7591.46350
<CMD> zoomBox 209.15500 7374.26650 434.09600 7556.72200
<CMD> zoomBox 229.75750 7387.36150 420.95750 7542.44850
<CMD> zoomBox 262.80950 7406.50800 400.95150 7518.55850
<CMD> zoomBox 276.64150 7412.03000 394.06250 7507.27300
<CMD> zoomBox 263.45250 7406.45400 401.59500 7518.50500
<CMD> zoomBox 153.21550 7359.85000 464.55500 7612.38550
<CMD> zoomBox 120.73300 7345.35050 487.01500 7642.45100
<CMD> zoomBox 153.21500 7359.84950 464.55500 7612.38550
<CMD> zoomBox 120.73250 7345.35000 487.01500 7642.45100
<CMD> zoomBox 82.51800 7328.29100 513.43900 7677.82200
<CMD> zoomBox 122.57200 7345.09850 488.85500 7642.20000
<CMD> zoomBox 156.61800 7359.38500 467.95850 7611.92100
<CMD> zoomBox 232.24550 7389.90700 423.44850 7544.99650
<CMD> zoomBox 250.31450 7397.17900 412.83700 7529.00500
<CMD> zoomBox 278.03750 7408.21050 395.46000 7503.45500
<CMD> zoomBox 305.76200 7419.23000 377.87500 7477.72250
<CMD> zoomBox 312.38100 7421.86100 373.67700 7471.57950
<CMD> zoomBox 317.97150 7424.09700 370.07300 7466.35800
<CMD> zoomBox 322.64200 7426.03800 366.92850 7461.96000
<CMD> zoomBox 329.82750 7429.18600 361.82500 7455.14000
<CMD> zoomBox 335.01950 7431.46050 358.13800 7450.21250
<CMD> zoomBox 337.08750 7432.33950 356.73850 7448.27900
<CMD> zoomBox 338.99800 7433.20150 355.70150 7446.75000
<CMD> zoomBox 342.00200 7434.55950 354.07050 7444.34850
<CMD> zoomBox 343.29700 7435.08150 353.55550 7443.40250
<CMD> editPowerVia -top_layer Metal11 -area {348.5 7437.375 351.5 7440.375} -add_vias 1 -bottom_layer Metal10
#% Begin editPowerVia (date=01/20 20:40:38, mem=1330.7M)

ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=01/20 20:40:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1330.9M, current mem=1330.9M)
<CMD> zoomBox 342.03000 7434.59650 354.09900 7444.38600
<CMD> zoomBox 340.65500 7433.95200 354.85400 7445.46900
<CMD> zoomBox 339.03750 7433.19350 355.74200 7446.74300
<CMD> zoomBox 336.67300 7432.30500 356.32550 7448.24550
<CMD> zoomBox 333.83300 7431.26850 356.95350 7450.02200
<CMD> zoomBox 330.41800 7430.05450 357.61850 7452.11750
<CMD> zoomBox 326.42500 7428.52000 358.42600 7454.47700
<CMD> zoomBox 321.72700 7426.71550 359.37550 7457.25300
<CMD> zoomBox 316.20050 7424.59200 360.49300 7460.51900
<CMD> zoomBox 309.69800 7422.09400 361.80750 7464.36150
<CMD> zoomBox 302.04850 7419.15550 363.35400 7468.88200
<CMD> zoomBox 293.02100 7415.69850 365.14550 7474.20050
<CMD> zoomBox 282.40050 7411.63150 367.25300 7480.45750
<CMD> zoomBox 269.90600 7406.84650 369.73250 7487.81850
<CMD> zoomBox 255.20650 7401.21750 372.64950 7496.47850
<CMD> zoomBox 237.85950 7394.59500 376.02800 7506.66700
<CMD> deselectAll
<CMD> selectWire 243.0000 7443.3750 7517.0000 7446.3750 11 VSS
<CMD> deselectAll
<CMD> selectWire 249.0000 7437.3750 7511.0000 7440.3750 11 VDD
<CMD> deselectAll
<CMD> selectWire 243.0000 7443.3750 7517.0000 7446.3750 11 VSS
<CMD> deselectAll
<CMD> selectWire 243.0000 7443.3750 7517.0000 7446.3750 11 VSS
<CMD> deselectAll
<CMD> selectWire 243.0000 7443.3750 7517.0000 7446.3750 11 VSS
<CMD> deselectAll
<CMD> selectWire 243.0000 7443.3750 7517.0000 7446.3750 11 VSS
<CMD> deselectAll
<CMD> selectWire 243.0000 7443.3750 7517.0000 7446.3750 11 VSS
<CMD> zoomBox 245.98350 7402.29000 363.42650 7497.55100
<CMD> zoomBox 252.45600 7409.05850 352.28250 7490.03050
<CMD> zoomBox 256.91100 7414.67600 341.76400 7483.50250
<CMD> zoomBox 260.69800 7419.45100 332.82300 7477.95350
<CMD> zoomBox 263.91700 7423.50950 325.22350 7473.23700
<CMD> zoomBox 266.42650 7426.82850 318.53750 7469.09700
<CMD> zoomBox 262.57150 7424.91300 323.87900 7474.64100
<CMD> zoomBox 258.03650 7422.65950 330.16300 7481.16300
<CMD> zoomBox 252.75100 7420.00850 337.60550 7488.83600
<CMD> zoomBox 246.84250 7416.81150 346.67150 7497.78550
<CMD> zoomBox 240.39250 7413.05100 357.83850 7508.31450
<CMD> createPGPin VSS -net VSS -geom Metal10 278.5 7609.29 281.5 7443.375
<CMD> zoomBox 227.68350 7406.50850 365.85550 7518.58350
<CMD> zoomBox 214.71900 7398.68550 377.27450 7530.53850
<CMD> zoomBox 183.05700 7378.81600 408.04750 7561.31150
<CMD> zoomBox 139.23450 7351.31500 450.64000 7603.90400
<CMD> zoomBox 110.58450 7334.89300 476.94400 7632.05650
<CMD> zoomBox 143.99750 7354.65650 455.40300 7607.24550
<CMD> editPowerVia -top_layer Metal11 -area {278.5 7443.375 278.5 7446.375} -add_vias 1 -bottom_layer Metal10
#% Begin editPowerVia (date=01/20 20:43:58, mem=1338.2M)

ViaGen created 0 via, deleted 0 via to avoid violation.
#% End editPowerVia (date=01/20 20:43:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1338.2M, current mem=1338.2M)
<CMD> zoomBox 168.59150 7363.35800 433.28650 7578.05900
<CMD> zoomBox 184.25750 7374.81200 409.24850 7557.30800
<CMD> zoomBox 197.13700 7385.46500 388.37950 7540.58650
<CMD> editPowerVia -top_layer Metal11 -area {278.5 7443.375 281.5 7446.375} -add_vias 1 -bottom_layer Metal10
#% Begin editPowerVia (date=01/20 20:44:40, mem=1338.5M)

ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=01/20 20:44:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1338.5M, current mem=1338.5M)
<CMD> editPowerVia -top_layer Metal11 -area {278.5 7443.375 281.5 7446.375} -add_vias 2 -bottom_layer Metal10
#% Begin editPowerVia (date=01/20 20:44:53, mem=1338.4M)

Usage: editPowerVia [-help] [-area <{x1 y1 x2 y2} {x3 y3 x4 y4} ...>]
                    [-bottom_layer <layername>]
                    [-create_via_on_merged_target_on_layer <string>]
                    [-create_via_on_merged_target_within <float>]
                    [-create_via_on_signal_pins <0|1>]
                    [-exclude_stack_vias <0|1>]
                    [-followpin_via_stapling {cutclass1 weight1 cutclass2 weight2}]
                    [-nets <string>] [-orthogonal_only <0|1>]
                    [-same_sized_stack_vias <0|1>]
                    [-skip_via_on_pin {pad block cover standardcell physicalpin}]
                    [-skip_via_on_wire_shape {blockring stripe followpin corewire blockwire iowire padring ring fillwire noshape}]
                    [-skip_via_on_wire_status {routed fixed cover shield}]
                    [-split_long_via {threshold step offset length}]
                    [-split_vias <0|1>] [-top_layer <layername>]
                    [-uda <subclass_string>]
                    [-via_using_exact_crossover_size <0|1>] [-add_vias <0|1> | -delete_vias <0|1> | -modify_vias <0|1> ] [-between_selected_wires <0|1> | -selected_blocks <0|1> | -selected_wires <0|1> | -selected_vias <0|1>] [[[-via_columns <integer>] [-via_rows <integer>]] | [[-via_height <float>] [-via_width <float>]] | [[-via_scale_height <float>] [-via_scale_width <float>]]]

**ERROR: (IMPTCM-27):	"2" is not a valid Boolean value for option "-add_vias". The allowed values are {true false}.
#% End editPowerVia (date=01/20 20:44:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1338.4M, current mem=1338.4M)
  
<CMD> undo
<CMD> editPowerVia -top_layer Metal11 -area {278.5 7443.375 281.5 7446.375} -add_vias 1 -bottom_layer Metal10
#% Begin editPowerVia (date=01/20 20:45:10, mem=1338.4M)

ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=01/20 20:45:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1338.4M, current mem=1338.4M)
<CMD> zoomBox 171.64000 7377.60600 396.63100 7560.10200
<CMD> zoomBox 147.49900 7367.79500 412.19450 7582.49650
<CMD> zoomBox 119.09700 7356.25250 430.50450 7608.84300
<CMD> zoomBox 85.68350 7342.67350 452.04550 7639.83900
<CMD> zoomBox 46.37350 7326.69800 477.38800 7676.30500
<CMD> zoomBox 0.12600 7307.90400 507.20250 7719.20650
<CMD> zoomBox -54.28200 7285.79350 542.27850 7769.67900
<CMD> zoomBox -118.29150 7259.78100 583.54450 7829.05800
<CMD> zoomBox -141.04350 7202.90100 684.64600 7872.63900
<CMD> zoomBox -167.81150 7135.98350 803.58900 7923.91100
<CMD> zoomBox -199.30200 7057.25750 943.52200 7984.23100
<CMD> zoomBox -279.93500 6855.67450 1301.82800 8138.68300
<CMD> zoomBox -330.85150 6727.48150 1530.04700 8236.90350
<CMD> zoomBox -236.65750 6964.63750 1107.84200 8055.19550
<CMD> zoomBox -175.86850 7064.04000 966.95650 7991.01450
<CMD> zoomBox -121.98000 7148.53200 849.42150 7936.46050
<CMD> zoomBox -32.70650 7279.84050 669.13100 7849.11900
<CMD> zoomBox 24.49300 7303.53750 621.05550 7787.42450
<CMD> zoomBox 72.99750 7323.68000 580.07550 7734.98400
<CMD> zoomBox 149.27050 7355.35450 515.63450 7652.52150
<CMD> zoomBox 176.14350 7367.01350 487.55300 7619.60550
<CMD> zoomBox 133.34600 7331.75150 499.71000 7628.91850
<CMD> zoomBox 82.99550 7290.26650 514.01200 7639.87500
<CMD> zoomBox 23.76000 7241.46100 530.83800 7652.76500
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sat Jan 20 20:46:09 2024 ***
SPECIAL ROUTE ran on directory: /home/p/paschalk
SPECIAL ROUTE ran on machine: cn93.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 2.30Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3131.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 588 macros, 90 used
Read in 500 components
  85 core components: 85 unplaced, 0 placed, 0 fixed
  411 pad components: 0 unplaced, 411 placed, 0 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 409 nets
Read in 2 special nets, 2 routed
Read in 1006 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 8398
  Number of Followpin connections: 4199
End power routing: cpu: 0:00:04, real: 0:00:04, peak: 3190.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 12597 wires.
ViaGen created 75582 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |      12597     |       NA       |
|  Via1  |      8398      |        0       |
|  Via2  |      8398      |        0       |
|  Via3  |      8398      |        0       |
|  Via4  |      8398      |        0       |
|  Via5  |      8398      |        0       |
|  Via6  |      8398      |        0       |
|  Via7  |      8398      |        0       |
|  Via8  |      8398      |        0       |
|  Via9  |      8398      |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -0.55050 7195.15600 596.01200 7679.04300
<CMD> zoomBox -21.52400 7137.81950 680.31450 7707.09850
<CMD> zoomBox -46.19850 7070.36500 779.49350 7740.10500
<CMD> zoomBox -75.22750 6991.00650 896.17500 7778.93600
<CMD> zoomBox -109.37950 6897.64350 1033.44750 7824.61950
<CMD> zoomBox -149.55800 6787.80500 1194.94450 7878.36500
<CMD> zoomBox -252.43800 6506.55650 1608.46600 8015.98300
<CMD> zoomBox -317.86200 6327.70250 1871.43650 8103.49850
<CMD> zoomBox -394.83150 6117.28600 2180.81400 8206.45750
<CMD> zoomBox -455.39600 5819.16850 2574.77550 8277.01800
<CMD> zoomBox -526.64800 5468.44250 3038.25950 8360.03000
<CMD> zoomBox -610.47450 5055.82350 3583.53500 8457.69150
<CMD> zoomBox -709.09300 4570.38950 4225.03550 8572.58700
<CMD> zoomBox -825.11550 3999.29050 4979.74200 8707.75850
<CMD> zoomBox -1122.19650 2536.96150 6912.20850 9053.87200
<CMD> zoomBox -1311.11900 1607.02250 8141.12200 9273.97600
<CMD> zoomBox -2102.49450 -2288.38700 13288.90150 10195.96650
<CMD> zoomBox -1800.83900 -908.53750 11281.84750 9703.16300
<CMD> zoomBox -1544.43200 259.25700 9575.85150 9279.20250
<CMD> zoomBox -1326.48650 1251.88250 8125.75500 8918.83650
<CMD> zoomBox -1044.02000 2189.15850 6990.38550 8706.06950
<CMD> zoomBox -902.14500 3038.85150 5927.10000 8578.22600
<CMD> zoomBox -784.20150 3761.09050 5020.65700 8469.55900
<CMD> zoomBox -269.35800 6290.49150 1919.94250 8066.28900
<CMD> zoomBox -211.58100 6504.18200 1649.32450 8013.61000
<CMD> zoomBox -161.02650 6684.37450 1420.74350 7967.38850
<CMD> zoomBox -114.98550 6834.46850 1229.51900 7925.03050
<CMD> zoomBox -42.58650 7070.49100 928.81900 7858.42300
<CMD> zoomBox -14.31250 7162.66750 811.38300 7832.41000
<CMD> zoomBox -42.58750 7070.49050 928.81900 7858.42300
<CMD> zoomBox -75.85250 6962.04650 1066.97900 7889.02650
<CMD> zoomBox -114.98850 6834.46600 1229.52000 7925.03100
<CMD> zoomBox -353.89200 6055.64150 2221.76450 8144.82200
<CMD> zoomBox -442.09250 5768.10700 2588.09150 8225.96650
<CMD> zoomBox -545.85800 5429.83150 3019.06450 8321.43100
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints true -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> getPlaceMode
-place_design_floorplan_mode false         # bool, default=false
-place_design_refine_macro false           # bool, default=false
-place_design_refine_place true            # bool, default=true
-place_detail_activity_power_driven false
                                           # bool, default=false
-place_detail_allow_border_pin_abut false
                                           # bool, default=false
-place_detail_allow_single_height_row_symmetry_x {}
                                           # string, default=""
-place_detail_check_cut_spacing false      # bool, default=false
-place_detail_check_inst_space_group false
                                           # bool, default=false
-place_detail_check_route false            # bool, default=false, user setting
-place_detail_color_aware_legal false      # bool, default=false
-place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
-place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
-place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
-place_detail_fixed_shifter false          # bool, default=false
-place_detail_honor_inst_pad false         # bool, default=false
-place_detail_io_pin_blockage false        # bool, default=false
-place_detail_iraware_max_drive_strength 0
                                           # float, default=0, min=0, max=2147483647
-place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
-place_detail_irdrop_aware_timing_effort high
                                           # enums={none standard high}, default=high
-place_detail_irdrop_region_number 100     # uint, default=100
-place_detail_legalization_inst_gap 0      # int, default=0
-place_detail_max_shifter_column_depth 9999
                                           # float, default=9999
-place_detail_max_shifter_depth 9999       # float, default=9999
-place_detail_max_shifter_row_depth 9999
                                           # float, default=9999
-place_detail_no_filler_without_implant false
                                           # bool, default=false
-place_detail_pad_fixed_insts false        # bool, default=false
-place_detail_pad_physical_cells false     # bool, default=false
-place_detail_preroute_as_obs {}           # string, default=""
-place_detail_preserve_routing true        # bool, default=true, user setting
-place_detail_remove_affected_routing false
                                           # bool, default=false, user setting
-place_detail_sdp_alignment_in_refine false
                                           # bool, default=false
-place_detail_swap_eeq_cells false         # bool, default=false, user setting
-place_detail_use_check_drc false          # bool, default=false
-place_detail_use_diffusion_transition_fill false
                                           # bool, default=false
-place_detail_use_GA_filler_groups false
                                           # bool, default=false
-place_detail_use_no_diffusion_one_site_filler false
                                           # bool, default=false
-place_detail_wire_length_opt_effort medium
                                           # enums={none medium high}, default=medium
-place_global_activity_power_driven false
                                           # enums={false true}, default=false
-place_global_activity_power_driven_effort standard
                                           # enums={standard high}, default=standard
-place_global_align_macro false            # bool, default=false
-place_global_allow_3d_stack false         # bool, default=false
-place_global_auto_blockage_in_channel partial
                                           # enums={none soft partial}, default=partial
-place_global_clock_gate_aware false       # bool, default=true, user setting
-place_global_clock_power_driven true      # bool, default=true
-place_global_clock_power_driven_effort low
                                           # enums={low standard high}, default=low
-place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
-place_global_cpg_effort low               # enums={low medium high}, default=low
-place_global_cpg_file {}                  # string, default=""
-place_global_enable_distributed_place false
                                           # bool, default=false
-place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
-place_global_ignore_spare false           # bool, default=false, user setting
-place_global_max_density -1               # float, default=-1
-place_global_module_aware_spare false     # bool, default=false, user setting
-place_global_module_padding {}            # string, default=""
-place_global_place_io_pins true           # bool, default=false, user setting
-place_global_reorder_scan true            # bool, default=true, user setting
-place_global_sdp_alignment false          # bool, default=false
-place_global_sdp_place false              # enums={false true}, default=false
-place_global_soft_guide_strength low      # enums={low medium high}, default=low
-place_global_timing_effort medium         # enums={medium high}, default=medium
-place_global_uniform_density false        # enums={false true}, default=false
-place_hard_fence true                     # bool, default=true
-place_opt_post_place_tcl {}               # string, default=""
-place_opt_run_global_place full           # enums={none seed full}, default=full
-place_spare_update_timing_graph true      # bool, default=true
-powerDriven false                         # bool, default=false, user setting, private
-timingDriven true                         # bool, default=true, user setting, private

<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setOptMode -allEndPoints                            true
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -powerEffort                             none
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:07:53.3/1:09:21.2 (0.1), mem = 1747.9M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:59.0/1:09:27.1 (0.1), mem = 2471.6M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 235 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 7462 (65.5%) nets
3		: 1409 (12.4%) nets
4     -	14	: 2149 (18.9%) nets
15    -	39	: 350 (3.1%) nets
40    -	79	: 16 (0.1%) nets
80    -	159	: 5 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=10129 (0 fixed + 10129 movable) #buf cell=0 #inv cell=362 #block=0 (0 floating + 0 preplaced)
#ioInst=415 #net=11392 #term=42279 #term/net=3.71, #fixedIo=415, #floatIo=0, #fixedPin=409, #floatPin=0
stdCell: 10129 single + 0 double + 0 multi
Total standard cell length = 16.8316 (mm), area = 0.0288 (mm^2)
Average module density = 0.001.
Density for the design = 0.001.
       = stdcell_area 84158 sites (28782 um^2) / alloc_area 152177500 sites (52044705 um^2).
Pin Density = 0.0002778.
            = total # of pins 42279 / total area 152177500.
=== lastAutoLevel = 12 
Iteration  1: Total net bbox = 2.782e+06 (1.16e+06 1.63e+06)
              Est.  stn bbox = 3.200e+06 (1.34e+06 1.86e+06)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 2664.9M
Iteration  2: Total net bbox = 2.782e+06 (1.16e+06 1.63e+06)
              Est.  stn bbox = 3.200e+06 (1.34e+06 1.86e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2664.9M
*** Finished SKP initialization (cpu=0:00:02.7, real=0:00:03.0)***
Iteration  3: Total net bbox = 1.638e+06 (6.72e+05 9.67e+05)
              Est.  stn bbox = 2.005e+06 (8.65e+05 1.14e+06)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 2759.0M
Iteration  4: Total net bbox = 1.585e+06 (6.52e+05 9.33e+05)
              Est.  stn bbox = 1.949e+06 (8.46e+05 1.10e+06)
              cpu = 0:00:10.8 real = 0:00:11.0 mem = 2784.2M
Iteration  5: Total net bbox = 1.585e+06 (6.52e+05 9.33e+05)
              Est.  stn bbox = 1.949e+06 (8.46e+05 1.10e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2784.2M
Iteration  6: Total net bbox = 1.487e+06 (6.08e+05 8.79e+05)
              Est.  stn bbox = 1.824e+06 (7.89e+05 1.04e+06)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 2759.2M
Iteration  7: Total net bbox = 1.491e+06 (6.12e+05 8.79e+05)
              Est.  stn bbox = 1.829e+06 (7.94e+05 1.04e+06)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2759.2M
Iteration  8: Total net bbox = 1.491e+06 (6.12e+05 8.79e+05)
              Est.  stn bbox = 1.829e+06 (7.94e+05 1.04e+06)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2759.2M
Iteration  9: Total net bbox = 1.462e+06 (5.98e+05 8.65e+05)
              Est.  stn bbox = 1.792e+06 (7.74e+05 1.02e+06)
              cpu = 0:00:07.7 real = 0:00:08.0 mem = 2755.2M
Iteration 10: Total net bbox = 1.462e+06 (5.98e+05 8.65e+05)
              Est.  stn bbox = 1.792e+06 (7.74e+05 1.02e+06)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2755.2M
Iteration 11: Total net bbox = 1.451e+06 (5.93e+05 8.58e+05)
              Est.  stn bbox = 1.777e+06 (7.69e+05 1.01e+06)
              cpu = 0:00:12.1 real = 0:00:12.0 mem = 2762.3M
Iteration 12: Total net bbox = 1.451e+06 (5.93e+05 8.58e+05)
              Est.  stn bbox = 1.777e+06 (7.69e+05 1.01e+06)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2762.3M
Iteration 13: Total net bbox = 1.467e+06 (5.91e+05 8.76e+05)
              Est.  stn bbox = 1.803e+06 (7.67e+05 1.04e+06)
              cpu = 0:00:22.4 real = 0:00:22.0 mem = 2768.0M
Iteration 14: Total net bbox = 1.467e+06 (5.91e+05 8.76e+05)
              Est.  stn bbox = 1.803e+06 (7.67e+05 1.04e+06)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2768.0M
Iteration 15: Total net bbox = 1.508e+06 (6.11e+05 8.96e+05)
              Est.  stn bbox = 1.866e+06 (7.98e+05 1.07e+06)
              cpu = 0:00:24.1 real = 0:00:24.0 mem = 2789.4M
Iteration 16: Total net bbox = 1.508e+06 (6.11e+05 8.96e+05)
              Est.  stn bbox = 1.866e+06 (7.98e+05 1.07e+06)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2789.4M
Iteration 17: Total net bbox = 1.529e+06 (6.29e+05 9.01e+05)
              Est.  stn bbox = 1.895e+06 (8.21e+05 1.07e+06)
              cpu = 0:00:23.0 real = 0:00:23.0 mem = 2928.6M
Iteration 18: Total net bbox = 1.529e+06 (6.29e+05 9.01e+05)
              Est.  stn bbox = 1.895e+06 (8.21e+05 1.07e+06)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2928.6M
Iteration 19: Total net bbox = 1.536e+06 (6.32e+05 9.04e+05)
              Est.  stn bbox = 1.901e+06 (8.25e+05 1.08e+06)
              cpu = 0:00:31.7 real = 0:00:32.0 mem = 3429.2M
Iteration 20: Total net bbox = 1.536e+06 (6.32e+05 9.04e+05)
              Est.  stn bbox = 1.901e+06 (8.25e+05 1.08e+06)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 3429.2M
Iteration 21: Total net bbox = 1.549e+06 (6.38e+05 9.11e+05)
              Est.  stn bbox = 1.915e+06 (8.32e+05 1.08e+06)
              cpu = 0:00:41.5 real = 0:00:41.0 mem = 3855.2M
Iteration 22: Total net bbox = 1.549e+06 (6.38e+05 9.11e+05)
              Est.  stn bbox = 1.915e+06 (8.32e+05 1.08e+06)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3855.2M
Finished Global Placement (cpu=0:03:18, real=0:03:18, mem=3855.2M)
Keep Tdgp Graph and DB for later use
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:11:41 mem=3855.2M) ***
Total net bbox length = 1.549e+06 (6.378e+05 9.109e+05) (ext = 1.135e+06)
Move report: Detail placement moves 10129 insts, mean move: 1.46 um, max move: 22.38 um 
	Max move on inst (example/genblk1.pcpi_mul_rd_reg[11]): (3188.02, 3567.43) --> (3191.60, 3548.63)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2817.2MB
Summary Report:
Instances move: 10129 (out of 10129 movable)
Instances flipped: 0
Mean displacement: 1.46 um
Max displacement: 22.38 um (Instance: example/genblk1.pcpi_mul_rd_reg[11]) (3188.02, 3567.43) -> (3191.6, 3548.63)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFQXL
Total net bbox length = 1.554e+06 (6.394e+05 9.149e+05) (ext = 1.135e+06)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2817.2MB
*** Finished refinePlace (0:11:43 mem=2817.2M) ***
*** Finished Initial Placement (cpu=0:03:42, real=0:03:43, mem=2806.2M) ***
Starting IO pin assignment...
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 142824 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 13272
[NR-eGR] #PG Blockages       : 142824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11392 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10983
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10983 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.621918e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        12( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 50.53 seconds, mem = 6216.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   41157 
[NR-eGR]  Metal2   (2V)        203909   60939 
[NR-eGR]  Metal3   (3H)        519676    7939 
[NR-eGR]  Metal4   (4V)        696828    3580 
[NR-eGR]  Metal5   (5H)        145122     473 
[NR-eGR]  Metal6   (6V)         40367     103 
[NR-eGR]  Metal7   (7H)         21497       4 
[NR-eGR]  Metal8   (8V)          3887       2 
[NR-eGR]  Metal9   (9H)           724       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1632010  114197 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1554510um
[NR-eGR] Total length: 1632010um, number of vias: 114197
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19651um, number of vias: 5845
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 25.46 seconds, mem = 4781.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:17, real=0:01:16)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 5: 6, real = 0: 5: 7, mem = 3817.6M **
AAE DB initialization (MEM=3840.45 CPU=0:00:00.0 REAL=0:00:01.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:05:07.3/0:05:08.0 (1.0), totSession cpu/real = 0:13:06.3/1:14:35.1 (0.2), mem = 3840.4M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3327.3M, totSessionCpu=0:13:06 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:06.3/1:14:35.1 (0.2), mem = 3840.4M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=3848.47 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 3366.5M, totSessionCpu=0:13:17 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3848.47 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 142824 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 13272
[NR-eGR] #PG Blockages       : 142824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 11392 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10983
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10983 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.628855e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        12( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         5( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        17( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   41157 
[NR-eGR]  Metal2   (2V)        213281   60953 
[NR-eGR]  Metal3   (3H)        470973    8075 
[NR-eGR]  Metal4   (4V)        715993    3626 
[NR-eGR]  Metal5   (5H)        178761     435 
[NR-eGR]  Metal6   (6V)         34415      84 
[NR-eGR]  Metal7   (7H)         17416       6 
[NR-eGR]  Metal8   (8V)          7481       2 
[NR-eGR]  Metal9   (9H)           724       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1639043  114338 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1554292um
[NR-eGR] Total length: 1639043um, number of vias: 114338
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 20039um, number of vias: 5969
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 76.17 sec, Real: 76.08 sec, Curr Mem: 5117.89 MB )
Extraction called for design 'picorv32_chip' of instances=10544 and nets=11589 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.6  Real Time: 0:00:05.0  MEM: 3979.895M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3983.91)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 11425
End delay calculation. (MEM=4114.5 CPU=0:00:02.6 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4077.88 CPU=0:00:03.4 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:14:52 mem=4077.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -84.611 |
|           TNS (ns):|-56348.9 |
|    Violating Paths:|  1892   |
|          All Paths:|  2230   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    139 (139)     |   -0.503   |    242 (242)     |
|   max_tran     |   1665 (13562)   |  -40.156   |   1766 (13681)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.055%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:49, real = 0:01:49, mem = 3421.2M, totSessionCpu=0:14:55 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:48.8/0:01:49.2 (1.0), totSession cpu/real = 0:14:55.1/1:16:24.3 (0.2), mem = 4044.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 4044.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4044.1M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:14:57.8/1:16:27.0 (0.2), mem = 4044.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:15:07.2/1:16:36.4 (0.2), mem = 4962.9M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:07.7/1:16:36.8 (0.2), mem = 4539.9M
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:14.2/0:00:14.2 (1.0), totSession cpu/real = 0:15:21.9/1:16:51.0 (0.2), mem = 4553.8M
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:27.0/1:16:56.1 (0.2), mem = 4609.1M
Reclaim Optimization WNS Slack -84.611  TNS Slack -56348.908 Density 0.06
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|    0.06%|        -| -84.611|-56348.908|   0:00:00.0| 4609.1M|
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    0.06%|        1| -84.611|-56348.906|   0:00:01.0| 4638.1M|
|    0.06%|        0| -84.611|-56348.906|   0:00:01.0| 4638.1M|
|    0.06%|        2| -84.611|-56348.898|   0:00:00.0| 4638.1M|
|    0.06%|        0| -84.611|-56348.898|   0:00:00.0| 4638.1M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -84.611  TNS Slack -56348.898 Density 0.06
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:09.9) (real = 0:00:09.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.9/0:00:09.8 (1.0), totSession cpu/real = 0:15:36.8/1:17:05.9 (0.2), mem = 4638.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=4560.06M, totSessionCpu=0:15:37).
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:37.6/1:17:06.6 (0.2), mem = 4560.1M
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 0:15:50.0/1:17:19.0 (0.2), mem = 4562.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:15:50.0/1:17:19.0 (0.2), mem = 4562.2M
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2196| 16050|   -40.21|   257|   257|    -2.15|     0|     0|     0|     0|   -84.61|-56348.90|       0|       0|       0|  0.06%|          |         |
|   199|   304|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -35.92|-51805.77|     895|    2864|     420|  0.07%| 0:00:36.0|  4638.5M|
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -36.13|-52190.86|       1|     174|       8|  0.07%| 0:00:02.0|  4638.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 106 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

*info: Total 65 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:38.5 real=0:00:38.0 mem=4638.5M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:48.2/0:00:48.2 (1.0), totSession cpu/real = 0:16:38.2/1:18:07.2 (0.2), mem = 4562.5M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:03:32, real = 0:03:32, mem = 3988.6M, totSessionCpu=0:16:38 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:16:38.5/1:18:07.5 (0.2), mem = 4579.6M
*info: 409 io nets excluded
*info: 2 clock nets excluded
*info: 88 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -36.127  TNS Slack -52190.857 
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -36.127|-52190.857|    0.07%|   0:00:00.0| 4617.8M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -33.116|-50129.465|    0.07%|   0:00:07.0| 4642.3M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -33.116|-50122.957|    0.07%|   0:00:03.0| 4642.3M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -33.116|-50122.957|    0.07%|   0:00:00.0| 4642.3M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -32.985|-49649.742|    0.07%|   0:00:06.0| 4642.3M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -32.954|-49755.199|    0.07%|   0:00:07.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.954|-49755.082|    0.07%|   0:00:01.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.954|-49755.082|    0.07%|   0:00:00.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.942|-49516.086|    0.07%|   0:00:02.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.914|-49433.434|    0.07%|   0:00:05.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.914|-49433.434|    0.07%|   0:00:00.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.914|-49433.434|    0.07%|   0:00:00.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.894|-49403.016|    0.07%|   0:00:02.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.894|-49422.918|    0.07%|   0:00:04.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.894|-49422.918|    0.07%|   0:00:00.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.894|-49422.918|    0.07%|   0:00:01.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.894|-49398.180|    0.07%|   0:00:01.0| 4661.4M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -32.889|-49397.176|    0.07%|   0:00:08.0| 4641.9M|default_emulate_view|  default| mem_la_addr[31]                                    |
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:47.8 real=0:00:47.0 mem=4641.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:47.8 real=0:00:47.0 mem=4641.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         30 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -32.889  TNS Slack -49397.175 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:00.9/0:01:00.8 (1.0), totSession cpu/real = 0:17:39.4/1:19:08.3 (0.2), mem = 4562.8M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -32.889
*** Check timing (0:00:00.0)
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:17:44.3/1:19:13.3 (0.2), mem = 4620.1M
Reclaim Optimization WNS Slack -32.889  TNS Slack -49397.175 Density 0.07
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|    0.07%|        -| -32.889|-49397.175|   0:00:00.0| 4622.1M|
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
|    0.07%|        0| -32.889|-49397.176|   0:00:02.0| 4622.1M|
|    0.07%|        0| -32.889|-49397.176|   0:00:00.0| 4622.1M|
|    0.07%|        6| -32.889|-49397.121|   0:00:02.0| 4641.1M|
|    0.07%|      300| -32.889|-49421.762|   0:00:06.0| 4641.1M|
|    0.07%|        4| -32.889|-49421.762|   0:00:00.0| 4641.1M|
|    0.07%|        0| -32.889|-49421.762|   0:00:00.0| 4641.1M|
|    0.07%|        0| -32.889|-49421.762|   0:00:00.0| 4641.1M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -32.889  TNS Slack -49421.763 Density 0.07
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         30 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:17.5) (real = 0:00:17.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:17.5/0:00:17.5 (1.0), totSession cpu/real = 0:18:01.9/1:19:30.8 (0.2), mem = 4641.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=4563.06M, totSessionCpu=0:18:02).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:18:05.3/1:19:34.2 (0.2), mem = 4563.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 142824 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 13272
[NR-eGR] #PG Blockages       : 142824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14419 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14010
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 30 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.307669e+04um
[NR-eGR] Layer group 2: route 13980 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.629563e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        22( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        24( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 53.90 seconds, mem = 6951.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.7, real=0:00:02.0)***
Iteration 11: Total net bbox = 1.572e+06 (6.38e+05 9.34e+05)
              Est.  stn bbox = 1.678e+06 (7.02e+05 9.76e+05)
              cpu = 0:00:50.7 real = 0:00:51.0 mem = 5458.4M
Iteration 12: Total net bbox = 1.573e+06 (6.38e+05 9.35e+05)
              Est.  stn bbox = 1.678e+06 (7.00e+05 9.77e+05)
              cpu = 0:00:42.6 real = 0:00:43.0 mem = 5993.6M
Iteration 13: Total net bbox = 1.578e+06 (6.40e+05 9.37e+05)
              Est.  stn bbox = 1.682e+06 (7.02e+05 9.80e+05)
              cpu = 0:01:55 real = 0:01:54 mem = 7128.8M
Iteration 14: Total net bbox = 1.589e+06 (6.48e+05 9.41e+05)
              Est.  stn bbox = 1.694e+06 (7.10e+05 9.84e+05)
              cpu = 0:00:29.1 real = 0:00:29.0 mem = 5592.8M
Move report: Timing Driven Placement moves 13156 insts, mean move: 20.53 um, max move: 290.39 um 
	Max move on inst (example/FE_OFC2852_mem_la_wstrb_w_0): (7457.40, 3976.13) --> (7315.79, 3827.35)

Finished Incremental Placement (cpu=0:05:53, real=0:05:52, mem=5592.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:24:55 mem=5592.8M) ***
Total net bbox length = 1.591e+06 (6.490e+05 9.420e+05) (ext = 2.403e+05)
Move report: Detail placement moves 13156 insts, mean move: 1.33 um, max move: 6.56 um 
	Max move on inst (example/g178266): (3019.24, 3468.25) --> (3017.80, 3463.13)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 5592.8MB
Summary Report:
Instances move: 13156 (out of 13156 movable)
Instances flipped: 0
Mean displacement: 1.33 um
Max displacement: 6.56 um (Instance: example/g178266) (3019.24, 3468.25) -> (3017.8, 3463.13)
	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: MX2X1
Total net bbox length = 1.598e+06 (6.508e+05 9.476e+05) (ext = 2.403e+05)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 5592.8MB
*** Finished refinePlace (0:24:57 mem=5592.8M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 142824 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 13272
[NR-eGR] #PG Blockages       : 142824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14419 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14010
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 30 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386329e+04um
[NR-eGR] Layer group 2: route 13980 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.640006e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 52.09 seconds, mem = 8454.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   47211 
[NR-eGR]  Metal2   (2V)        707512   67756 
[NR-eGR]  Metal3   (3H)        601921    9263 
[NR-eGR]  Metal4   (4V)        209388    4153 
[NR-eGR]  Metal5   (5H)         63885     530 
[NR-eGR]  Metal6   (6V)          6196     222 
[NR-eGR]  Metal7   (7H)          8448      68 
[NR-eGR]  Metal8   (8V)         52986      80 
[NR-eGR]  Metal9   (9H)           878       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1651215  129283 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1598417um
[NR-eGR] Total length: 1651215um, number of vias: 129283
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19735um, number of vias: 5959
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 24.68 seconds, mem = 6029.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:08:09, real=0:08:09)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4634.7M)
Extraction called for design 'picorv32_chip' of instances=13571 and nets=14615 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 4634.738M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:13:14, real = 0:13:13, mem = 3985.4M, totSessionCpu=0:26:20 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4628.83)
Total number of fetched objects 14452
End delay calculation. (MEM=4656.77 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4656.77 CPU=0:00:03.9 REAL=0:00:03.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:08:19.7/0:08:19.1 (1.0), totSession cpu/real = 0:26:25.0/1:27:53.3 (0.3), mem = 4656.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:26:25.5/1:27:53.8 (0.3), mem = 4672.8M
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   233|   338|   -23.52|   101|   101|    -2.09|     0|     0|     0|     0|   -32.88|-49362.74|       0|       0|       0|  0.07%|          |         |
|   170|   170|   -23.52|   101|   101|    -2.09|     0|     0|     0|     0|   -32.90|-49449.48|      39|      10|      24|  0.07%| 0:00:09.0|  4734.9M|
|   170|   170|   -23.52|   101|   101|    -2.09|     0|     0|     0|     0|   -32.90|-49449.48|       0|       0|       0|  0.07%| 0:00:08.0|  4734.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         30 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 170 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    69 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:18.1 real=0:00:18.0 mem=4734.9M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:31.4/0:00:31.4 (1.0), totSession cpu/real = 0:26:56.9/1:28:25.2 (0.3), mem = 4647.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:13:51, real = 0:13:50, mem = 4036.0M, totSessionCpu=0:26:57 **
*** Timing NOT met, worst failing slack is -32.904
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:26:58.4/1:28:26.7 (0.3), mem = 4647.9M
*info: 409 io nets excluded
*info: 2 clock nets excluded
*info: 88 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -32.904 TNS Slack -49449.477 Density 0.07
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-32.904|-49434.324|
|reg2reg   | -2.121|   -15.154|
|HEPG      | -2.121|   -15.154|
|All Paths |-32.904|-49449.477|
+----------+-------+----------+

Active Path Group: reg2reg  
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -2.121|  -32.904| -15.154|-49449.477|    0.07%|   0:00:00.0| 4705.1M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -2.079|  -32.904| -14.604|-49448.926|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -2.028|  -32.904| -13.938|-49448.262|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.968|  -32.904| -13.189|-49447.512|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.938|  -32.904| -12.701|-49447.023|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.878|  -32.904| -12.109|-49446.434|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.831|  -32.904| -11.542|-49445.867|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.797|  -32.904| -11.161|-49445.484|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.766|  -32.904| -10.811|-49445.137|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.723|  -32.904| -10.346|-49444.668|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.674|  -32.904|  -9.800|-49444.125|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.627|  -32.904|  -9.268|-49443.594|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.591|  -32.904|  -8.898|-49443.223|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.540|  -32.904|  -8.414|-49442.738|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.502|  -32.904|  -8.050|-49442.375|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.458|  -32.904|  -7.626|-49441.949|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.401|  -32.904|  -7.121|-49441.445|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.346|  -32.904|  -6.623|-49440.945|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.280|  -32.904|  -6.043|-49440.367|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.245|  -32.904|  -5.677|-49440.000|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.200|  -32.904|  -5.313|-49439.637|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.151|  -32.904|  -4.922|-49439.246|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.114|  -32.904|  -4.661|-49438.984|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.083|  -32.904|  -4.442|-49438.766|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -1.030|  -32.904|  -4.153|-49438.477|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.998|  -32.904|  -3.894|-49438.219|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.965|  -32.904|  -3.648|-49437.973|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.909|  -32.904|  -3.231|-49437.555|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.876|  -32.904|  -3.154|-49437.477|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.834|  -32.904|  -2.860|-49437.184|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.772|  -32.904|  -2.492|-49436.816|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.726|  -32.904|  -2.211|-49436.535|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.674|  -32.904|  -1.934|-49436.258|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.642|  -32.904|  -1.760|-49436.082|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.603|  -32.904|  -1.596|-49435.918|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.555|  -32.904|  -1.412|-49435.734|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.523|  -32.904|  -1.282|-49435.605|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.481|  -32.904|  -1.140|-49435.465|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.436|  -32.904|  -1.001|-49435.324|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.377|  -32.904|  -0.799|-49435.125|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.325|  -32.904|  -0.626|-49434.949|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.292|  -32.904|  -0.482|-49434.805|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.256|  -32.904|  -0.446|-49434.770|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.204|  -32.904|  -0.298|-49434.621|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.138|  -32.904|  -0.167|-49434.488|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.100|  -32.904|  -0.100|-49434.422|    0.07%|   0:00:01.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.046|  -32.904|  -0.046|-49434.371|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|  -0.011|  -32.904|  -0.011|-49434.336|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|   0.000|  -32.904|   0.000|-49434.324|    0.07%|   0:00:00.0| 4724.2M|                  NA|       NA| NA                                                 |
|   0.000|  -32.904|   0.000|-49434.324|    0.07%|   0:00:00.0| 4724.2M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:11.0 mem=4724.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.6 real=0:00:11.0 mem=4724.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-32.904|-49434.324|
|reg2reg   |  0.025|     0.000|
|HEPG      |  0.025|     0.000|
|All Paths |-32.904|-49434.324|
+----------+-------+----------+

** GigaOpt Optimizer WNS Slack -32.904 TNS Slack -49434.324 Density 0.07
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-32.904|-49434.324|
|reg2reg   |  0.025|     0.000|
|HEPG      |  0.025|     0.000|
|All Paths |-32.904|-49434.324|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         30 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:12.0 mem=4724.2M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:24.7/0:00:24.6 (1.0), totSession cpu/real = 0:27:23.1/1:28:51.3 (0.3), mem = 4646.1M
End: GigaOpt Optimization in TNS mode
*** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:27:26.2/1:28:54.5 (0.3), mem = 4646.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 142824 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 13272
[NR-eGR] #PG Blockages       : 142824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14843 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
**WARN: (IMPPSP-2001):	There are 31 pins inside GCell located around position 3189.36 3538.37. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14434
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 30 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.386329e+04um
[NR-eGR] Layer group 2: route 14404 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.640386e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-12)              (13)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        20( 0.00%)        29( 0.00%)        12( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total        21( 0.00%)        29( 0.00%)        12( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 51.83 seconds, mem = 7129.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.8, real=0:00:02.0)***
Iteration 11: Total net bbox = 1.574e+06 (6.39e+05 9.35e+05)
              Est.  stn bbox = 1.678e+06 (7.00e+05 9.78e+05)
              cpu = 0:00:45.2 real = 0:00:46.0 mem = 5468.6M
Iteration 12: Total net bbox = 1.573e+06 (6.38e+05 9.35e+05)
              Est.  stn bbox = 1.676e+06 (6.98e+05 9.78e+05)
              cpu = 0:00:16.9 real = 0:00:17.0 mem = 6006.8M
Iteration 13: Total net bbox = 1.578e+06 (6.40e+05 9.38e+05)
              Est.  stn bbox = 1.681e+06 (7.01e+05 9.80e+05)
              cpu = 0:01:30 real = 0:01:29 mem = 7142.0M
Iteration 14: Total net bbox = 1.589e+06 (6.48e+05 9.42e+05)
              Est.  stn bbox = 1.693e+06 (7.08e+05 9.84e+05)
              cpu = 0:00:27.9 real = 0:00:28.0 mem = 5606.0M
Move report: Timing Driven Placement moves 13631 insts, mean move: 7.92 um, max move: 113.14 um 
	Max move on inst (example/FE_OFC4708_mem_rdata_w_30): (3368.00, 4128.32) --> (3309.59, 4073.59)

Finished Incremental Placement (cpu=0:04:59, real=0:04:59, mem=5606.0M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:33:21 mem=5606.0M) ***
Total net bbox length = 1.591e+06 (6.486e+05 9.424e+05) (ext = 2.372e+05)
Move report: Detail placement moves 13631 insts, mean move: 1.33 um, max move: 7.52 um 
	Max move on inst (example/genblk1.pcpi_mul_mul_2366_47_g49200): (3253.02, 3510.89) --> (3248.80, 3507.59)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 5606.0MB
Summary Report:
Instances move: 13631 (out of 13631 movable)
Instances flipped: 0
Mean displacement: 1.33 um
Max displacement: 7.52 um (Instance: example/genblk1.pcpi_mul_mul_2366_47_g49200) (3253.02, 3510.89) -> (3248.8, 3507.59)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
Total net bbox length = 1.599e+06 (6.506e+05 9.481e+05) (ext = 2.371e+05)
Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 5606.0MB
*** Finished refinePlace (0:33:23 mem=5606.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 142824 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 13272
[NR-eGR] #PG Blockages       : 142824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 14843 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 14434
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 30 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.450283e+04um
[NR-eGR] Layer group 2: route 14404 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.640206e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 51.17 seconds, mem = 8152.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   48508 
[NR-eGR]  Metal2   (2V)        711990   69685 
[NR-eGR]  Metal3   (3H)        609672    9122 
[NR-eGR]  Metal4   (4V)        205490    4006 
[NR-eGR]  Metal5   (5H)         58953     495 
[NR-eGR]  Metal6   (6V)          5931     151 
[NR-eGR]  Metal7   (7H)          4981      70 
[NR-eGR]  Metal8   (8V)         53172      77 
[NR-eGR]  Metal9   (9H)          1338       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1651527  132114 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1598672um
[NR-eGR] Total length: 1651527um, number of vias: 132114
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19709um, number of vias: 5951
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 22.20 seconds, mem = 6107.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:07:11, real=0:07:10)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4709.5M)
Extraction called for design 'picorv32_chip' of instances=14046 and nets=15039 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 4709.516M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:21:36, real = 0:21:35, mem = 4023.1M, totSessionCpu=0:34:43 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4703.61)
Total number of fetched objects 14876
End delay calculation. (MEM=4730.81 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4730.81 CPU=0:00:03.7 REAL=0:00:04.0)
*** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:07:21.3/0:07:20.7 (1.0), totSession cpu/real = 0:34:47.5/1:36:15.2 (0.4), mem = 4730.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:34:48.4/1:36:16.2 (0.4), mem = 4746.8M
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   549|  1374|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -32.95|-49443.82|       0|       0|       0|  0.07%|          |         |
|   171|   172|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -33.06|-49448.75|     216|     112|     167|  0.07%| 0:00:16.0|  4828.1M|
|   170|   170|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -33.06|-49448.75|       0|       0|       1|  0.07%| 0:00:09.0|  4828.1M|
|   170|   170|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -33.06|-49448.75|       0|       0|       0|  0.07%| 0:00:08.0|  4828.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         41 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 170 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    69 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:33.7 real=0:00:34.0 mem=4828.1M) ***

*** Starting refinePlace (0:35:37 mem=4801.1M) ***
Total net bbox length = 1.600e+06 (6.511e+05 9.490e+05) (ext = 2.353e+05)
Move report: Detail placement moves 309 insts, mean move: 1.36 um, max move: 6.13 um 
	Max move on inst (example/g178923): (3146.00, 3425.51) --> (3145.00, 3430.64)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 4804.1MB
Summary Report:
Instances move: 309 (out of 13959 movable)
Instances flipped: 0
Mean displacement: 1.36 um
Max displacement: 6.13 um (Instance: example/g178923) (3146, 3425.51) -> (3145, 3430.64)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
Total net bbox length = 1.600e+06 (6.512e+05 9.491e+05) (ext = 2.353e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4804.1MB
*** Finished refinePlace (0:35:38 mem=4804.1M) ***
*** maximum move = 6.13 um ***
*** Finished re-routing un-routed nets (4797.1M) ***

*** Finish Physical Update (cpu=0:00:07.5 real=0:00:07.0 mem=4797.1M) ***
*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:55.0/0:00:54.9 (1.0), totSession cpu/real = 0:35:43.4/1:37:11.1 (0.4), mem = 4719.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.92min real=0.92min mem=4719.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -33.061 | -0.361  | -33.061 |
|           TNS (ns):|-49448.7 | -0.704  |-49448.0 |
|    Violating Paths:|  1775   |    3    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    103 (103)     |
|   max_tran     |     69 (69)      |   -0.179   |    170 (170)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.074%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:22:43, real = 0:22:41, mem = 4074.9M, totSessionCpu=0:35:49 **
*** Timing NOT met, worst failing slack is -33.061
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:35:49.1/1:37:16.8 (0.4), mem = 4719.2M
*info: 409 io nets excluded
*info: 2 clock nets excluded
*info: 88 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -33.061 TNS Slack -49448.741 Density 0.07
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-33.061|-49448.038|
|reg2reg   | -0.361|    -0.704|
|HEPG      | -0.361|    -0.704|
|All Paths |-33.061|-49448.741|
+----------+-------+----------+

Active Path Group: reg2reg  
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.361|  -33.061|  -0.704|-49448.741|    0.07%|   0:00:00.0| 4776.4M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|   0.029|  -33.061|   0.000|-49448.039|    0.07%|   0:00:02.0| 4795.5M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|   0.062|  -33.061|   0.000|-49448.039|    0.07%|   0:00:00.0| 4795.5M|                  NA|       NA| NA                                                 |
|   0.062|  -33.061|   0.000|-49448.038|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.7 real=0:00:02.0 mem=4795.5M) ***
Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -33.061|  -33.061|-49448.038|-49448.038|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.970|  -32.970|-49441.668|-49441.668|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.917|  -32.917|-49437.832|-49437.832|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.885|  -32.885|-49435.758|-49435.758|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.835|  -32.835|-49433.273|-49433.273|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.809|  -32.809|-49432.191|-49432.191|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.767|  -32.767|-49430.238|-49430.238|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.692|  -32.692|-49427.969|-49427.969|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.675|  -32.675|-49427.406|-49427.406|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.599|  -32.599|-49425.277|-49425.277|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.587|  -32.587|-49424.848|-49424.848|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.530|  -32.530|-49423.156|-49423.156|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.487|  -32.487|-49421.551|-49421.551|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.460|  -32.460|-49420.520|-49420.520|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.441|  -32.441|-49419.918|-49419.918|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.349|  -32.349|-49417.602|-49417.602|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.299|  -32.299|-49416.418|-49416.418|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.242|  -32.242|-49414.512|-49414.512|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.183|  -32.183|-49412.902|-49412.902|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.121|  -32.121|-49411.641|-49411.641|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.059|  -32.059|-49410.773|-49410.773|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -32.008|  -32.008|-49410.047|-49410.047|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -31.933|  -31.933|-49409.699|-49409.699|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.922|  -31.922|-49409.555|-49409.555|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.901|  -31.901|-49409.422|-49409.422|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.878|  -31.878|-49409.316|-49409.316|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.857|  -31.857|-49409.121|-49409.121|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.825|  -31.825|-49408.742|-49408.742|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -31.767|  -31.767|-49408.648|-49408.648|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -31.736|  -31.736|-49408.523|-49408.523|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.718|  -31.718|-49408.473|-49408.473|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -31.672|  -31.672|-49401.094|-49401.094|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -31.648|  -31.648|-49400.141|-49400.141|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.630|  -31.630|-49383.203|-49383.203|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -31.573|  -31.573|-49381.969|-49381.969|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -31.504|  -31.504|-49380.754|-49380.754|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -31.467|  -31.467|-49380.441|-49380.441|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -31.448|  -31.448|-49380.324|-49380.324|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -31.410|  -31.410|-49380.133|-49380.133|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -31.387|  -31.387|-49379.816|-49379.816|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -31.377|  -31.377|-49377.918|-49377.918|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -31.355|  -31.355|-49376.055|-49376.055|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.317|  -31.317|-49376.184|-49376.184|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -31.237|  -31.237|-49361.297|-49361.297|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.167|  -31.167|-49359.285|-49359.285|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -31.146|  -31.146|-49351.051|-49351.051|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.130|  -31.130|-49350.285|-49350.285|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.111|  -31.111|-49349.402|-49349.402|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.096|  -31.096|-49354.953|-49354.953|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -31.072|  -31.072|-49354.828|-49354.828|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -31.027|  -31.027|-49361.316|-49361.316|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -31.006|  -31.006|-49357.242|-49357.242|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.980|  -30.980|-49356.254|-49356.254|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.958|  -30.958|-49346.438|-49346.438|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.934|  -30.934|-49345.742|-49345.742|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.903|  -30.903|-49344.316|-49344.316|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.886|  -30.886|-49345.727|-49345.727|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.869|  -30.869|-49339.277|-49339.277|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.849|  -30.849|-49337.848|-49337.848|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.826|  -30.826|-49332.855|-49332.855|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.802|  -30.802|-49332.246|-49332.246|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.790|  -30.790|-49329.812|-49329.812|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.781|  -30.781|-49329.523|-49329.523|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.770|  -30.770|-49329.480|-49329.480|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.757|  -30.757|-49328.918|-49328.918|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[19]                                    |
| -30.733|  -30.733|-49328.609|-49328.609|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[19]                                    |
| -30.729|  -30.729|-49336.727|-49336.727|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[19]                                    |
| -30.729|  -30.729|-49324.074|-49324.074|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[19]                                    |
| -30.707|  -30.707|-49324.020|-49324.020|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.700|  -30.700|-49327.297|-49327.297|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.690|  -30.690|-49327.254|-49327.254|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.682|  -30.682|-49327.035|-49327.035|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.673|  -30.673|-49322.930|-49322.930|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.667|  -30.667|-49321.621|-49321.621|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.660|  -30.660|-49321.109|-49321.109|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[26]                                    |
| -30.650|  -30.650|-49320.938|-49320.938|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.640|  -30.640|-49321.000|-49321.000|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.635|  -30.635|-49320.922|-49320.922|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.627|  -30.627|-49320.777|-49320.777|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.623|  -30.623|-49320.711|-49320.711|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.600|  -30.600|-49308.465|-49308.465|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.597|  -30.597|-49308.129|-49308.129|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.588|  -30.588|-49308.070|-49308.070|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.578|  -30.578|-49308.188|-49308.188|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.570|  -30.570|-49309.137|-49309.137|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.562|  -30.562|-49308.742|-49308.742|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.553|  -30.553|-49305.988|-49305.988|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.542|  -30.542|-49305.828|-49305.828|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[21]                                    |
| -30.534|  -30.534|-49305.395|-49305.395|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.526|  -30.526|-49288.617|-49288.617|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[21]                                    |
| -30.517|  -30.517|-49288.582|-49288.582|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[19]                                    |
| -30.515|  -30.515|-49288.324|-49288.324|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[18]                                    |
| -30.500|  -30.500|-49288.059|-49288.059|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.489|  -30.489|-49287.496|-49287.496|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[19]                                    |
| -30.479|  -30.479|-49290.832|-49290.832|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[18]                                    |
| -30.477|  -30.477|-49290.598|-49290.598|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[21]                                    |
| -30.474|  -30.474|-49290.516|-49290.516|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.472|  -30.472|-49290.840|-49290.840|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.472|  -30.472|-49290.758|-49290.758|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.460|  -30.460|-49290.730|-49290.730|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.476|  -30.476|-49286.762|-49286.762|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.459|  -30.459|-49296.535|-49296.535|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[29]                                    |
| -30.456|  -30.456|-49296.438|-49296.438|    0.07%|   0:00:02.0| 4795.5M|default_emulate_view|  default| mem_la_addr[26]                                    |
| -30.445|  -30.445|-49295.477|-49295.477|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.442|  -30.442|-49294.078|-49294.078|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.442|  -30.442|-49293.879|-49293.879|    0.07%|   0:00:02.0| 4795.5M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.437|  -30.437|-49292.691|-49292.691|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.437|  -30.437|-49289.758|-49289.758|    0.07%|   0:00:02.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.433|  -30.433|-49289.723|-49289.723|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[14]                                    |
| -30.431|  -30.431|-49289.664|-49289.664|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.428|  -30.428|-49289.605|-49289.605|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -30.425|  -30.425|-49289.504|-49289.504|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[28]                                    |
| -30.421|  -30.421|-49288.473|-49288.473|    0.07%|   0:00:02.0| 4795.5M|default_emulate_view|  default| mem_la_addr[21]                                    |
| -30.413|  -30.413|-49288.469|-49288.469|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.411|  -30.411|-49287.688|-49287.688|    0.07%|   0:00:03.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49286.887|-49286.887|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49286.512|-49286.512|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49286.480|-49286.480|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49286.477|-49286.477|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49285.973|-49285.973|    0.07%|   0:00:02.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49285.965|-49285.965|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49284.574|-49284.574|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49284.566|-49284.566|    0.07%|   0:00:01.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.411|  -30.411|-49284.567|-49284.567|    0.07%|   0:00:00.0| 4795.5M|default_emulate_view|  default| mem_la_addr[30]                                    |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:59.0 real=0:00:59.0 mem=4795.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:01 real=0:01:01 mem=4795.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.411|-49284.567|
|reg2reg   |  0.076|     0.000|
|HEPG      |  0.076|     0.000|
|All Paths |-30.411|-49284.567|
+----------+-------+----------+

** GigaOpt Optimizer WNS Slack -30.411 TNS Slack -49284.567 Density 0.07
*** Starting refinePlace (0:37:05 mem=4795.5M) ***
Total net bbox length = 1.607e+06 (6.530e+05 9.544e+05) (ext = 2.597e+05)

Starting Small incrNP...

Move report: incrNP moves 627 insts, mean move: 7.89 um, max move: 34.33 um 
	Max move on inst (example/FE_RC_856_0): (3047.80, 3533.24) --> (3018.60, 3538.37)
Finished incrNP (cpu=0:00:43.5, real=0:00:44.0, mem=5156.3M)
End of Small incrNP (cpu=0:00:43.5, real=0:00:44.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 5156.3MB
Summary Report:
Instances move: 627 (out of 14130 movable)
Instances flipped: 0
Mean displacement: 7.89 um
Max displacement: 34.33 um (Instance: example/FE_RC_856_0) (3047.8, 3533.24) -> (3018.6, 3538.37)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.606e+06 (6.524e+05 9.537e+05) (ext = 2.597e+05)
Runtime: CPU: 0:00:44.6 REAL: 0:00:44.0 MEM: 5156.3MB
*** Finished refinePlace (0:37:49 mem=5156.3M) ***
*** maximum move = 34.33 um ***
*** Finished re-routing un-routed nets (4794.3M) ***

*** Finish Physical Update (cpu=0:00:50.9 real=0:00:50.0 mem=4794.3M) ***
** GigaOpt Optimizer WNS Slack -30.421 TNS Slack -49285.834 Density 0.07
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.421|-49285.834|
|reg2reg   |  0.076|     0.000|
|HEPG      |  0.076|     0.000|
|All Paths |-30.421|-49285.834|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.421|  -30.421|-49285.834|-49285.834|    0.07%|   0:00:00.0| 4794.3M|default_emulate_view|  default| mem_la_addr[23]                                    |
| -30.401|  -30.401|-49284.699|-49284.699|    0.07%|   0:00:06.0| 4813.4M|default_emulate_view|  default| mem_la_addr[18]                                    |
| -30.392|  -30.392|-49283.898|-49283.898|    0.07%|   0:00:02.0| 4813.4M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.385|  -30.385|-49284.379|-49284.379|    0.07%|   0:00:02.0| 4813.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.378|  -30.378|-49284.340|-49284.340|    0.07%|   0:00:02.0| 4813.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.384|  -30.384|-49284.316|-49284.316|    0.07%|   0:00:02.0| 4813.4M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.378|  -30.378|-49284.246|-49284.246|    0.07%|   0:00:01.0| 4813.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.378|  -30.378|-49283.797|-49283.797|    0.07%|   0:00:03.0| 4813.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.378|  -30.378|-49283.684|-49283.684|    0.07%|   0:00:00.0| 4813.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.378|  -30.378|-49283.594|-49283.594|    0.07%|   0:00:02.0| 4813.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.378|  -30.378|-49283.582|-49283.582|    0.07%|   0:00:00.0| 4813.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.378|  -30.378|-49283.583|-49283.583|    0.07%|   0:00:00.0| 4813.4M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:19.8 real=0:00:20.0 mem=4813.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.9 real=0:00:20.0 mem=4813.4M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.378|-49283.583|
|reg2reg   |  0.076|     0.000|
|HEPG      |  0.076|     0.000|
|All Paths |-30.378|-49283.583|
+----------+-------+----------+

** GigaOpt Optimizer WNS Slack -30.378 TNS Slack -49283.583 Density 0.07
*** Starting refinePlace (0:38:17 mem=4794.4M) ***
Total net bbox length = 1.607e+06 (6.533e+05 9.539e+05) (ext = 2.607e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:01.3, real=0:00:01.0, mem=4794.4M)
End of Small incrNP (cpu=0:00:01.3, real=0:00:01.0)
Move report: Detail placement moves 630 insts, mean move: 2.24 um, max move: 15.13 um 
	Max move on inst (example/g179469): (3024.00, 3579.41) --> (3034.00, 3574.28)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 4797.4MB
Summary Report:
Instances move: 630 (out of 14155 movable)
Instances flipped: 145
Mean displacement: 2.24 um
Max displacement: 15.13 um (Instance: example/g179469) (3024, 3579.41) -> (3034, 3574.28)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 1.608e+06 (6.539e+05 9.545e+05) (ext = 2.607e+05)
Runtime: CPU: 0:00:02.7 REAL: 0:00:02.0 MEM: 4797.4MB
*** Finished refinePlace (0:38:19 mem=4797.4M) ***
*** maximum move = 15.13 um ***
*** Finished re-routing un-routed nets (4794.4M) ***

*** Finish Physical Update (cpu=0:00:09.3 real=0:00:09.0 mem=4794.4M) ***
** GigaOpt Optimizer WNS Slack -30.381 TNS Slack -49284.987 Density 0.07
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.381|-49284.987|
|reg2reg   |  0.076|     0.000|
|HEPG      |  0.076|     0.000|
|All Paths |-30.381|-49284.987|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         60 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:02:22 real=0:02:22 mem=4794.4M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:02:35.6/0:02:35.4 (1.0), totSession cpu/real = 0:38:24.7/1:39:52.1 (0.4), mem = 4716.3M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -30.381
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:38:24.9/1:39:52.3 (0.4), mem = 4716.3M
*info: 409 io nets excluded
*info: 2 clock nets excluded
*info: 88 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -30.381 TNS Slack -49284.987 Density 0.07
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.381|-49284.987|
|reg2reg   |  0.076|     0.000|
|HEPG      |  0.076|     0.000|
|All Paths |-30.381|-49284.987|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.381|  -30.381|-49284.987|-49284.987|    0.07%|   0:00:00.0| 4775.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.371|  -30.371|-49283.426|-49283.426|    0.07%|   0:00:07.0| 4813.7M|default_emulate_view|  default| mem_la_read                                        |
| -30.371|  -30.371|-49283.312|-49283.312|    0.07%|   0:00:04.0| 4813.7M|default_emulate_view|  default| mem_la_read                                        |
| -30.371|  -30.371|-49283.297|-49283.297|    0.07%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_read                                        |
| -30.371|  -30.371|-49283.051|-49283.051|    0.08%|   0:00:03.0| 4813.7M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -30.371|  -30.371|-49282.934|-49282.934|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -30.371|  -30.371|-49282.918|-49282.918|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -30.371|  -30.371|-49282.820|-49282.820|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_addr[27]                                    |
| -30.371|  -30.371|-49282.684|-49282.684|    0.08%|   0:00:03.0| 4813.7M|default_emulate_view|  default| mem_la_addr[5]                                     |
| -30.371|  -30.371|-49282.645|-49282.645|    0.08%|   0:00:02.0| 4813.7M|default_emulate_view|  default| mem_la_addr[5]                                     |
| -30.371|  -30.371|-49282.609|-49282.609|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| mem_la_addr[2]                                     |
| -30.371|  -30.371|-49282.602|-49282.602|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_addr[2]                                     |
| -30.371|  -30.371|-49282.566|-49282.566|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_addr[7]                                     |
| -30.371|  -30.371|-49282.539|-49282.539|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_addr[7]                                     |
| -30.371|  -30.371|-49282.523|-49282.523|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| mem_la_addr[7]                                     |
| -30.371|  -30.371|-49222.234|-49222.234|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| mem_la_write                                       |
| -30.371|  -30.371|-49181.617|-49181.617|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_write                                       |
| -30.371|  -30.371|-49181.586|-49181.586|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_write                                       |
| -30.371|  -30.371|-49181.551|-49181.551|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| mem_la_write                                       |
| -30.371|  -30.371|-49181.207|-49181.207|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49180.914|-49180.914|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49180.375|-49180.375|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49180.270|-49180.270|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49179.762|-49179.762|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49179.164|-49179.164|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49177.660|-49177.660|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/decoded_rs1_reg[1]/D                       |
| -30.371|  -30.371|-49176.797|-49176.797|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49175.293|-49175.293|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49175.273|-49175.273|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[25]/D                      |
| -30.371|  -30.371|-49174.961|-49174.961|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49174.320|-49174.320|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49174.090|-49174.090|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49173.664|-49173.664|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49173.453|-49173.453|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49166.336|-49166.336|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49164.848|-49164.848|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49162.125|-49162.125|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49161.605|-49161.605|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49160.797|-49160.797|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49158.070|-49158.070|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/cpu_state_reg[6]/D                         |
| -30.371|  -30.371|-49156.453|-49156.453|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49154.367|-49154.367|    0.08%|   0:00:02.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49151.969|-49151.969|    0.08%|   0:00:02.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49151.242|-49151.242|    0.08%|   0:00:02.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49150.590|-49150.590|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49150.109|-49150.109|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49149.734|-49149.734|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49146.887|-49146.887|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49144.484|-49144.484|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49144.312|-49144.312|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49143.746|-49143.746|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49142.781|-49142.781|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49142.496|-49142.496|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.371|  -30.371|-49142.133|-49142.133|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[27]/D                      |
| -30.371|  -30.371|-49138.789|-49138.789|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49137.836|-49137.836|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49137.125|-49137.125|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49136.594|-49136.594|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[29]/D                      |
| -30.371|  -30.371|-49136.277|-49136.277|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.371|  -30.371|-49135.711|-49135.711|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[27]/D                      |
| -30.371|  -30.371|-49135.180|-49135.180|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[27]/D                      |
| -30.371|  -30.371|-49135.012|-49135.012|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[27]/D                      |
| -30.371|  -30.371|-49134.598|-49134.598|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/decoded_rs1_reg[2]/D                       |
| -30.371|  -30.371|-49132.277|-49132.277|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.371|  -30.371|-49132.027|-49132.027|    0.08%|   0:00:00.0| 4813.7M|default_emulate_view|  default| example/decoded_rs1_reg[2]/D                       |
| -30.371|  -30.371|-49131.000|-49131.000|    0.08%|   0:00:01.0| 4813.7M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.371|  -30.371|-49130.910|-49130.910|    0.08%|   0:00:02.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.371|  -30.371|-49130.836|-49130.836|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.371|  -30.371|-49128.676|-49128.676|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.371|  -30.371|-49128.672|-49128.672|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.371|  -30.371|-49127.570|-49127.570|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[14]/D                      |
| -30.371|  -30.371|-49125.168|-49125.168|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[14]/D                      |
| -30.371|  -30.371|-49124.617|-49124.617|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.371|  -30.371|-49123.965|-49123.965|    0.08%|   0:00:02.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[20]/D                      |
| -30.371|  -30.371|-49123.254|-49123.254|    0.08%|   0:00:02.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[20]/D                      |
| -30.372|  -30.372|-49123.195|-49123.195|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[20]/D                      |
| -30.372|  -30.372|-49122.730|-49122.730|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[20]/D                      |
| -30.372|  -30.372|-49122.691|-49122.691|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[20]/D                      |
| -30.372|  -30.372|-49121.082|-49121.082|    0.08%|   0:00:02.0| 4794.7M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.372|  -30.372|-49119.809|-49119.809|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/decoded_rs1_reg[0]/D                       |
| -30.372|  -30.372|-49118.754|-49118.754|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/decoded_rd_reg[2]/D                        |
| -30.372|  -30.372|-49118.543|-49118.543|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/decoded_rs2_reg[1]/D                       |
| -30.372|  -30.372|-49118.016|-49118.016|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[8]/D                       |
| -30.372|  -30.372|-49117.984|-49117.984|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/decoded_rs2_reg[0]/D                       |
| -30.372|  -30.372|-49117.758|-49117.758|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[8]/D                       |
| -30.372|  -30.372|-49117.723|-49117.723|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[8]/D                       |
| -30.372|  -30.372|-49115.863|-49115.863|    0.08%|   0:00:02.0| 4794.7M|default_emulate_view|  default| example/decoded_rd_reg[3]/D                        |
| -30.372|  -30.372|-49115.621|-49115.621|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.372|  -30.372|-49115.449|-49115.449|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.372|  -30.372|-49114.996|-49114.996|    0.08%|   0:00:02.0| 4794.7M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.372|  -30.372|-49112.660|-49112.660|    0.08%|   0:00:02.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[9]/D                       |
| -30.372|  -30.372|-49111.230|-49111.230|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/reg_op1_reg[6]/D                           |
| -30.372|  -30.372|-49110.516|-49110.516|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/reg_op1_reg[6]/D                           |
| -30.372|  -30.372|-49109.512|-49109.512|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[17]/D                      |
| -30.372|  -30.372|-49107.586|-49107.586|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[17]/D                      |
| -30.372|  -30.372|-49107.512|-49107.512|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[17]/D                      |
| -30.372|  -30.372|-49105.824|-49105.824|    0.08%|   0:00:02.0| 4794.7M|default_emulate_view|  default| example/decoded_rs1_reg[3]/D                       |
| -30.372|  -30.372|-49105.742|-49105.742|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[10]/D                      |
| -30.372|  -30.372|-49104.293|-49104.293|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[10]/D                      |
| -30.372|  -30.372|-49104.246|-49104.246|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[10]/D                      |
| -30.372|  -30.372|-49103.957|-49103.957|    0.08%|   0:00:01.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[10]/D                      |
| -30.372|  -30.372|-49103.938|-49103.938|    0.08%|   0:00:00.0| 4794.7M|default_emulate_view|  default| example/mem_rdata_q_reg[10]/D                      |
| -30.372|  -30.372|-49102.555|-49102.555|    0.08%|   0:00:03.0| 4794.7M|default_emulate_view|  default| example/instr_lui_reg/D                            |
| -30.372|  -30.372|-49101.984|-49101.984|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/instr_lui_reg/D                            |
| -30.372|  -30.372|-49101.957|-49101.957|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/reg_op2_reg[19]/D                          |
| -30.372|  -30.372|-49100.969|-49100.969|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[6]/D                           |
| -30.372|  -30.372|-49100.609|-49100.609|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[6]/D                           |
| -30.372|  -30.372|-49100.527|-49100.527|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[6]/D                           |
| -30.372|  -30.372|-49100.508|-49100.508|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[6]/D                           |
| -30.372|  -30.372|-49100.473|-49100.473|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[6]/D                           |
| -30.372|  -30.372|-49099.555|-49099.555|    0.08%|   0:00:03.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[13]/D                          |
| -30.372|  -30.372|-49099.543|-49099.543|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[13]/D                          |
| -30.372|  -30.372|-49099.484|-49099.484|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[13]/D                          |
| -30.372|  -30.372|-49099.406|-49099.406|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[13]/D                          |
| -30.372|  -30.372|-49097.680|-49097.680|    0.08%|   0:00:03.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[1]/D                           |
| -30.372|  -30.372|-49097.391|-49097.391|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[1]/D                           |
| -30.372|  -30.372|-49097.293|-49097.293|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[1]/D                           |
| -30.372|  -30.372|-49097.281|-49097.281|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/reg_op1_reg[1]/D                           |
| -30.372|  -30.372|-49095.793|-49095.793|    0.08%|   0:00:02.0| 4813.8M|default_emulate_view|  default| example/mem_addr_reg[15]/D                         |
| -30.372|  -30.372|-49095.473|-49095.473|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/mem_addr_reg[15]/D                         |
| -30.372|  -30.372|-49095.422|-49095.422|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/mem_addr_reg[15]/D                         |
| -30.372|  -30.372|-49095.324|-49095.324|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/mem_addr_reg[15]/D                         |
| -30.372|  -30.372|-49095.273|-49095.273|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/mem_addr_reg[15]/D                         |
| -30.372|  -30.372|-49101.336|-49101.336|    0.08%|   0:00:05.0| 4813.8M|default_emulate_view|  default| example/prefetched_high_word_reg/D                 |
| -30.372|  -30.372|-49101.133|-49101.133|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/prefetched_high_word_reg/D                 |
| -30.372|  -30.372|-49101.094|-49101.094|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/prefetched_high_word_reg/D                 |
| -30.372|  -30.372|-49100.906|-49100.906|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/prefetched_high_word_reg/D                 |
| -30.372|  -30.372|-49100.246|-49100.246|    0.08%|   0:00:03.0| 4813.8M|default_emulate_view|  default| example/mem_wordsize_reg[0]/D                      |
| -30.372|  -30.372|-49100.176|-49100.176|    0.08%|   0:00:00.0| 4813.8M|default_emulate_view|  default| example/mem_wordsize_reg[0]/D                      |
| -30.372|  -30.372|-49099.762|-49099.762|    0.08%|   0:00:02.0| 4813.8M|default_emulate_view|  default| example/mem_wordsize_reg[0]/D                      |
| -30.372|  -30.372|-49099.078|-49099.078|    0.08%|   0:00:02.0| 4813.8M|default_emulate_view|  default| example/reg_op2_reg[24]/D                          |
| -30.372|  -30.372|-49098.613|-49098.613|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/reg_op2_reg[11]/D                          |
| -30.372|  -30.372|-49098.418|-49098.418|    0.08%|   0:00:01.0| 4813.8M|default_emulate_view|  default| example/reg_op2_reg[24]/D                          |
| -30.372|  -30.372|-49098.223|-49098.223|    0.08%|   0:00:02.0| 4813.8M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.372|  -30.372|-49097.895|-49097.895|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_do_rinst_reg/D                         |
| -30.372|  -30.372|-49097.008|-49097.008|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_do_rinst_reg/D                         |
| -30.372|  -30.372|-49096.871|-49096.871|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_do_rinst_reg/D                         |
| -30.372|  -30.372|-49095.688|-49095.688|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[20]/D                          |
| -30.372|  -30.372|-49095.426|-49095.426|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[8]/D                           |
| -30.372|  -30.372|-49095.215|-49095.215|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.372|  -30.372|-49095.203|-49095.203|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[8]/D                           |
| -30.372|  -30.372|-49095.074|-49095.074|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.372|  -30.372|-49095.031|-49095.031|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.372|  -30.372|-49095.023|-49095.023|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.372|  -30.372|-49094.930|-49094.930|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.372|  -30.372|-49094.586|-49094.586|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/mem_do_prefetch_reg/D                      |
| -30.372|  -30.372|-49094.398|-49094.398|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_do_prefetch_reg/D                      |
| -30.372|  -30.372|-49094.363|-49094.363|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/mem_do_prefetch_reg/D                      |
| -30.372|  -30.372|-49084.766|-49084.766|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.372|  -30.372|-49084.637|-49084.637|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.372|  -30.372|-49084.617|-49084.617|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.372|  -30.372|-49061.734|-49061.734|    0.08%|   0:00:03.0| 4832.9M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.372|  -30.372|-49031.148|-49031.148|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.372|  -30.372|-49031.133|-49031.133|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.372|  -30.372|-49031.094|-49031.094|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.372|  -30.372|-49014.152|-49014.152|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[17]/D                          |
| -30.372|  -30.372|-49000.773|-49000.773|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[23]/D                          |
| -30.372|  -30.372|-48999.422|-48999.422|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[6]/D                           |
| -30.372|  -30.372|-48999.367|-48999.367|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.372|  -30.372|-48998.594|-48998.594|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.372|  -30.372|-48998.434|-48998.434|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[23]/D                          |
| -30.372|  -30.372|-48998.379|-48998.379|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.372|  -30.372|-48995.086|-48995.086|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.372|  -30.372|-48984.500|-48984.500|    0.08%|   0:00:08.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.372|  -30.372|-48858.602|-48858.602|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.372|  -30.372|-48858.488|-48858.488|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.372|  -30.372|-48858.461|-48858.461|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.372|  -30.372|-48855.027|-48855.027|    0.08%|   0:00:04.0| 4832.9M|default_emulate_view|  default| example/mem_rdata_q_reg[6]/D                       |
| -30.372|  -30.372|-48853.188|-48853.188|    0.08%|   0:00:03.0| 4832.9M|default_emulate_view|  default| example/mem_rdata_q_reg[6]/D                       |
| -30.372|  -30.372|-48853.184|-48853.184|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/mem_rdata_q_reg[6]/D                       |
| -30.372|  -30.372|-48853.074|-48853.074|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/mem_rdata_q_reg[6]/D                       |
| -30.372|  -30.372|-48847.984|-48847.984|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/mem_wdata_reg[24]/D                        |
| -30.372|  -30.372|-48847.883|-48847.883|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/mem_wdata_reg[24]/D                        |
| -30.372|  -30.372|-48847.852|-48847.852|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/mem_wdata_reg[24]/D                        |
| -30.372|  -30.372|-48842.422|-48842.422|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/genblk2.pcpi_div_dividend_reg[12]/D        |
| -30.372|  -30.372|-48838.301|-48838.301|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[28][24]/D                      |
| -30.372|  -30.372|-48835.055|-48835.055|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[31][28]/D                      |
| -30.372|  -30.372|-48826.605|-48826.605|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[28][24]/D                      |
| -30.372|  -30.372|-48818.539|-48818.539|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[30][28]/D                      |
| -30.372|  -30.372|-48816.348|-48816.348|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/genblk2.pcpi_div_dividend_reg[12]/D        |
| -30.372|  -30.372|-48816.000|-48816.000|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[30][28]/D                      |
| -30.372|  -30.372|-48811.215|-48811.215|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_out_reg[5]/D                           |
| -30.372|  -30.372|-48808.715|-48808.715|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/reg_out_reg[9]/D                           |
| -30.372|  -30.372|-48807.535|-48807.535|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[19][12]/D                      |
| -30.372|  -30.372|-48805.848|-48805.848|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/reg_out_reg[3]/D                           |
| -30.372|  -30.372|-48805.574|-48805.574|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[29][19]/D                      |
| -30.372|  -30.372|-48804.492|-48804.492|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[19][12]/D                      |
| -30.372|  -30.372|-48800.281|-48800.281|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[3][11]/D                       |
| -30.372|  -30.372|-48799.586|-48799.586|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[29][19]/D                      |
| -30.372|  -30.372|-48797.785|-48797.785|    0.08%|   0:00:02.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[13][19]/D                      |
| -30.372|  -30.372|-48795.145|-48795.145|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[13][19]/D                      |
| -30.372|  -30.372|-48794.582|-48794.582|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/reg_out_reg[5]/D                           |
| -30.372|  -30.372|-48792.641|-48792.641|    0.08%|   0:00:06.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[18][18]/D                      |
| -30.372|  -30.372|-48792.410|-48792.410|    0.08%|   0:00:01.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[22][27]/D                      |
| -30.372|  -30.372|-48790.387|-48790.387|    0.08%|   0:00:07.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[30][28]/D                      |
| -30.372|  -30.372|-48789.977|-48789.977|    0.08%|   0:00:00.0| 4832.9M|default_emulate_view|  default| example/cpuregs_reg[22][4]/D                       |
| -30.372|  -30.372|-48787.219|-48787.219|    0.08%|   0:00:11.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[29][6]/D                       |
| -30.372|  -30.372|-48786.566|-48786.566|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[29][21]/D                      |
| -30.372|  -30.372|-48782.078|-48782.078|    0.08%|   0:00:28.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[29][21]/D                      |
| -30.372|  -30.372|-48781.184|-48781.184|    0.08%|   0:00:03.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[29][21]/D                      |
| -30.372|  -30.372|-48780.180|-48780.180|    0.08%|   0:00:03.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[29][21]/D                      |
| -30.372|  -30.372|-48780.102|-48780.102|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[11][29]/D                      |
| -30.372|  -30.372|-48779.934|-48779.934|    0.08%|   0:00:02.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[11][29]/D                      |
| -30.372|  -30.372|-48776.461|-48776.461|    0.08%|   0:00:14.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[3][17]/D                       |
| -30.372|  -30.372|-48775.875|-48775.875|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[3][17]/D                       |
| -30.372|  -30.372|-48774.965|-48774.965|    0.08%|   0:00:04.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[3][17]/D                       |
| -30.372|  -30.372|-48774.766|-48774.766|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[3][17]/D                       |
| -30.372|  -30.372|-48774.484|-48774.484|    0.08%|   0:00:03.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[14][16]/D                      |
| -30.372|  -30.372|-48774.473|-48774.473|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[14][16]/D                      |
| -30.372|  -30.372|-48774.266|-48774.266|    0.08%|   0:00:03.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[14][16]/D                      |
| -30.372|  -30.372|-48773.344|-48773.344|    0.08%|   0:00:07.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[20][24]/D                      |
| -30.372|  -30.372|-48773.227|-48773.227|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[12][23]/D                      |
| -30.372|  -30.372|-48773.023|-48773.023|    0.08%|   0:00:03.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[12][23]/D                      |
| -30.372|  -30.372|-48772.996|-48772.996|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[12][23]/D                      |
| -30.372|  -30.372|-48772.840|-48772.840|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[12][25]/D                      |
| -30.372|  -30.372|-48772.797|-48772.797|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[12][25]/D                      |
| -30.372|  -30.372|-48772.598|-48772.598|    0.08%|   0:00:02.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[12][25]/D                      |
| -30.372|  -30.372|-48772.465|-48772.465|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/cpuregs_reg[12][25]/D                      |
| -30.372|  -30.372|-48769.812|-48769.812|    0.08%|   0:00:05.0| 4871.0M|default_emulate_view|  default| example/reg_out_reg[16]/D                          |
| -30.372|  -30.372|-48769.719|-48769.719|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/reg_out_reg[16]/D                          |
| -30.372|  -30.372|-48769.398|-48769.398|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/reg_out_reg[16]/D                          |
| -30.372|  -30.372|-48769.328|-48769.328|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/reg_out_reg[16]/D                          |
| -30.372|  -30.372|-48769.207|-48769.207|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/reg_out_reg[16]/D                          |
| -30.372|  -30.372|-48769.176|-48769.176|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/reg_out_reg[16]/D                          |
| -30.372|  -30.372|-48768.672|-48768.672|    0.08%|   0:00:03.0| 4871.0M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[50]/D         |
| -30.372|  -30.372|-48768.602|-48768.602|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[50]/D         |
| -30.372|  -30.372|-48768.574|-48768.574|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[50]/D         |
| -30.372|  -30.372|-48768.562|-48768.562|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[50]/D         |
| -30.372|  -30.372|-48767.688|-48767.688|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/genblk1.pcpi_mul_rs2_reg[32]/D             |
| -30.372|  -30.372|-48767.488|-48767.488|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/genblk1.pcpi_mul_rs2_reg[32]/D             |
| -30.372|  -30.372|-48767.305|-48767.305|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/genblk2.pcpi_div_quotient_reg[3]/D         |
| -30.372|  -30.372|-48771.754|-48771.754|    0.08%|   0:00:05.0| 4871.0M|default_emulate_view|  default| example/reg_out_reg[15]/D                          |
| -30.372|  -30.372|-48771.453|-48771.453|    0.08%|   0:00:02.0| 4871.0M|default_emulate_view|  default| example/count_instr_reg[19]/D                      |
| -30.372|  -30.372|-48770.348|-48770.348|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/reg_pc_reg[23]/D                           |
| -30.372|  -30.372|-48770.312|-48770.312|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/reg_pc_reg[29]/D                           |
| -30.372|  -30.372|-48770.207|-48770.207|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/reg_pc_reg[26]/D                           |
| -30.372|  -30.372|-48770.199|-48770.199|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| example/reg_pc_reg[26]/D                           |
| -30.372|  -30.372|-48768.660|-48768.660|    0.08%|   0:00:02.0| 4871.0M|default_emulate_view|  default| example/pcpi_valid_reg/D                           |
| -30.372|  -30.372|-48768.637|-48768.637|    0.08%|   0:00:02.0| 4871.0M|default_emulate_view|  default| example/count_cycle_reg[36]/D                      |
| -30.372|  -30.372|-48768.613|-48768.613|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/count_cycle_reg[36]/D                      |
| -30.371|  -30.371|-48768.375|-48768.375|    0.08%|   0:00:02.0| 4871.0M|default_emulate_view|  default| example/genblk2.pcpi_div_pcpi_wait_reg/D           |
| -30.371|  -30.371|-48768.363|-48768.363|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/genblk2.pcpi_div_pcpi_wait_reg/D           |
| -30.371|  -30.371|-48768.348|-48768.348|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/genblk2.pcpi_div_pcpi_wait_reg/D           |
| -30.371|  -30.371|-48768.332|-48768.332|    0.08%|   0:00:02.0| 4871.0M|default_emulate_view|  default| example/count_cycle_reg[47]/D                      |
| -30.371|  -30.371|-48768.320|-48768.320|    0.08%|   0:00:00.0| 4871.0M|default_emulate_view|  default| example/count_cycle_reg[47]/D                      |
| -30.371|  -30.371|-48769.012|-48769.012|    0.08%|   0:00:01.0| 4871.0M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:42 real=0:05:42 mem=4871.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:45 real=0:05:44 mem=4871.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.371|-48769.012|
|reg2reg   |  0.076|     0.000|
|HEPG      |  0.076|     0.000|
|All Paths |-30.371|-48769.012|
+----------+-------+----------+

*** Starting refinePlace (0:44:23 mem=4795.0M) ***
Total net bbox length = 1.616e+06 (6.587e+05 9.574e+05) (ext = 2.600e+05)

Starting Small incrNP...

Move report: incrNP moves 2191 insts, mean move: 10.22 um, max move: 80.19 um 
	Max move on inst (example/FE_RC_854_0): (3039.00, 3584.54) --> (3008.40, 3534.95)
Finished incrNP (cpu=0:00:48.4, real=0:00:49.0, mem=5157.8M)
End of Small incrNP (cpu=0:00:48.4, real=0:00:49.0)
Move report: Detail placement moves 6485 insts, mean move: 2.11 um, max move: 17.20 um 
	Max move on inst (example/FE_RC_2214_0): (3060.80, 3423.80) --> (3043.60, 3423.80)
	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 5157.8MB
Summary Report:
Instances move: 7297 (out of 15080 movable)
Instances flipped: 0
Mean displacement: 4.64 um
Max displacement: 79.39 um (Instance: example/FE_RC_854_0) (3039, 3584.54) -> (3009.2, 3534.95)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.615e+06 (6.565e+05 9.580e+05) (ext = 2.600e+05)
Runtime: CPU: 0:00:50.8 REAL: 0:00:51.0 MEM: 5157.8MB
*** Finished refinePlace (0:45:14 mem=5157.8M) ***
*** maximum move = 79.39 um ***
*** Finished re-routing un-routed nets (4795.8M) ***

*** Finish Physical Update (cpu=0:00:59.1 real=0:00:59.0 mem=4795.8M) ***
** GigaOpt Optimizer WNS Slack -30.422 TNS Slack -48798.558 Density 0.08
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.422|-48798.558|
|reg2reg   |  0.076|     0.000|
|HEPG      |  0.076|     0.000|
|All Paths |-30.422|-48798.558|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         77 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:06:45 real=0:06:45 mem=4795.8M) ***

*** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:06:56.6/0:06:56.2 (1.0), totSession cpu/real = 0:45:21.5/1:46:48.5 (0.4), mem = 4717.7M
End: GigaOpt Optimization in TNS mode
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:45:26.6/1:46:53.6 (0.4), mem = 4775.0M
Reclaim Optimization WNS Slack -30.422  TNS Slack -48798.558 Density 0.08
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|    0.08%|        -| -30.422|-48798.558|   0:00:00.0| 4775.0M|
|    0.08%|      806| -30.423|-48794.152|   0:00:41.0| 4832.2M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -30.422  TNS Slack -48794.152 Density 0.08
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         76 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:46.0) (real = 0:00:46.0) **
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:46.0/0:00:45.9 (1.0), totSession cpu/real = 0:46:12.6/1:47:39.5 (0.4), mem = 4832.2M
End: Area Reclaim Optimization (cpu=0:00:46, real=0:00:46, mem=4718.12M, totSessionCpu=0:46:13).
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:46:18.1/1:47:45.0 (0.4), mem = 4775.4M
Reclaim Optimization WNS Slack -30.422  TNS Slack -48794.152 Density 0.08
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|    0.08%|        -| -30.422|-48794.152|   0:00:00.0| 4775.4M|
|    0.08%|       12| -30.423|-48794.105|   0:00:00.0| 4794.4M|
|    0.08%|       39| -30.423|-48794.074|   0:00:02.0| 4794.4M|
|    0.08%|      767| -30.416|-48803.109|   0:00:12.0| 4794.4M|
|    0.08%|       26| -30.416|-48802.500|   0:00:01.0| 4794.4M|
|    0.08%|        3| -30.416|-48802.504|   0:00:01.0| 4794.4M|
|    0.08%|        0| -30.416|-48802.504|   0:00:00.0| 4794.4M|
|    0.08%|        4| -30.416|-48802.512|   0:00:00.0| 4794.4M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -30.416  TNS Slack -48802.512 Density 0.08
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         59 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1537 skipped = 0, called in commitmove = 796, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:21.6) (real = 0:00:21.0) **
*** Starting refinePlace (0:46:42 mem=4794.4M) ***
Total net bbox length = 1.615e+06 (6.568e+05 9.582e+05) (ext = 3.050e+05)
Move report: Detail placement moves 571 insts, mean move: 1.46 um, max move: 9.42 um 
	Max move on inst (example/FE_RC_2005_0): (3143.80, 3480.23) --> (3137.80, 3483.65)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4797.5MB
Summary Report:
Instances move: 571 (out of 14459 movable)
Instances flipped: 0
Mean displacement: 1.46 um
Max displacement: 9.42 um (Instance: example/FE_RC_2005_0) (3143.8, 3480.23) -> (3137.8, 3483.65)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NAND2BX1
Total net bbox length = 1.616e+06 (6.570e+05 9.585e+05) (ext = 3.050e+05)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 4797.5MB
*** Finished refinePlace (0:46:42 mem=4797.5M) ***
*** maximum move = 9.42 um ***
*** Finished re-routing un-routed nets (4794.5M) ***

*** Finish Physical Update (cpu=0:00:07.3 real=0:00:07.0 mem=4794.5M) ***
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:28.9/0:00:28.8 (1.0), totSession cpu/real = 0:46:47.0/1:48:13.8 (0.4), mem = 4794.5M
End: Area Reclaim Optimization (cpu=0:00:29, real=0:00:29, mem=4717.41M, totSessionCpu=0:46:47).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:46:47.5/1:48:14.3 (0.4), mem = 4717.4M
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   243|   533|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48802.62|       0|       0|       0|  0.08%|          |         |
|   171|   172|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.58|-48855.28|      30|      60|      51|  0.08%| 0:00:13.0|  4812.8M|
|   170|   170|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.58|-48855.28|       0|       0|       1|  0.08%| 0:00:08.0|  4812.8M|
|   170|   170|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.58|-48855.28|       0|       0|       0|  0.08%| 0:00:09.0|  4812.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         61 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 170 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    69 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:29.8 real=0:00:30.0 mem=4812.8M) ***

*** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:40.5/0:00:40.4 (1.0), totSession cpu/real = 0:47:27.9/1:48:54.7 (0.4), mem = 4717.7M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -3.042 -> -3.058 (bump = 0.016)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -48802.624 -> -48855.277
Begin: GigaOpt TNS non-legal recovery
Info: 409 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:47:28.8/1:48:55.6 (0.4), mem = 4717.7M
*info: 409 io nets excluded
*info: 2 clock nets excluded
*info: 86 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -30.583 TNS Slack -48855.277 Density 0.08
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.583|-48855.277|
|reg2reg   |  0.018|     0.000|
|HEPG      |  0.018|     0.000|
|All Paths |-30.583|-48855.277|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.583|  -30.583|-48855.277|-48855.277|    0.08%|   0:00:00.0| 4777.0M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.501|  -30.501|-48854.824|-48854.824|    0.08%|   0:00:00.0| 4796.0M|default_emulate_view|  default| mem_la_addr[4]                                     |
| -30.461|  -30.461|-48854.590|-48854.590|    0.08%|   0:00:01.0| 4796.0M|default_emulate_view|  default| mem_la_addr[4]                                     |
| -30.421|  -30.421|-48851.562|-48851.562|    0.08%|   0:00:00.0| 4796.0M|default_emulate_view|  default| mem_la_addr[4]                                     |
| -30.393|  -30.393|-48851.449|-48851.449|    0.08%|   0:00:01.0| 4796.0M|default_emulate_view|  default| mem_la_read                                        |
| -30.393|  -30.393|-48851.336|-48851.336|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| mem_la_read                                        |
| -30.393|  -30.393|-48851.309|-48851.309|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| mem_la_read                                        |
| -30.393|  -30.393|-48851.277|-48851.277|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| mem_la_addr[26]                                    |
| -30.393|  -30.393|-48851.230|-48851.230|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| mem_la_addr[9]                                     |
| -30.393|  -30.393|-48851.219|-48851.219|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| mem_la_addr[18]                                    |
| -30.393|  -30.393|-48850.879|-48850.879|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.393|  -30.393|-48850.773|-48850.773|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.393|  -30.393|-48850.586|-48850.586|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.393|  -30.393|-48850.570|-48850.570|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.393|  -30.393|-48850.559|-48850.559|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[29]/D                      |
| -30.393|  -30.393|-48850.547|-48850.547|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_wstrb_reg[3]/D                         |
| -30.393|  -30.393|-48850.402|-48850.402|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[23]/D                      |
| -30.393|  -30.393|-48850.316|-48850.316|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[23]/D                      |
| -30.393|  -30.393|-48850.133|-48850.133|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.393|  -30.393|-48850.109|-48850.109|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.393|  -30.393|-48850.180|-48850.180|    0.08%|   0:00:02.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[9]/D                       |
| -30.393|  -30.393|-48850.156|-48850.156|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_rdata_q_reg[9]/D                       |
| -30.393|  -30.393|-48849.832|-48849.832|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/instr_jalr_reg/D                           |
| -30.393|  -30.393|-48849.789|-48849.789|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/instr_jalr_reg/D                           |
| -30.393|  -30.393|-48849.770|-48849.770|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/instr_jalr_reg/D                           |
| -30.393|  -30.393|-48849.664|-48849.664|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/is_lb_lh_lw_lbu_lhu_reg/D                  |
| -30.393|  -30.393|-48849.613|-48849.613|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/is_lb_lh_lw_lbu_lhu_reg/D                  |
| -30.393|  -30.393|-48849.598|-48849.598|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/is_lb_lh_lw_lbu_lhu_reg/D                  |
| -30.393|  -30.393|-48849.566|-48849.566|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/is_lb_lh_lw_lbu_lhu_reg/D                  |
| -30.393|  -30.393|-48843.430|-48843.430|    0.08%|   0:00:02.0| 4815.1M|default_emulate_view|  default| example/mem_state_reg[0]/D                         |
| -30.393|  -30.393|-48843.336|-48843.336|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_state_reg[0]/D                         |
| -30.393|  -30.393|-48843.215|-48843.215|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_do_rinst_reg/D                         |
| -30.393|  -30.393|-48843.195|-48843.195|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_do_rinst_reg/D                         |
| -30.393|  -30.393|-48843.109|-48843.109|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[24]/D                          |
| -30.393|  -30.393|-48843.059|-48843.059|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[13]/D                          |
| -30.393|  -30.393|-48843.000|-48843.000|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.393|  -30.393|-48842.934|-48842.934|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[24]/D                          |
| -30.393|  -30.393|-48842.926|-48842.926|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[24]/D                          |
| -30.393|  -30.393|-48840.398|-48840.398|    0.08%|   0:00:02.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.393|  -30.393|-48840.395|-48840.395|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.393|  -30.393|-48819.180|-48819.180|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[8]/D                           |
| -30.393|  -30.393|-48811.918|-48811.918|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.393|  -30.393|-48811.906|-48811.906|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.393|  -30.393|-48811.285|-48811.285|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[19]/D                          |
| -30.393|  -30.393|-48808.160|-48808.160|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.393|  -30.393|-48807.926|-48807.926|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/mem_wdata_reg[0]/D                         |
| -30.393|  -30.393|-48807.914|-48807.914|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_wdata_reg[2]/D                         |
| -30.393|  -30.393|-48807.883|-48807.883|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/mem_wdata_reg[3]/D                         |
| -30.393|  -30.393|-48807.875|-48807.875|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_wdata_reg[3]/D                         |
| -30.393|  -30.393|-48807.473|-48807.473|    0.08%|   0:00:01.0| 4815.1M|default_emulate_view|  default| example/mem_wdata_reg[24]/D                        |
| -30.393|  -30.393|-48807.402|-48807.402|    0.08%|   0:00:00.0| 4815.1M|default_emulate_view|  default| example/mem_wdata_reg[24]/D                        |
| -30.393|  -30.393|-48805.926|-48805.926|    0.08%|   0:00:09.0| 4815.1M|default_emulate_view|  default| example/genblk1.pcpi_mul_rs1_reg[9]/D              |
| -30.393|  -30.393|-48805.316|-48805.316|    0.08%|   0:00:09.0| 4815.1M|default_emulate_view|  default| example/reg_out_reg[5]/D                           |
| -30.393|  -30.393|-48804.977|-48804.977|    0.08%|   0:00:05.0| 4815.1M|default_emulate_view|  default| example/cpuregs_reg[18][31]/D                      |
| -30.393|  -30.393|-48803.488|-48803.488|    0.08%|   0:00:05.0| 4834.2M|default_emulate_view|  default| example/reg_out_reg[5]/D                           |
| -30.393|  -30.393|-48803.426|-48803.426|    0.08%|   0:00:02.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[29][13]/D                      |
| -30.393|  -30.393|-48803.148|-48803.148|    0.08%|   0:00:04.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[29][13]/D                      |
| -30.393|  -30.393|-48803.059|-48803.059|    0.08%|   0:00:02.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[29][13]/D                      |
| -30.393|  -30.393|-48802.895|-48802.895|    0.08%|   0:00:02.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[29][13]/D                      |
| -30.393|  -30.393|-48802.836|-48802.836|    0.08%|   0:00:01.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[29][13]/D                      |
| -30.393|  -30.393|-48801.133|-48801.133|    0.08%|   0:00:06.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[23][6]/D                       |
| -30.393|  -30.393|-48800.926|-48800.926|    0.08%|   0:00:00.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[23][6]/D                       |
| -30.393|  -30.393|-48800.758|-48800.758|    0.08%|   0:00:02.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[23][6]/D                       |
| -30.393|  -30.393|-48800.684|-48800.684|    0.08%|   0:00:00.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[23][6]/D                       |
| -30.393|  -30.393|-48799.922|-48799.922|    0.08%|   0:00:03.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[25][14]/D                      |
| -30.393|  -30.393|-48799.852|-48799.852|    0.08%|   0:00:01.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[25][14]/D                      |
| -30.393|  -30.393|-48799.379|-48799.379|    0.08%|   0:00:01.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[25][14]/D                      |
| -30.393|  -30.393|-48799.281|-48799.281|    0.08%|   0:00:00.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[25][14]/D                      |
| -30.393|  -30.393|-48799.184|-48799.184|    0.08%|   0:00:02.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[9][23]/D                       |
| -30.393|  -30.393|-48798.727|-48798.727|    0.08%|   0:00:01.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[9][23]/D                       |
| -30.393|  -30.393|-48798.715|-48798.715|    0.08%|   0:00:04.0| 4834.2M|default_emulate_view|  default| example/cpuregs_reg[8][12]/D                       |
| -30.393|  -30.393|-48798.621|-48798.621|    0.08%|   0:00:01.0| 4834.2M|default_emulate_view|  default| example/genblk2.pcpi_div_quotient_msk_reg[12]/D    |
| -30.393|  -30.393|-48798.383|-48798.383|    0.08%|   0:00:01.0| 4834.2M|default_emulate_view|  default| example/latched_compr_reg/D                        |
| -30.393|  -30.393|-48798.359|-48798.359|    0.08%|   0:00:00.0| 4834.2M|default_emulate_view|  default| example/latched_compr_reg/D                        |
| -30.393|  -30.393|-48798.340|-48798.340|    0.08%|   0:00:00.0| 4834.2M|default_emulate_view|  default| example/latched_compr_reg/D                        |
| -30.393|  -30.393|-48798.332|-48798.332|    0.08%|   0:00:01.0| 4834.2M|default_emulate_view|  default| example/genblk2.pcpi_div_instr_div_reg/D           |
| -30.393|  -30.393|-48798.242|-48798.242|    0.08%|   0:00:00.0| 4834.2M|default_emulate_view|  default| example/reg_pc_reg[23]/D                           |
| -30.393|  -30.393|-48798.211|-48798.211|    0.08%|   0:00:02.0| 4834.2M|default_emulate_view|  default| example/genblk1.pcpi_mul_active_reg[0]/D           |
| -30.393|  -30.393|-48797.965|-48797.965|    0.08%|   0:00:00.0| 4834.2M|default_emulate_view|  default| example/instr_add_reg/D                            |
| -30.393|  -30.393|-48797.953|-48797.953|    0.08%|   0:00:01.0| 4834.2M|default_emulate_view|  default| example/instr_ori_reg/D                            |
| -30.393|  -30.393|-48798.551|-48798.551|    0.08%|   0:00:00.0| 4834.2M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:35 real=0:01:34 mem=4834.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:37 real=0:01:37 mem=4834.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.393|-48798.551|
|reg2reg   |  0.018|     0.000|
|HEPG      |  0.018|     0.000|
|All Paths |-30.393|-48798.551|
+----------+-------+----------+

*** Starting refinePlace (0:49:18 mem=4796.2M) ***
Total net bbox length = 1.618e+06 (6.584e+05 9.594e+05) (ext = 2.947e+05)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:01.5, real=0:00:02.0, mem=4796.2M)
End of Small incrNP (cpu=0:00:01.5, real=0:00:02.0)
Move report: Detail placement moves 735 insts, mean move: 1.75 um, max move: 11.93 um 
	Max move on inst (example/g175702): (3145.20, 3430.64) --> (3138.40, 3425.51)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4799.2MB
Summary Report:
Instances move: 735 (out of 14750 movable)
Instances flipped: 0
Mean displacement: 1.75 um
Max displacement: 11.93 um (Instance: example/g175702) (3145.2, 3430.64) -> (3138.4, 3425.51)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND4XL
Total net bbox length = 1.619e+06 (6.591e+05 9.598e+05) (ext = 2.947e+05)
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 4799.2MB
*** Finished refinePlace (0:49:21 mem=4799.2M) ***
*** maximum move = 11.93 um ***
*** Finished re-routing un-routed nets (4796.2M) ***

*** Finish Physical Update (cpu=0:00:09.9 real=0:00:10.0 mem=4796.2M) ***
** GigaOpt Optimizer WNS Slack -30.393 TNS Slack -48798.584 Density 0.08
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.393|-48798.584|
|reg2reg   |  0.018|     0.000|
|HEPG      |  0.018|     0.000|
|All Paths |-30.393|-48798.584|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         59 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:01:48 real=0:01:48 mem=4796.2M) ***

*** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:01:57.3/0:01:57.1 (1.0), totSession cpu/real = 0:49:26.1/1:50:52.8 (0.4), mem = 4718.2M
End: GigaOpt TNS non-legal recovery
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 59 nets on 15990 nets : 
z=8 : 59 nets

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32_chip' of instances=15165 and nets=16151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:04.0  MEM: 4704.812M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4698.83)
Total number of fetched objects 15990
End delay calculation. (MEM=4726.03 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4726.03 CPU=0:00:03.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:49:37 mem=4726.0M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 142824 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 13272
[NR-eGR] #PG Blockages       : 142824
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15957 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15548
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.589159e+04um
[NR-eGR] Layer group 2: route 15489 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.659411e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 53.19 sec, Real: 53.14 sec, Curr Mem: 7360.32 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:37:25, real = 0:37:22, mem = 4181.3M, totSessionCpu=0:50:31 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.393 |  0.024  | -30.393 |
|           TNS (ns):|-48799.2 |  0.000  |-48799.2 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    103 (103)     |
|   max_tran     |     72 (105)     |   -0.179   |    173 (207)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.078%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:37:34, real = 0:37:34, mem = 4178.6M, totSessionCpu=0:50:40 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:42:47, real = 0:42:48, mem = 4232.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-365            4  Design has inst(s) with SITE '%s', but t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPPSP-2001          1  There are %d pins inside GCell located a...
*** Message Summary: 7 warning(s), 4 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:42:47.1/0:42:48.3 (1.0), totSession cpu/real = 0:50:40.4/1:52:09.5 (0.5), mem = 4232.8M
<CMD> zoomBox 70.57300 7305.50850 295.57000 7488.00950
<CMD> zoomBox 55.67650 7291.69100 320.37950 7506.39850
<CMD> zoomBox 38.15150 7275.43550 349.56700 7528.03250
<CMD> zoomBox 17.53450 7256.31100 383.90550 7553.48400
<CMD> zoomBox -6.72100 7233.81200 424.30350 7583.42700
<CMD> zoomBox -35.25700 7207.34250 471.83050 7618.65400
<CMD> zoomBox -68.82900 7176.20150 527.74500 7660.09800
<CMD> zoomBox -90.62050 7135.07100 611.23150 7704.36100
<CMD> zoomBox -115.29550 7086.52200 710.41250 7756.27500
<CMD> zoomBox -144.32500 7029.40550 827.09600 7817.35000
<CMD> zoomBox -166.28050 6946.90750 976.56800 7873.90100
<CMD> zoomBox -192.11000 6849.85100 1152.41750 7940.43150
<CMD> zoomBox -258.24750 6601.33300 1602.69000 8110.78700
<CMD> zoomBox -476.48800 5781.28000 3088.48450 8672.92000
<CMD> zoomBox -761.96100 4937.83450 4172.25750 8940.10500
<CMD> zoomBox -994.00950 4341.94350 4810.95350 9050.49700
<CMD> zoomBox -1597.06900 2804.36050 6437.48250 9321.39000
<CMD> zoomBox -1991.42900 1821.21150 7460.98450 9488.30500
<CMD> zoomBox -2455.38200 664.56600 8665.10450 9684.67600
<CMD> zoomBox -3001.20900 -696.19350 10081.71600 9915.70050
<CMD> zoomBox -2196.43150 372.61200 8924.05500 9392.72200
<CMD> zoomBox -3171.30400 -140.21150 9911.62100 10471.68250
<CMD> zoomBox -4318.21350 -743.53350 11073.46350 11741.04800
<CMD> zoomBox -3081.70300 -659.90500 10001.22300 9951.98950
<CMD> zoomBox -719.28700 1740.08400 8733.12700 9407.17800
<CMD> zoomBox 2446.48100 6346.40300 5476.70900 8804.29800
<CMD> zoomBox 2941.40300 6924.63250 4802.34200 8434.08750
<CMD> zoomBox 3558.19650 7288.26450 4529.61800 8076.20900
<CMD> zoomBox 3640.00700 7299.57450 4465.71550 7969.32750
<CMD> zoomBox 3709.54600 7309.18800 4411.39800 7878.47800
<CMD> zoomBox 3770.42450 7320.62800 4366.99900 7804.52500
<CMD> zoomBox 3866.15600 7338.61750 4297.18100 7688.23300
<CMD> zoomBox 3903.54300 7345.64300 4269.91450 7642.81650
<CMD> zoomBox 4026.51250 7408.82700 4189.07450 7540.68500
<CMD> zoomBox 4041.93800 7415.73500 4180.11600 7527.81450
<CMD> zoomBox 4076.21200 7428.32650 4161.07050 7497.15750
<CMD> zoomBox 4084.36300 7431.24100 4156.49300 7489.74750
<CMD> zoomBox 4094.99550 7435.91600 4147.10950 7478.18700
<CMD> zoomBox 4092.35450 7431.09750 4153.66500 7480.82800
<CMD> zoomBox 4089.42900 7425.30300 4161.55900 7483.80950
<CMD> zoomBox 4086.33350 7418.17300 4171.19200 7487.00400
<CMD> zoomBox 4079.09450 7399.12050 4196.54600 7494.38850
<CMD> zoomBox 4069.75650 7372.10050 4232.31950 7503.95950
<CMD> zoomBox 4063.85550 7354.91750 4255.10650 7510.04600
<CMD> zoomBox 4059.35800 7334.52750 4284.35950 7517.03200
<CMD> zoomBox 4055.19750 7310.33400 4319.90500 7525.04500
<CMD> zoomBox 4050.84600 7281.81050 4362.26700 7534.41200
<CMD> zoomBox 4045.72700 7248.25350 4412.10500 7545.43200
<CMD> zoomBox 4024.28350 7107.68700 4620.86950 7591.59300
<CMD> zoomBox 4014.47750 7043.40200 4716.34350 7612.70350
<CMD> zoomBox 4002.94050 6967.77300 4828.66550 7637.53950
<CMD> zoomBox 3972.57950 6774.12050 5115.45150 7701.13300
<CMD> zoomBox 3953.27200 6650.97100 5297.82750 7741.57400
<CMD> zoomBox 3930.55750 6506.08900 5512.38750 7789.15150
<CMD> zoomBox 4152.48450 6664.78350 5497.04000 7755.38650
<CMD> zoomBox 4341.38300 6799.67350 5484.25550 7726.68650
<CMD> zoomBox 4501.94650 6913.44300 5473.38850 7701.40450
<CMD> zoomBox 4936.48700 7218.50800 5443.58600 7629.82900
<CMD> zoomBox 5231.06750 7360.11450 5348.52150 7455.38450
<CMD> zoomBox 5293.18050 7392.33000 5316.30500 7411.08700
<CMD> zoomBox 5295.46450 7393.51450 5315.12050 7409.45800
<CMD> zoomBox 5290.49300 7390.93650 5317.69850 7413.00350
<CMD> zoomBox 5284.96850 7381.17050 5337.08750 7423.44550
<CMD> zoomBox 5266.03850 7347.43100 5404.23150 7459.52300
<CMD> zoomBox 5246.94250 7313.39500 5471.96650 7495.91750
<CMD> zoomBox 5238.20950 7297.82950 5502.94350 7512.56200
<CMD> zoomBox 5227.93500 7279.51700 5539.38700 7532.14350
<CMD> zoomBox 5215.84750 7257.97300 5582.26150 7555.18050
<CMD> zoomBox 5201.62700 7232.62650 5632.70250 7582.28300
<CMD> zoomBox 5184.89650 7202.80750 5692.04500 7614.16850
<CMD> zoomBox 5114.81600 7077.90000 5940.62300 7747.73300
<CMD> zoomBox 5082.76650 7020.77650 6054.30400 7808.81550
<CMD> zoomBox 5045.06100 6953.57250 6188.04650 7880.67700
<CMD> zoomBox 5000.70200 6874.50850 6345.39100 7965.22000
<CMD> zoomBox 4948.51500 6781.49250 6530.50200 8064.68250
<CMD> zoomBox 4887.11800 6672.06200 6748.27950 8181.69750
<CMD> zoomBox 6028.94450 7149.73100 6625.59100 7633.68600
<CMD> zoomBox 6098.75900 7187.24300 6605.90850 7598.60500
<CMD> zoomBox 6153.67300 7227.49350 6584.75000 7577.15100
<CMD> zoomBox 6273.74900 7315.50600 6538.48400 7530.23950
<CMD> zoomBox 6300.82150 7336.62000 6525.84650 7519.14350
<CMD> zoomBox 6047.46350 7139.03000 6644.11150 7622.98650
<CMD> zoomBox 5997.33800 7083.04750 6699.27700 7652.40800
<CMD> zoomBox 5671.74900 6614.55800 7253.74450 7897.75500
<CMD> zoomBox 5589.04350 6464.67700 7450.21500 7974.32050
<CMD> zoomBox 4900.78400 5211.92350 9095.39550 8614.28000
<CMD> zoomBox 4405.70350 5002.20850 9340.54150 9004.98150
<CMD> zoomBox 3991.11800 4508.76200 9796.81050 9217.90700
<CMD> zoomBox 3503.37100 3928.23650 10333.59750 9468.40750
<CMD> zoomBox 2254.46750 2441.77050 11708.06900 10109.82750
<CMD> zoomBox 525.88150 384.37800 13610.45200 10997.60650
<CMD> zoomBox -1931.63800 -2190.16650 16178.49450 12499.42350
<CMD> zoomBox -3535.79250 -3513.18050 17770.24550 13768.69000
<CMD> zoomBox -5573.81800 -4772.96250 19492.10950 15558.65000
<CMD> zoomBox -7971.49500 -6255.05900 21517.83150 17664.48550
<CMD> zoomBox -14110.87550 -10050.04600 26704.80150 23056.59000
<CMD> zoomBox -18015.09250 -12463.39200 30003.35150 26485.59150
<CMD> zoomBox -25140.57500 -15653.41550 31351.71200 30168.91800
<CMD> zoomBox -33252.66300 -19303.21050 33208.85150 34605.41750
<CMD> zoomBox -22207.19850 -14250.24400 25811.24600 24698.74000
<CMD> zoomBox -9828.12600 -6709.31050 15237.80300 13622.30350
<CMD> zoomBox -3628.20050 -2074.86600 9456.37150 8538.36400
<CMD> zoomBox -2559.26050 -1389.32250 8562.62600 7631.92300
<CMD> report_power > innovus_power_step11.txt
env CDS_WORKAREA is set to /home/p/paschalk

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3704.00MB/5724.69MB/9095.29MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3704.89MB/5724.69MB/9095.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3704.96MB/5724.69MB/9095.29MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT)
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 10%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 20%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 30%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 40%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 50%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 60%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 70%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 80%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 90%

Finished Levelizing
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT)

Starting Activity Propagation
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 10%
2024-Jan-20 21:33:47 (2024-Jan-20 19:33:47 GMT): 20%

Finished Activity Propagation
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3705.48MB/5724.69MB/9095.29MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT)
 ... Calculating switching power
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT): 10%
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT): 20%
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT): 30%
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT): 40%
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT): 60%
2024-Jan-20 21:33:48 (2024-Jan-20 19:33:48 GMT): 70%
2024-Jan-20 21:33:49 (2024-Jan-20 19:33:49 GMT): 80%
2024-Jan-20 21:33:49 (2024-Jan-20 19:33:49 GMT): 90%

Finished Calculating power
2024-Jan-20 21:33:49 (2024-Jan-20 19:33:49 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3705.99MB/5724.69MB/9095.29MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3706.00MB/5724.69MB/9095.29MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=3706.06MB/5724.69MB/9095.29MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3706.07MB/5724.69MB/9095.29MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-20 21:33:49 (2024-Jan-20 19:33:49 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/giolib045/lan/flow/rfkit/reference_libs/GPDK045/giolib045_v3.5/timing/pads_SS_s1vg.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  6 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_vss (PADVSS) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_vdd (PADVDD) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner0 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner1 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner2 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner3 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.06238579 	   76.5506%
Total Switching Power:       1.09016575 	    1.0423%
Total Leakage Power:        23.43502938 	   22.4071%
Total Power:               104.58758092
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         0.437     0.04365   0.0002348      0.4809      0.4598
Macro                                  0           0           0           0           0
IO                                 79.27     0.04971       23.43       102.7       98.24
Combinational                     0.3602      0.9968    0.001002       1.358       1.298
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.06        1.09       23.44       104.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.06        1.09       23.44       104.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.412           0   0.0002034       1.412        1.35
-----------------------------------------------------------------------------------------
Total                              1.412           0   0.0002034       1.412        1.35
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            iopads/pad_clk (PADDI):            1.412
*              Highest Leakage Power:           iopads/pad_trap (PADDO):          0.07626
*                Total Cap:      1.16802e-10 F
*                Total instances in design: 15165
*                Total instances in design with no power:     6
*                Total instances in design with no activty:     6

*                Total Fillers and Decap:     6
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 6 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3710.19MB/5724.69MB/9095.29MB)

<CMD> report_timing > innovus_timing_step11.txt
<CMD> report_area > innovus_area_step11.txt
<CMD> report_area > innovus_area_step11.txt
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4246.80 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 163819 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 520844
[NR-eGR] #PG Blockages       : 163819
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15957 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15548
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.589159e+04um
[NR-eGR] Layer group 2: route 15489 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.659411e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        81( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        89( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         18633   52649 
[NR-eGR]  Metal2   (2V)        704617   37344 
[NR-eGR]  Metal3   (3H)        607785    7624 
[NR-eGR]  Metal4   (4V)        192211    2965 
[NR-eGR]  Metal5   (5H)         54786     382 
[NR-eGR]  Metal6   (6V)          2728     185 
[NR-eGR]  Metal7   (7H)          3301     141 
[NR-eGR]  Metal8   (8V)         83514     156 
[NR-eGR]  Metal9   (9H)          2397       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1669973  101448 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1618905um
[NR-eGR] Total length: 1669973um, number of vias: 101448
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19756um, number of vias: 4636
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 85.87 sec, Real: 85.78 sec, Curr Mem: 5115.89 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.12 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
<CMD> create_route_type -top_preferred_layer Metal9 -bottom_preferred_layer Metal5 -non_default_rule NDR_S13 -name S13
**ERROR: (IMPSYC-3602):	Command 'create_route_type' failed because NONDEFAULTRULE 'NDR_S13' specified with option '-non_default_rule' does not exist. Re-run the command with a valid NONDEFAULTRULE.

<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_S13
<CMD> create_route_type -top_preferred_layer Metal9 -bottom_preferred_layer Metal5 -non_default_rule NDR_S13 -name S13
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> set_ccopt_property -route_type S13 -net_type trunk
<CMD> modify_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type trunk -route_type t_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type leaf -route_type l_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_ccopt_clock_tree_spec -file step14_1.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: step14_1.spec
<CMD> ccopt_design
#% Begin ccopt_design (date=01/20 21:49:38, mem=3606.3M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:53:59.6/2:09:36.4 (0.4), mem = 4264.9M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort        medium
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               41.7
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            true
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             none
setOptMode -preserveAllSequential                   true
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              11
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1961 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=4268.9M, init mem=4268.9M)
TechSite Violation:	463
*info: Placed = 14750         
*info: Unplaced = 0           
Placement Density:0.08%(40580/52044705)
Placement Density (including fixed std cells):0.08%(40580/52044705)
Finished checkPlace (total: cpu=0:00:04.9, real=0:00:05.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=4268.9M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:04.9 real=0:00:04.9)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:04.9 real=0:00:04.9)
CCOpt::Phase::Initialization done. (took cpu=0:00:04.9 real=0:00:04.9)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:54:06.0/2:09:42.7 (0.4), mem = 4305.5M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4297.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 163819 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 520844
[NR-eGR] #PG Blockages       : 163819
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 15957 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15548
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.589159e+04um
[NR-eGR] Layer group 2: route 15489 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.659411e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        81( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        89( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         18633   52649 
[NR-eGR]  Metal2   (2V)        704617   37344 
[NR-eGR]  Metal3   (3H)        607785    7624 
[NR-eGR]  Metal4   (4V)        192211    2965 
[NR-eGR]  Metal5   (5H)         54786     382 
[NR-eGR]  Metal6   (6V)          2728     185 
[NR-eGR]  Metal7   (7H)          3301     141 
[NR-eGR]  Metal8   (8V)         83514     156 
[NR-eGR]  Metal9   (9H)          2397       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1669973  101448 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1618905um
[NR-eGR] Total length: 1669973um, number of vias: 101448
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 19756um, number of vias: 4636
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 82.34 sec, Real: 82.23 sec, Curr Mem: 5147.43 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:01:27 real=0:01:26)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:05.4 real=0:00:05.4)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:02:08 real=0:02:08)
Legalization setup done. (took cpu=0:02:14 real=0:02:14)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
    t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): l_route_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): t_route_ccopt_autotrimmed (default: default)
    source_driver: BUFX2/A BUFX2/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 52044705.000um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.142ns
  Buffer max distance: 145.485um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------------
Cell     Instance count    Source         Eligible library cells
----------------------------------------------------------------
PADDI          1           library set    {PADDI}
----------------------------------------------------------------


**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree clk has 1 max_capacitance violation and 1 slew violation.
Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1961
  Delay constrained sinks:     1961
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.200ns

Clock Tree Violations Report
============================

The clock tree has violations that CCOpt may not be able to correct due to the design settings.
A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
Consider reviewing your design and relaunching CCOpt.


Max Capacitance Violations
--------------------------

Did not meet the max_capacitance constraint of 0.300pF below the root driver for clock_tree clk at (420.000,7609.290), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.

Max Slew Violations
-------------------

Found 2 slew violations below the root driver for clock_tree clk at (420.000,7609.290), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net} with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin clk with a slew time target of 0.200ns. Achieved a slew time of 23.802ns.



Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1961 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14400.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=11546.110um, total=11546.110um
Clock DAG library cell distribution initial state {count}:
 Logics: PADDI: 1 
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:54.5 real=0:00:54.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:04:35 real=0:04:35)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:02:07 real=0:02:07)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14400.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=11546.110um, total=11546.110um
    Clock DAG library cell distribution before merging {count}:
     Logics: PADDI: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:02:08 real=0:02:08)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=1, total=1
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14400.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=11546.110um, total=11546.110um
    Clock DAG library cell distribution before clustering {count}:
     Logics: PADDI: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=158, i=0, icg=0, dcg=0, l=1, total=159
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14773.122um^2
      hp wire lengths  : top=0.000um, trunk=17545.880um, leaf=4057.150um, total=21603.030um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 147 CLKBUFX3: 7 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Bottom-up phase done. (took cpu=0:00:04.7 real=0:00:04.7)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (1:00:55 mem=8901.1M) ***
Total net bbox length = 1.629e+06 (6.665e+05 9.624e+05) (ext = 2.928e+05)
Move report: Detail placement moves 172 insts, mean move: 1.79 um, max move: 6.31 um 
	Max move on inst (example/FE_RC_2385_0): (3134.80, 3574.28) --> (3139.40, 3572.57)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 8920.1MB
Summary Report:
Instances move: 172 (out of 14908 movable)
Instances flipped: 0
Mean displacement: 1.79 um
Max displacement: 6.31 um (Instance: example/FE_RC_2385_0) (3134.8, 3574.28) -> (3139.4, 3572.57)
	Length: 14 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X6
Total net bbox length = 1.629e+06 (6.667e+05 9.625e+05) (ext = 2.928e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 8920.1MB
*** Finished refinePlace (1:00:56 mem=8920.1M) ***
    ClockRefiner summary
    All clock instances: Moved 28, flipped 10 and cell swapped 0 (out of a total of 2120).
    The largest move was 3.42 um for example/cpuregs_reg[23][18].
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:02:11 real=0:02:11)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:02:06 real=0:02:06)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.2,1.4)               1
    [1.4,1.6)               0
    [1.6,1.8)               2
    [1.8,2)                 6
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired                Achieved               Node
                     location               location               
    -------------------------------------------------------------------------------------------------------------------------------------------------------------
        2            (3067.400,3509.300)    (3065.400,3509.300)    CTS_ccl_buf_00059 (a lib_cell CLKBUFX4) at (3065.400,3509.300), in power domain auto-default
        2            (629.200,3492.200)     (627.200,3492.200)     CTS_ccl_buf_00062 (a lib_cell CLKBUFX4) at (627.200,3492.200), in power domain auto-default
        2            (928.600,3509.300)     (926.600,3509.300)     CTS_ccl_buf_00069 (a lib_cell CLKBUFX4) at (926.600,3509.300), in power domain auto-default
        2            (1911.800,3509.300)    (1909.800,3509.300)    CTS_ccl_buf_00090 (a lib_cell CLKBUFX4) at (1909.800,3509.300), in power domain auto-default
        1.8          (770.400,3526.400)     (768.600,3526.400)     CTS_ccl_a_buf_00033 (a lib_cell CLKBUFX3) at (768.600,3526.400), in power domain auto-default
        1.8          (1313.800,3552.050)    (1312.000,3552.050)    CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX3) at (1312.000,3552.050), in power domain auto-default
        1.71         (3067.400,3511.010)    (3067.400,3512.720)    CTS_ccl_a_buf_00011 (a lib_cell CLKBUFX4) at (3067.400,3512.720), in power domain auto-default
        1.71         (3317.400,4687.490)    (3317.400,4689.200)    CTS_ccl_buf_00128 (a lib_cell CLKBUFX4) at (3317.400,4689.200), in power domain auto-default
        1.2          (3068.800,3569.150)    (3070.000,3569.150)    CTS_ccl_a_buf_00054 (a lib_cell CLKBUFX4) at (3070.000,3569.150), in power domain auto-default
        0            (422.450,7450.725)     (422.450,7450.725)     cell iopads/pad_clk (a lib_cell PADDI) at (390.000,7450.000), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:04:17 real=0:04:17)
    Clock DAG stats after 'Clustering':
      cell counts      : b=158, i=0, icg=0, dcg=0, l=1, total=159
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14773.122um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.100pF, leaf=0.668pF, total=1.768pF
      wire lengths     : top=0.000um, trunk=17757.125um, leaf=8679.831um, total=26436.956um
      hp wire lengths  : top=0.000um, trunk=17555.480um, leaf=4063.060um, total=21618.540um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[23.602ns, 0.221ns]} avg=11.911ns sd=16.533ns sum=23.822ns
      Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.200ns count=115 avg=0.290ns sd=2.212ns min=0.051ns max=23.802ns {108 <= 0.120ns, 4 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.178ns sd=0.020ns min=0.084ns max=0.199ns {1 <= 0.120ns, 4 <= 0.160ns, 10 <= 0.180ns, 22 <= 0.190ns, 8 <= 0.200ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 147 CLKBUFX3: 7 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.157, max=3.283, avg=3.254, sd=0.019], skew [0.125 vs 0.200], 100% {3.157, 3.283} (wid=0.115 ws=0.005) (gid=3.170 gs=0.124)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.157, max=3.283, avg=3.254, sd=0.019], skew [0.125 vs 0.200], 100% {3.157, 3.283} (wid=0.115 ws=0.005) (gid=3.170 gs=0.124)
    Legalizer API calls during this step: 3107 succeeded with high effort: 3107 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:04:22 real=0:04:21)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       160 (unrouted=160, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16149 (unrouted=602, trialRouted=15547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 160 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 160 nets for routing of which 159 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 160 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 193936 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 654684
[NR-eGR] #PG Blockages       : 193936
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 16115 nets ( ignored 15955 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 159 clock nets ( 114 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 114
[NR-eGR] Rule id: 1  Nets: 45
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.710000e+00um
[NR-eGR] Layer group 2: route 114 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.776861e+04um
[NR-eGR] Layer group 3: route 45 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.611170e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.749509e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.890755e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 8 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 3.177351e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         17527   52570 
[NR-eGR]  Metal2   (2V)        702778   38001 
[NR-eGR]  Metal3   (3H)        599438    8733 
[NR-eGR]  Metal4   (4V)        188267    4194 
[NR-eGR]  Metal5   (5H)         70051    1389 
[NR-eGR]  Metal6   (6V)          9509     185 
[NR-eGR]  Metal7   (7H)          3301     141 
[NR-eGR]  Metal8   (8V)         83514     156 
[NR-eGR]  Metal9   (9H)          2397       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1676783  105371 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1629135um
[NR-eGR] Total length: 1676783um, number of vias: 105371
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 26567um, number of vias: 8559
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2277 
[NR-eGR]  Metal2   (2V)          1755  2711 
[NR-eGR]  Metal3   (3H)          1873  1316 
[NR-eGR]  Metal4   (4V)           839  1246 
[NR-eGR]  Metal5   (5H)         15315  1009 
[NR-eGR]  Metal6   (6V)          6785     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        26567  8559 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 21589um
[NR-eGR] Total length: 26567um, number of vias: 8559
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 26567um, number of vias: 8559
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 113.05 sec, Real: 112.90 sec, Curr Mem: 9814.70 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:01:53 real=0:01:53)
    Routing using eGR only done.
Net route status summary:
  Clock:       160 (unrouted=1, trialRouted=0, noStatus=0, routed=159, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16149 (unrouted=602, trialRouted=15547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 1:07:04.5/2:22:40.5 (0.5), mem = 9814.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 163819 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 525086
[NR-eGR] #PG Blockages       : 163819
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 159  Num Prerouted Wires = 12376
[NR-eGR] Read 16115 nets ( ignored 159 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 15547
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.589159e+04um
[NR-eGR] Layer group 2: route 15488 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.640487e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        71( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        81( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 56.36 seconds, mem = 12248.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         17226   52620 
[NR-eGR]  Metal2   (2V)        702870   38285 
[NR-eGR]  Metal3   (3H)        600661    8713 
[NR-eGR]  Metal4   (4V)        188262    4201 
[NR-eGR]  Metal5   (5H)         68999    1396 
[NR-eGR]  Metal6   (6V)          9521     196 
[NR-eGR]  Metal7   (7H)          3425     141 
[NR-eGR]  Metal8   (8V)         83514     156 
[NR-eGR]  Metal9   (9H)          2397       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1676876  105710 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1629135um
[NR-eGR] Total length: 1676876um, number of vias: 105710
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 54.35 seconds, mem = 9887.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:01:51, real=0:01:51)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:01:51.4/0:01:51.3 (1.0), totSession cpu/real = 1:08:55.9/2:24:31.9 (0.5), mem = 9884.8M
    Congestion Repair done. (took cpu=0:01:51 real=0:01:51)
  CCOpt: Starting congestion repair using flow wrapper done.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:05:53 real=0:05:53)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32_chip' of instances=15323 and nets=16309 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 9884.840M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:04.8 real=0:00:04.8)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=158, i=0, icg=0, dcg=0, l=1, total=159
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14773.122um^2
    cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.447pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.108pF, leaf=0.674pF, total=1.783pF
    wire lengths     : top=0.000um, trunk=17757.125um, leaf=8679.831um, total=26436.956um
    hp wire lengths  : top=0.000um, trunk=17555.480um, leaf=4063.060um, total=21618.540um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=3, worst=[23.602ns, 0.221ns, 0.000ns]} avg=7.941ns sd=13.563ns sum=23.822ns
    Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.200ns count=115 avg=0.290ns sd=2.212ns min=0.052ns max=23.802ns {108 <= 0.120ns, 4 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
    Leaf  : target=0.200ns count=45 avg=0.179ns sd=0.020ns min=0.085ns max=0.200ns {1 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 24 <= 0.190ns, 7 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 147 CLKBUFX3: 7 CLKBUFX2: 4 
   Logics: PADDI: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.300, avg=3.268, sd=0.022], skew [0.136 vs 0.200], 100% {3.164, 3.300} (wid=0.115 ws=0.006) (gid=3.188 gs=0.135)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.300, avg=3.268, sd=0.022], skew [0.136 vs 0.200], 100% {3.164, 3.300} (wid=0.115 ws=0.006) (gid=3.188 gs=0.135)
  CongRepair After Initial Clustering done. (took cpu=0:05:58 real=0:05:58)
  Stage::Clustering done. (took cpu=0:10:20 real=0:10:19)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...**WARN: (IMPCCOPT-2348):	Unfixable transition violation found at clk driving net clk. CCOpt is unable to add buffers due to a dont_touch constraint on a verilog module or module port.
100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=158, i=0, icg=0, dcg=0, l=1, total=159
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14773.122um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.108pF, leaf=0.674pF, total=1.782pF
      wire lengths     : top=0.000um, trunk=17759.325um, leaf=8673.061um, total=26432.386um
      hp wire lengths  : top=0.000um, trunk=17555.480um, leaf=4062.460um, total=21617.940um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.221ns]} avg=0.221ns sd=0.000ns sum=0.221ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.200ns count=115 avg=0.290ns sd=2.212ns min=0.052ns max=23.802ns {108 <= 0.120ns, 4 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.179ns sd=0.020ns min=0.085ns max=0.199ns {1 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 24 <= 0.190ns, 8 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 147 CLKBUFX3: 7 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299], skew [0.135 vs 0.200]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299], skew [0.135 vs 0.200]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=158, i=0, icg=0, dcg=0, l=1, total=159
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14773.122um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.108pF, leaf=0.674pF, total=1.782pF
      wire lengths     : top=0.000um, trunk=17759.325um, leaf=8673.061um, total=26432.386um
      hp wire lengths  : top=0.000um, trunk=17555.480um, leaf=4062.460um, total=21617.940um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.221ns]} avg=0.221ns sd=0.000ns sum=0.221ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.200ns count=115 avg=0.290ns sd=2.212ns min=0.052ns max=23.802ns {108 <= 0.120ns, 4 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.179ns sd=0.020ns min=0.085ns max=0.199ns {1 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 24 <= 0.190ns, 8 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 147 CLKBUFX3: 7 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299, avg=3.268, sd=0.022], skew [0.135 vs 0.200], 100% {3.164, 3.299} (wid=0.115 ws=0.006) (gid=3.187 gs=0.134)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299, avg=3.268, sd=0.022], skew [0.135 vs 0.200], 100% {3.164, 3.299} (wid=0.115 ws=0.006) (gid=3.187 gs=0.134)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=158, i=0, icg=0, dcg=0, l=1, total=159
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14773.122um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.108pF, leaf=0.674pF, total=1.782pF
      wire lengths     : top=0.000um, trunk=17759.325um, leaf=8673.061um, total=26432.386um
      hp wire lengths  : top=0.000um, trunk=17555.480um, leaf=4062.460um, total=21617.940um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.221ns]} avg=0.221ns sd=0.000ns sum=0.221ns
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.200ns count=115 avg=0.290ns sd=2.212ns min=0.052ns max=23.802ns {108 <= 0.120ns, 4 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.179ns sd=0.020ns min=0.085ns max=0.199ns {1 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 24 <= 0.190ns, 8 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 147 CLKBUFX3: 7 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299], skew [0.135 vs 0.200]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299], skew [0.135 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=158, i=0, icg=0, dcg=0, l=1, total=159
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14773.122um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.108pF, leaf=0.674pF, total=1.782pF
      wire lengths     : top=0.000um, trunk=17759.325um, leaf=8673.061um, total=26432.386um
      hp wire lengths  : top=0.000um, trunk=17555.480um, leaf=4062.460um, total=21617.940um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.221ns]} avg=0.221ns sd=0.000ns sum=0.221ns
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.200ns count=115 avg=0.290ns sd=2.212ns min=0.052ns max=23.802ns {108 <= 0.120ns, 4 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.179ns sd=0.020ns min=0.085ns max=0.199ns {1 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 24 <= 0.190ns, 8 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 147 CLKBUFX3: 7 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299], skew [0.135 vs 0.200]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299], skew [0.135 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  
  Slew violating nets across all clock trees:
  ===========================================
  
  Target and measured clock slews (in ns):
  
  --------------------------------------------------------------------------------------------------------------
  Half corner                               Slew target    Slew achieved    Net    Comment
  --------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late       0.200          23.802        clk    Marked as don't touch by user
  --------------------------------------------------------------------------------------------------------------
  
  Found a net with slew violations that have been marked as don't touch. 
  CCOpt will not be able to fix these violations directly.
  Consider removing the don't touch flag: {dbSet [dbGetNetByName net].isDontTouch 0}.
  
  
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=158, i=0, icg=0, dcg=0, l=1, total=159
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=373.122um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14773.122um^2
      cell capacitance : b=0.061pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.447pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.108pF, leaf=0.674pF, total=1.782pF
      wire lengths     : top=0.000um, trunk=17759.325um, leaf=8673.061um, total=26432.386um
      hp wire lengths  : top=0.000um, trunk=17555.480um, leaf=4062.460um, total=21617.940um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.221ns]} avg=0.221ns sd=0.000ns sum=0.221ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.200ns count=115 avg=0.290ns sd=2.212ns min=0.052ns max=23.802ns {108 <= 0.120ns, 4 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.179ns sd=0.020ns min=0.085ns max=0.199ns {1 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 24 <= 0.190ns, 8 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 147 CLKBUFX3: 7 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299], skew [0.135 vs 0.200]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=3.164, max=3.299], skew [0.135 vs 0.200]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=214.434um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14614.434um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.422pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.091pF, leaf=0.695pF, total=1.786pF
      wire lengths     : top=0.000um, trunk=17758.730um, leaf=9076.481um, total=26835.211um
      hp wire lengths  : top=0.000um, trunk=17519.470um, leaf=4466.770um, total=21986.240um
    Clock DAG net violations after 'Removing longest path buffering':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.221ns]} avg=0.221ns sd=0.000ns sum=0.221ns
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.200ns count=48 avg=0.665ns sd=3.411ns min=0.052ns max=23.802ns {6 <= 0.120ns, 8 <= 0.160ns, 3 <= 0.180ns, 5 <= 0.190ns, 24 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.180ns sd=0.020ns min=0.097ns max=0.199ns {2 <= 0.120ns, 2 <= 0.160ns, 8 <= 0.180ns, 24 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 83 CLKBUFX3: 6 CLKBUFX2: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.053, max=0.037], skew [0.091 vs 0.200]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.053, max=0.037], skew [0.091 vs 0.200]
    Legalizer API calls during this step: 865 succeeded with high effort: 865 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:03.0 real=0:00:03.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=214.434um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14614.434um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.422pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.080pF, leaf=0.696pF, total=1.776pF
      wire lengths     : top=0.000um, trunk=17594.255um, leaf=9086.711um, total=26680.966um
      hp wire lengths  : top=0.000um, trunk=17356.070um, leaf=4476.370um, total=21832.440um
    Clock DAG net violations after 'Reducing insertion delay 2':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.200ns count=48 avg=0.661ns sd=3.412ns min=0.025ns max=23.802ns {8 <= 0.120ns, 6 <= 0.160ns, 6 <= 0.180ns, 8 <= 0.190ns, 18 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.179ns sd=0.020ns min=0.097ns max=0.199ns {2 <= 0.120ns, 3 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 83 CLKBUFX3: 6 CLKBUFX2: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.150, max=-0.090, avg=-0.106, sd=0.016], skew [0.060 vs 0.200], 100% {-0.150, -0.090} (wid=0.123 ws=0.010) (gid=-0.204 gs=0.062)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.150, max=-0.090, avg=-0.106, sd=0.016], skew [0.060 vs 0.200], 100% {-0.150, -0.090} (wid=0.123 ws=0.010) (gid=-0.204 gs=0.062)
    Legalizer API calls during this step: 1840 succeeded with high effort: 1840 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:03.9 real=0:00:03.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:07.1 real=0:00:07.1)
  CCOpt::Phase::Construction done. (took cpu=0:10:27 real=0:10:27)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=214.434um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14614.434um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.422pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17403.835um, leaf=9086.711um, total=26490.546um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Improving clock tree routing':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.200ns count=48 avg=0.659ns sd=3.412ns min=0.025ns max=23.802ns {8 <= 0.120ns, 7 <= 0.160ns, 7 <= 0.180ns, 8 <= 0.190ns, 16 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.179ns sd=0.020ns min=0.097ns max=0.199ns {2 <= 0.120ns, 4 <= 0.160ns, 7 <= 0.180ns, 23 <= 0.190ns, 9 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 83 CLKBUFX3: 6 CLKBUFX2: 2 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.150, max=-0.090], skew [0.060 vs 0.200]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.150, max=-0.090], skew [0.060 vs 0.200]
    Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after reducing clock tree power 1 iteration 1:
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Legalizer API calls during this step: 401 succeeded with high effort: 401 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090, avg=-0.103, sd=0.011], skew [0.057 vs 0.200], 100% {-0.147, -0.090} (wid=0.123 ws=0.010) (gid=-0.204 gs=0.056)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090, avg=-0.103, sd=0.011], skew [0.057 vs 0.200], 100% {-0.147, -0.090} (wid=0.123 ws=0.010) (gid=-0.204 gs=0.056)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:01.3 real=0:00:01.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 94 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
          cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
          wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
          hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew':
          Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
          Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
          Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
         Logics: PADDI: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
          cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
          wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
          hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
        Clock DAG net violations after 'Approximately balancing fragments bottom up':
          Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
          Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
          Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
         Logics: PADDI: 1 
        Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
          cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
          wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
          hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
          Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
          Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
         Logics: PADDI: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Approximately balancing fragments step':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
    cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
    wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
    hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
  Clock DAG net violations after Approximately balancing fragments:
    Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
    Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
    Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
   Logics: PADDI: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Improving fragments clock skew':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
          cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
          wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
          hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
          Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
          Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
         Logics: PADDI: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Approximately balancing step':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Fixing clock tree overload':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090], skew [0.057 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Approximately balancing paths':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090, avg=-0.103, sd=0.011], skew [0.057 vs 0.200], 100% {-0.147, -0.090} (wid=0.123 ws=0.010) (gid=-0.204 gs=0.056)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.147, max=-0.090, avg=-0.103, sd=0.011], skew [0.057 vs 0.200], 100% {-0.147, -0.090} (wid=0.123 ws=0.010) (gid=-0.204 gs=0.056)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Polishing...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
    cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
    wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
    hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
  Clock DAG net violations before polishing:
    Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
    Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
    Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
   Logics: PADDI: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.136, max=-0.074], skew [0.062 vs 0.200]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.136, max=-0.074], skew [0.062 vs 0.200]
  Merging balancing drivers for power...
    Tried: 94 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.136, max=-0.074], skew [0.062 vs 0.200]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.136, max=-0.074], skew [0.062 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.069pF, leaf=0.696pF, total=1.765pF
      wire lengths     : top=0.000um, trunk=17401.095um, leaf=9085.336um, total=26486.431um
      hp wire lengths  : top=0.000um, trunk=17165.270um, leaf=4476.370um, total=21641.640um
    Clock DAG net violations after 'Improving clock skew':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=1, worst=[0.223ns]} avg=0.223ns sd=0.000ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.025ns max=23.802ns {8 <= 0.120ns, 5 <= 0.160ns, 7 <= 0.180ns, 9 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.182ns sd=0.014ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 8 <= 0.180ns, 23 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.136, max=-0.074, avg=-0.092, sd=0.011], skew [0.062 vs 0.200], 100% {-0.136, -0.074} (wid=0.123 ws=0.010) (gid=-0.192 gs=0.057)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.136, max=-0.074, avg=-0.092, sd=0.011], skew [0.062 vs 0.200], 100% {-0.136, -0.074} (wid=0.123 ws=0.010) (gid=-0.192 gs=0.057)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 434 succeeded with high effort: 434 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:01.5 real=0:00:01.5)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1274 succeeded with high effort: 1274 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.8 real=0:00:03.8)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 375 succeeded with high effort: 375 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1274 succeeded with high effort: 1274 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.6 real=0:00:02.6)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=210.672um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14610.672um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.038pF, leaf=0.693pF, total=1.731pF
      wire lengths     : top=0.000um, trunk=16941.520um, leaf=9052.911um, total=25994.431um
      hp wire lengths  : top=0.000um, trunk=16821.310um, leaf=4565.565um, total=21386.875um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=2, worst=[0.223ns, 0.000ns]} avg=0.112ns sd=0.158ns sum=0.224ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.200ns count=48 avg=0.658ns sd=3.412ns min=0.025ns max=23.802ns {8 <= 0.120ns, 10 <= 0.160ns, 6 <= 0.180ns, 8 <= 0.190ns, 13 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.181ns sd=0.013ns min=0.138ns max=0.199ns {0 <= 0.120ns, 4 <= 0.160ns, 7 <= 0.180ns, 24 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 74 CLKBUFX3: 13 CLKBUFX2: 4 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.178, max=-0.080, avg=-0.131, sd=0.012], skew [0.098 vs 0.200], 100% {-0.178, -0.080} (wid=0.123 ws=0.011) (gid=-0.203 gs=0.088)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.178, max=-0.080, avg=-0.131, sd=0.012], skew [0.098 vs 0.200], 100% {-0.178, -0.080} (wid=0.123 ws=0.011) (gid=-0.203 gs=0.088)
    Legalizer API calls during this step: 3357 succeeded with high effort: 3357 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:08.7 real=0:00:08.7)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.834pF fall=2.780pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.834pF fall=2.780pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=208.278um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14608.278um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.039pF, leaf=0.693pF, total=1.731pF
      wire lengths     : top=0.000um, trunk=16944.920um, leaf=9054.011um, total=25998.931um
      hp wire lengths  : top=0.000um, trunk=16821.310um, leaf=4565.565um, total=21386.875um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=2, worst=[0.223ns, 0.000ns]} avg=0.112ns sd=0.158ns sum=0.224ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.200ns count=48 avg=0.661ns sd=3.412ns min=0.025ns max=23.802ns {7 <= 0.120ns, 9 <= 0.160ns, 7 <= 0.180ns, 8 <= 0.190ns, 14 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.184ns sd=0.011ns min=0.141ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 24 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 68 CLKBUFX3: 18 CLKBUFX2: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.144, max=-0.080, avg=-0.105, sd=0.012], skew [0.064 vs 0.200], 100% {-0.144, -0.080} (wid=0.123 ws=0.011) (gid=-0.196 gs=0.061)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.144, max=-0.080, avg=-0.105, sd=0.012], skew [0.064 vs 0.200], 100% {-0.144, -0.080} (wid=0.123 ws=0.011) (gid=-0.196 gs=0.061)
    Legalizer API calls during this step: 203 succeeded with high effort: 203 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=208.278um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14608.278um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.038pF, leaf=0.693pF, total=1.731pF
      wire lengths     : top=0.000um, trunk=16941.610um, leaf=9054.011um, total=25995.621um
      hp wire lengths  : top=0.000um, trunk=16817.310um, leaf=4565.565um, total=21382.875um
    Clock DAG net violations after 'Improving insertion delay':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=2, worst=[0.223ns, 0.000ns]} avg=0.112ns sd=0.158ns sum=0.223ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.200ns count=48 avg=0.661ns sd=3.412ns min=0.025ns max=23.802ns {7 <= 0.120ns, 9 <= 0.160ns, 7 <= 0.180ns, 8 <= 0.190ns, 14 <= 0.200ns} {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.184ns sd=0.011ns min=0.141ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 7 <= 0.180ns, 24 <= 0.190ns, 12 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 68 CLKBUFX3: 18 CLKBUFX2: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.146, max=-0.082, avg=-0.107, sd=0.012], skew [0.064 vs 0.200], 100% {-0.146, -0.082} (wid=0.123 ws=0.011) (gid=-0.198 gs=0.061)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.146, max=-0.082, avg=-0.107, sd=0.012], skew [0.064 vs 0.200], 100% {-0.146, -0.082} (wid=0.123 ws=0.011) (gid=-0.198 gs=0.061)
    Legalizer API calls during this step: 564 succeeded with high effort: 564 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.9 real=0:00:00.9)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=93, filtered=93, permitted=91, cannotCompute=3, computed=88, moveTooSmall=69, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=338, accepted=19
        Max accepted move=81.730um, total accepted move=473.000um, average move=24.895um
        Move for wirelength. considered=93, filtered=93, permitted=91, cannotCompute=3, computed=88, moveTooSmall=73, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=359, accepted=11
        Max accepted move=197.400um, total accepted move=394.570um, average move=35.870um
        Move for wirelength. considered=93, filtered=93, permitted=91, cannotCompute=3, computed=88, moveTooSmall=76, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=362, accepted=5
        Max accepted move=56.650um, total accepted move=145.090um, average move=29.018um
        Legalizer API calls during this step: 1138 succeeded with high effort: 1138 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.9 real=0:00:01.9)
      Global shorten wires A1...
        Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=93, filtered=93, permitted=91, cannotCompute=87, computed=4, moveTooSmall=118, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 233 succeeded with high effort: 233 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=93, filtered=93, permitted=91, cannotCompute=0, computed=91, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=95, accepted=1
        Max accepted move=0.200um, total accepted move=0.200um, average move=0.200um
        Move for wirelength. considered=93, filtered=93, permitted=91, cannotCompute=90, computed=1, moveTooSmall=0, resolved=0, predictFail=124, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 97 succeeded with high effort: 97 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=208.278um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14608.278um^2
        cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=1.020pF, leaf=0.696pF, total=1.715pF
        wire lengths     : top=0.000um, trunk=16630.359um, leaf=9108.516um, total=25738.875um
        hp wire lengths  : top=0.000um, trunk=16534.610um, leaf=4619.525um, total=21154.135um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
        Remaining Transition : {count=4, worst=[0.223ns, 0.009ns, 0.002ns, 0.001ns]} avg=0.059ns sd=0.110ns sum=0.235ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.200ns count=48 avg=0.658ns sd=3.412ns min=0.025ns max=23.802ns {7 <= 0.120ns, 11 <= 0.160ns, 9 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {3 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
        Leaf  : target=0.200ns count=45 avg=0.184ns sd=0.011ns min=0.141ns max=0.198ns {0 <= 0.120ns, 2 <= 0.160ns, 4 <= 0.180ns, 26 <= 0.190ns, 13 <= 0.200ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 68 CLKBUFX3: 18 CLKBUFX2: 5 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.197, max=-0.082, avg=-0.152, sd=0.013], skew [0.115 vs 0.200], 100% {-0.197, -0.082} (wid=0.122 ws=0.013) (gid=-0.204 gs=0.103)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.197, max=-0.082, avg=-0.152, sd=0.013], skew [0.115 vs 0.200], 100% {-0.197, -0.082} (wid=0.122 ws=0.013) (gid=-0.204 gs=0.103)
      Legalizer API calls during this step: 1565 succeeded with high effort: 1565 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.5 real=0:00:02.5)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 94 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 3 , Illegal = 91 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=208.278um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14608.278um^2
      cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.020pF, leaf=0.696pF, total=1.715pF
      wire lengths     : top=0.000um, trunk=16630.359um, leaf=9108.516um, total=25738.875um
      hp wire lengths  : top=0.000um, trunk=16534.610um, leaf=4619.525um, total=21154.135um
    Clock DAG net violations after 'Wire Opt OverFix':
      Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
      Remaining Transition : {count=4, worst=[0.223ns, 0.009ns, 0.002ns, 0.001ns]} avg=0.059ns sd=0.110ns sum=0.235ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.200ns count=48 avg=0.658ns sd=3.412ns min=0.025ns max=23.802ns {7 <= 0.120ns, 11 <= 0.160ns, 9 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {3 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=45 avg=0.184ns sd=0.011ns min=0.141ns max=0.198ns {0 <= 0.120ns, 2 <= 0.160ns, 4 <= 0.180ns, 26 <= 0.190ns, 13 <= 0.200ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 68 CLKBUFX3: 18 CLKBUFX2: 5 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.197, max=-0.082, avg=-0.152, sd=0.013], skew [0.115 vs 0.200], 100% {-0.197, -0.082} (wid=0.122 ws=0.013) (gid=-0.204 gs=0.103)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.197, max=-0.082, avg=-0.152, sd=0.013], skew [0.115 vs 0.200], 100% {-0.197, -0.082} (wid=0.122 ws=0.013) (gid=-0.204 gs=0.103)
    Legalizer API calls during this step: 1565 succeeded with high effort: 1565 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.8 real=0:00:02.7)
  Total capacitance is (rise=4.549pF fall=4.495pF), of which (rise=1.715pF fall=1.715pF) is wire, and (rise=2.834pF fall=2.780pF) is gate.
  Stage::Polishing done. (took cpu=0:00:13.1 real=0:00:13.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 92 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:11:34 mem=8946.8M) ***
Total net bbox length = 1.629e+06 (6.662e+05 9.624e+05) (ext = 2.931e+05)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 8946.8MB
Summary Report:
Instances move: 0 (out of 14841 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.629e+06 (6.662e+05 9.624e+05) (ext = 2.931e+05)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 8946.8MB
*** Finished refinePlace (1:11:34 mem=8946.8M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2053).
  Restoring pStatusCts on 92 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
  Stage::Updating netlist done. (took cpu=0:00:02.0 real=0:00:02.0)
  CCOpt::Phase::Implementation done. (took cpu=0:00:17.9 real=0:00:17.9)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        93 (unrouted=93, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16149 (unrouted=602, trialRouted=15547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 93 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 93 nets for routing of which 92 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 93 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 193936 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 654684
[NR-eGR] #PG Blockages       : 193936
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 16048 nets ( ignored 15955 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 92 clock nets ( 47 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 47
[NR-eGR] Rule id: 1  Nets: 45
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.710000e+00um
[NR-eGR] Layer group 2: route 47 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.663317e+04um
[NR-eGR] Layer group 3: route 45 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.548755e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.615103e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.682306e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 4 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.819448e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         17226   52486 
[NR-eGR]  Metal2   (2V)        702959   38132 
[NR-eGR]  Metal3   (3H)        600738    8549 
[NR-eGR]  Metal4   (4V)        187981    4025 
[NR-eGR]  Metal5   (5H)         68420    1274 
[NR-eGR]  Metal6   (6V)          9609     196 
[NR-eGR]  Metal7   (7H)          3425     141 
[NR-eGR]  Metal8   (8V)         83514     156 
[NR-eGR]  Metal9   (9H)          2397       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1676271  104961 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1628655um
[NR-eGR] Total length: 1676271um, number of vias: 104961
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 25962um, number of vias: 7810
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2143 
[NR-eGR]  Metal2   (2V)          1845  2558 
[NR-eGR]  Metal3   (3H)          1950  1152 
[NR-eGR]  Metal4   (4V)           559  1070 
[NR-eGR]  Metal5   (5H)         14736   887 
[NR-eGR]  Metal6   (6V)          6872     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        25962  7810 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 21109um
[NR-eGR] Total length: 25962um, number of vias: 7810
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 25962um, number of vias: 7810
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 110.29 sec, Real: 110.25 sec, Curr Mem: 9819.14 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:01:50 real=0:01:50)
      Routing using eGR only done.
Net route status summary:
  Clock:        93 (unrouted=1, trialRouted=0, noStatus=0, routed=92, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16149 (unrouted=602, trialRouted=15547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:51 real=0:01:50)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32_chip' of instances=15256 and nets=16242 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 9819.137M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:04.7 real=0:00:04.7)
    Leaving CCOpt scope - Initializing placement interface...
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:02:05 real=0:02:05)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=208.278um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14608.278um^2
          cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.053pF, leaf=0.769pF, total=1.822pF
          wire lengths     : top=0.000um, trunk=16642.890um, leaf=9318.690um, total=25961.580um
          hp wire lengths  : top=0.000um, trunk=16534.610um, leaf=4619.525um, total=21154.135um
        Clock DAG net violations eGRPC initial state:
          Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
          Remaining Transition : {count=22, worst=[0.225ns, 0.019ns, 0.018ns, 0.014ns, 0.010ns, 0.009ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, ...]} avg=0.016ns sd=0.047ns sum=0.356ns
          Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.200ns count=48 avg=0.663ns sd=3.411ns min=0.024ns max=23.802ns {7 <= 0.120ns, 7 <= 0.160ns, 8 <= 0.180ns, 4 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
          Leaf  : target=0.200ns count=45 avg=0.195ns sd=0.013ns min=0.142ns max=0.219ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 7 <= 0.190ns, 23 <= 0.200ns} {11 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 68 CLKBUFX3: 18 CLKBUFX2: 5 
         Logics: PADDI: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.107, max=-0.026, avg=-0.062, sd=0.010], skew [0.080 vs 0.200], 100% {-0.107, -0.026} (wid=0.120 ws=0.013) (gid=-0.146 gs=0.069)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.107, max=-0.026, avg=-0.062, sd=0.010], skew [0.080 vs 0.200], 100% {-0.107, -0.026} (wid=0.120 ws=0.013) (gid=-0.146 gs=0.069)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         7
            Processed:             7
            Moved (slew improved): 0
            Moved (slew fixed):    1
            Not moved:             6
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=208.278um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14608.278um^2
            cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=1.053pF, leaf=0.769pF, total=1.822pF
            wire lengths     : top=0.000um, trunk=16642.890um, leaf=9318.690um, total=25961.580um
            hp wire lengths  : top=0.000um, trunk=16534.610um, leaf=4619.525um, total=21154.135um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
            Remaining Transition : {count=21, worst=[0.225ns, 0.019ns, 0.018ns, 0.014ns, 0.010ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, ...]} avg=0.016ns sd=0.048ns sum=0.346ns
            Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.200ns count=48 avg=0.663ns sd=3.411ns min=0.024ns max=23.802ns {7 <= 0.120ns, 7 <= 0.160ns, 8 <= 0.180ns, 4 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
            Leaf  : target=0.200ns count=45 avg=0.195ns sd=0.013ns min=0.142ns max=0.219ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 7 <= 0.190ns, 23 <= 0.200ns} {11 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 68 CLKBUFX3: 18 CLKBUFX2: 5 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.107, max=-0.026], skew [0.080 vs 0.200]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.107, max=-0.026], skew [0.080 vs 0.200]
          Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 4 long paths. The largest offset applied was 0.010ns.
            
            
            Skew Group Offsets:
            
            -----------------------------------------------------------------------------------------------------------------
            Skew Group                             Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                                   Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -----------------------------------------------------------------------------------------------------------------
            clk/default_emulate_constraint_mode    1961        4         0.204%      0.010ns      -0.026ns         -0.036ns
            -----------------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.009        1
              0.009      and above      3
            -------------------------------
            
            Mean=0.009ns Median=0.009ns Std.Dev=0.000ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 1, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 76, numSkippedDueToCloseToSkewTarget = 11
          CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 1
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=207.936um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14607.936um^2
            cell capacitance : b=0.034pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=1.053pF, leaf=0.769pF, total=1.822pF
            wire lengths     : top=0.000um, trunk=16642.890um, leaf=9318.690um, total=25961.580um
            hp wire lengths  : top=0.000um, trunk=16534.610um, leaf=4619.525um, total=21154.135um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
            Remaining Transition : {count=21, worst=[0.225ns, 0.019ns, 0.018ns, 0.014ns, 0.010ns, 0.007ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, ...]} avg=0.016ns sd=0.048ns sum=0.346ns
            Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.200ns count=48 avg=0.663ns sd=3.411ns min=0.024ns max=23.802ns {7 <= 0.120ns, 7 <= 0.160ns, 8 <= 0.180ns, 4 <= 0.190ns, 13 <= 0.200ns} {6 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
            Leaf  : target=0.200ns count=45 avg=0.195ns sd=0.013ns min=0.142ns max=0.219ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 7 <= 0.190ns, 23 <= 0.200ns} {11 <= 0.210ns, 2 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 68 CLKBUFX3: 17 CLKBUFX2: 6 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.086, max=-0.026], skew [0.060 vs 0.200]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.086, max=-0.026], skew [0.060 vs 0.200]
          Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 93, tested: 93, violation detected: 22, violation ignored (due to small violation): 3, cannot run: 2, attempted: 17, unsuccessful: 0, sized: 3
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              5 [29.4%]            1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
          leaf              12 [70.6%]            2 (16.7%)           0            0                    2 (16.7%)          10 (83.3%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total             17 [100.0%]           3 (17.6%)           0            0                    3 (17.6%)          14 (82.4%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 1.026um^2 (0.007%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=91, i=0, icg=0, dcg=0, l=1, total=92
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=208.962um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14608.962um^2
            cell capacitance : b=0.034pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=1.053pF, leaf=0.769pF, total=1.822pF
            wire lengths     : top=0.000um, trunk=16642.890um, leaf=9318.690um, total=25961.580um
            hp wire lengths  : top=0.000um, trunk=16534.610um, leaf=4619.525um, total=21154.135um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
            Remaining Transition : {count=18, worst=[0.225ns, 0.019ns, 0.018ns, 0.010ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, ...]} avg=0.018ns sd=0.052ns sum=0.322ns
            Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.024ns max=23.802ns {7 <= 0.120ns, 7 <= 0.160ns, 9 <= 0.180ns, 4 <= 0.190ns, 13 <= 0.200ns} {5 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
            Leaf  : target=0.200ns count=45 avg=0.193ns sd=0.013ns min=0.142ns max=0.219ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 7 <= 0.190ns, 23 <= 0.200ns} {10 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 71 CLKBUFX3: 14 CLKBUFX2: 6 
           Logics: PADDI: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.112, max=-0.026], skew [0.086 vs 0.200]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.112, max=-0.026], skew [0.086 vs 0.200]
          Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=10, unsuccessful=0, alreadyClose=0, noImprovementFound=8, degradedSlew=0, degradedSkew=0, insufficientImprovement=1, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.8 real=0:00:00.8)
        Cloning clock nodes to reduce slew violations....
        Cloning results : Attempted = 1 , succeeded = 1 , unsuccessful = 0 , skipped = 0 , ignored = 0
        Fanout results : attempted = 52 ,succeeded = 52 ,unsuccessful = 0 ,skipped = 0
        Cloning clock nodes to reduce slew violations. done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=92, i=0, icg=0, dcg=0, l=1, total=93
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=211.356um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14611.356um^2
          cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=1.051pF, leaf=0.765pF, total=1.816pF
          wire lengths     : top=0.000um, trunk=16648.275um, leaf=9309.819um, total=25958.094um
          hp wire lengths  : top=0.000um, trunk=16535.410um, leaf=4655.710um, total=21191.120um
        Clock DAG net violations before routing clock trees:
          Unfixable Transition : {count=1, worst=[23.602ns]} avg=23.602ns sd=0.000ns sum=23.602ns
          Remaining Transition : {count=17, worst=[0.225ns, 0.018ns, 0.010ns, 0.007ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.018ns sd=0.054ns sum=0.302ns
          Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.200ns count=48 avg=0.662ns sd=3.411ns min=0.024ns max=23.802ns {7 <= 0.120ns, 7 <= 0.160ns, 9 <= 0.180ns, 4 <= 0.190ns, 13 <= 0.200ns} {5 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
          Leaf  : target=0.200ns count=46 avg=0.189ns sd=0.022ns min=0.103ns max=0.210ns {2 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 7 <= 0.190ns, 23 <= 0.200ns} {10 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 72 CLKBUFX3: 14 CLKBUFX2: 6 
         Logics: PADDI: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.112, max=-0.026, avg=-0.058, sd=0.015], skew [0.086 vs 0.200], 100% {-0.112, -0.026} (wid=0.120 ws=0.012) (gid=-0.146 gs=0.075)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.112, max=-0.026, avg=-0.058, sd=0.015], skew [0.086 vs 0.200], 100% {-0.112, -0.026} (wid=0.120 ws=0.012) (gid=-0.146 gs=0.075)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 93 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:15:38 mem=8984.1M) ***
Total net bbox length = 1.629e+06 (6.663e+05 9.624e+05) (ext = 2.931e+05)
Move report: Detail placement moves 87 insts, mean move: 2.12 um, max move: 7.73 um 
	Max move on inst (example/g181315): (3141.00, 3579.41) --> (3138.40, 3584.54)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 8984.1MB
Summary Report:
Instances move: 87 (out of 14842 movable)
Instances flipped: 0
Mean displacement: 2.12 um
Max displacement: 7.73 um (Instance: example/g181315) (3141, 3579.41) -> (3138.4, 3584.54)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Total net bbox length = 1.629e+06 (6.663e+05 9.625e+05) (ext = 2.931e+05)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 8984.1MB
*** Finished refinePlace (1:15:39 mem=8984.1M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2054).
  Restoring pStatusCts on 93 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.0 real=0:00:03.0)
  CCOpt::Phase::eGRPC done. (took cpu=0:04:05 real=0:04:05)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        94 (unrouted=0, trialRouted=0, noStatus=0, routed=93, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16149 (unrouted=602, trialRouted=15547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 94 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 94 nets for routing of which 93 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 94 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 193936 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 654684
[NR-eGR] #PG Blockages       : 193936
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 16049 nets ( ignored 15955 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 93 clock nets ( 47 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 46
[NR-eGR] Rule id: 1  Rule name: NDR_13  Nets: 47
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [4, 5]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.710000e+00um
[NR-eGR] Layer group 2: route 47 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.663659e+04um
[NR-eGR] Layer group 3: route 46 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.549781e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [5, 9]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.615958e+04um
[NR-eGR] Create a new net group with 5 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.683161e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 4 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 2.820303e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         17226   52488 
[NR-eGR]  Metal2   (2V)        702964   38133 
[NR-eGR]  Metal3   (3H)        600736    8552 
[NR-eGR]  Metal4   (4V)        188004    4024 
[NR-eGR]  Metal5   (5H)         68421    1266 
[NR-eGR]  Metal6   (6V)          9597     196 
[NR-eGR]  Metal7   (7H)          3425     141 
[NR-eGR]  Metal8   (8V)         83514     156 
[NR-eGR]  Metal9   (9H)          2397       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1676284  104958 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1628840um
[NR-eGR] Total length: 1676284um, number of vias: 104958
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 25975um, number of vias: 7807
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2145 
[NR-eGR]  Metal2   (2V)          1849  2559 
[NR-eGR]  Metal3   (3H)          1947  1155 
[NR-eGR]  Metal4   (4V)           581  1069 
[NR-eGR]  Metal5   (5H)         14736   879 
[NR-eGR]  Metal6   (6V)          6860     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        25975  7807 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 21148um
[NR-eGR] Total length: 25975um, number of vias: 7807
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 25975um, number of vias: 7807
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 112.07 sec, Real: 111.91 sec, Curr Mem: 9840.43 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:01:52 real=0:01:52)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 94 clock nets with NanoRoute.
  46 nets are default rule and 48 are NDR_13.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
-drouteUseMultiCutViaEffort low
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/20 22:13:09, mem=8307.8M)

globalDetailRoute

#Start globalDetailRoute on Sat Jan 20 22:13:09 2024
#
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=94)
#num needed restored net=0
#need_extraction net=0 (total=16243)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 48
#Total wire length = 25975 um.
#Total half perimeter of net bounding box = 21242 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1849 um.
#Total wire length on LAYER Metal3 = 1947 um.
#Total wire length on LAYER Metal4 = 581 um.
#Total wire length on LAYER Metal5 = 14736 um.
#Total wire length on LAYER Metal6 = 6860 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7807
#Up-Via Summary (total 7807):
#           
#-----------------------
# Metal1           2145
# Metal2           2559
# Metal3           1155
# Metal4           1069
# Metal5            879
#-----------------------
#                  7807 
#
#Start routing data preparation on Sat Jan 20 22:13:09 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.000 - 0.900] has 16168 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 8340.19 (MB), peak = 12080.64 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 8381.77 (MB), peak = 12080.64 (MB)
#
#Connectivity extraction summary:
#93 routed net(s) are imported.
#601 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 694.
#
#Data initialization: cpu:00:00:12, real:00:00:12, mem:8.2 GB, peak:11.8 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#        1 ( 1         pin),  11061 ( 2         pin),   1626 ( 3         pin),
#     1627 ( 4         pin),    400 ( 5         pin),    190 ( 6         pin),
#      118 ( 7         pin),     47 ( 8         pin),     31 ( 9         pin),
#      251 (10-19      pin),    103 (20-29      pin),    140 (30-39      pin),
#        9 (40-49      pin),     30 (50-59      pin),      7 (60-69      pin),
#        1 (70-79      pin),      0 (>=2000     pin).
#Total: 16243 nets, 15642 non-trivial nets, 93 fully global routed, 93 clocks,
#       2 tie-nets, 47 nets have nondefault rule, 93 nets have layer range,
#       93 nets have weight, 93 nets have avoid detour, 93 nets have priority.
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  NDR_13           47           0      [ 5,  7]
#
#Nets in 1 layer range:
#   (Metal5, Metal7) :       93 ( 0.6%)
#
#93 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:8.2 GB, peak:11.8 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -376.25 (MB)
#Total memory = 8056.07 (MB)
#Peak memory = 12080.64 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:7.9 GB, peak:11.8 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 5459
#  Total number of overlap segments     =   34 (  0.6%)
#  Total number of assigned segments    = 3122 ( 57.2%)
#  Total number of shifted segments     =  171 (  3.1%)
#  Average movement of shifted segments =    4.26 tracks
#
#  Total number of overlaps             =    1
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 48
#Total wire length = 26055 um.
#Total half perimeter of net bounding box = 21247 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1981 um.
#Total wire length on LAYER Metal3 = 2153 um.
#Total wire length on LAYER Metal4 = 706 um.
#Total wire length on LAYER Metal5 = 14501 um.
#Total wire length on LAYER Metal6 = 6714 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7432
#Up-Via Summary (total 7432):
#           
#-----------------------
# Metal1           2145
# Metal2           2762
# Metal3           1011
# Metal4            887
# Metal5            627
#-----------------------
#                  7432 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = -297.18 (MB)
#Total memory = 8011.81 (MB)
#Peak memory = 12080.64 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:04, memory = 8086.50 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:07, memory = 8089.32 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:08, memory = 8087.18 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:13, memory = 8105.62 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:13, memory = 8101.80 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:17, memory = 8103.82 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:19, memory = 8097.36 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:20, memory = 8092.92 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:23, memory = 8104.09 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:24, memory = 8100.54 (MB)
#   number of violations = 0
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 8017.29 (MB), peak = 12080.64 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 48
#Total wire length = 26300 um.
#Total half perimeter of net bounding box = 21247 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1495 um.
#Total wire length on LAYER Metal3 = 2288 um.
#Total wire length on LAYER Metal4 = 913 um.
#Total wire length on LAYER Metal5 = 14739 um.
#Total wire length on LAYER Metal6 = 6866 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7159
#Total number of multi-cut vias = 5395 ( 75.4%)
#Total number of single cut vias = 1764 ( 24.6%)
#Up-Via Summary (total 7159):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1732 ( 80.7%)       414 ( 19.3%)       2146
# Metal2             7 (  0.3%)      2218 ( 99.7%)       2225
# Metal3             8 (  0.7%)      1180 ( 99.3%)       1188
# Metal4            11 (  1.2%)       929 ( 98.8%)        940
# Metal5             6 (  0.9%)       654 ( 99.1%)        660
#-----------------------------------------------------------
#                 1764 ( 24.6%)      5395 ( 75.4%)       7159 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 5.51 (MB)
#Total memory = 8017.32 (MB)
#Peak memory = 12080.64 (MB)
#
#Start Post Route via swapping..
#0.15% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 8043.45 (MB), peak = 12080.64 (MB)
#CELL_VIEW picorv32_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 14
#Total number of net violated process antenna rule = 11
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 48
#Total wire length = 26300 um.
#Total half perimeter of net bounding box = 21247 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1495 um.
#Total wire length on LAYER Metal3 = 2288 um.
#Total wire length on LAYER Metal4 = 913 um.
#Total wire length on LAYER Metal5 = 14739 um.
#Total wire length on LAYER Metal6 = 6866 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7159
#Total number of multi-cut vias = 5433 ( 75.9%)
#Total number of single cut vias = 1726 ( 24.1%)
#Up-Via Summary (total 7159):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1726 ( 80.4%)       420 ( 19.6%)       2146
# Metal2             0 (  0.0%)      2225 (100.0%)       2225
# Metal3             0 (  0.0%)      1188 (100.0%)       1188
# Metal4             0 (  0.0%)       940 (100.0%)        940
# Metal5             0 (  0.0%)       660 (100.0%)        660
#-----------------------------------------------------------
#                 1726 ( 24.1%)      5433 ( 75.9%)       7159 
#
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = 31.64 (MB)
#Total memory = 8043.45 (MB)
#Peak memory = 12080.64 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:53
#Elapsed time = 00:00:53
#Increased memory = -322.27 (MB)
#Total memory = 7985.62 (MB)
#Peak memory = 12080.64 (MB)
#Number of warnings = 22
#Total number of warnings = 22
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jan 20 22:14:01 2024
#
% End globalDetailRoute (date=01/20 22:14:01, total cpu=0:00:52.8, real=0:00:53.0, peak res=8307.8M, current mem=7985.5M)
        NanoRoute done. (took cpu=0:00:52.8 real=0:00:52.8)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 93 net(s)
**WARN: (IMPCCOPT-5043):	Found a non-standard cell iopads/pad_clk (PADDI). Its placement status will remain as PLACED.
Set FIXED placed status on 92 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 8565.18 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 163819 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 523292
[NR-eGR] #PG Blockages       : 163819
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 93  Num Prerouted Wires = 10739
[NR-eGR] Read 16049 nets ( ignored 93 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15547
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 59 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.589159e+04um
[NR-eGR] Layer group 2: route 15488 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.640651e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        75( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        84( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         17262   52508 
[NR-eGR]  Metal2   (2V)        699840   37765 
[NR-eGR]  Metal3   (3H)        599611    8732 
[NR-eGR]  Metal4   (4V)        189440    4014 
[NR-eGR]  Metal5   (5H)         69264    1072 
[NR-eGR]  Metal6   (6V)         11343     201 
[NR-eGR]  Metal7   (7H)          4114     141 
[NR-eGR]  Metal8   (8V)         83514     156 
[NR-eGR]  Metal9   (9H)          2397       2 
[NR-eGR]  Metal10  (10V)            1       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1676786  104591 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1628840um
[NR-eGR] Total length: 1676786um, number of vias: 104591
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 85.42 sec, Real: 85.32 sec, Curr Mem: 9855.12 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:01:25 real=0:01:25)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        94 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=93, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16149 (unrouted=602, trialRouted=15547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:04:11 real=0:04:10)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32_chip' of instances=15257 and nets=16243 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:05.0  MEM: 9010.121M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:04.9 real=0:00:04.9)
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=92, i=0, icg=0, dcg=0, l=1, total=93
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=211.356um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14611.356um^2
    cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.421pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.066pF, leaf=0.880pF, total=1.946pF
    wire lengths     : top=0.000um, trunk=16671.150um, leaf=9629.120um, total=26300.270um
    hp wire lengths  : top=0.000um, trunk=16535.410um, leaf=4655.710um, total=21191.120um
  Clock DAG net violations after routing clock trees:
    Unfixable Transition : {count=1, worst=[23.601ns]} avg=23.601ns sd=0.000ns sum=23.601ns
    Remaining Transition : {count=44, worst=[0.226ns, 0.030ns, 0.026ns, 0.026ns, 0.025ns, 0.025ns, 0.024ns, 0.022ns, 0.022ns, 0.021ns, ...]} avg=0.019ns sd=0.033ns sum=0.825ns
    Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.200ns count=48 avg=0.664ns sd=3.411ns min=0.025ns max=23.801ns {7 <= 0.120ns, 7 <= 0.160ns, 8 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {6 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
    Leaf  : target=0.200ns count=46 avg=0.206ns sd=0.022ns min=0.128ns max=0.230ns {0 <= 0.120ns, 3 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 6 <= 0.200ns} {12 <= 0.210ns, 12 <= 0.220ns, 11 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 72 CLKBUFX3: 14 CLKBUFX2: 6 
   Logics: PADDI: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.097, max=-0.008, avg=-0.029, sd=0.015], skew [0.089 vs 0.200], 100% {-0.097, -0.008} (wid=0.111 ws=0.013) (gid=-0.108 gs=0.089)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.097, max=-0.008, avg=-0.029, sd=0.015], skew [0.089 vs 0.200], 100% {-0.097, -0.008} (wid=0.111 ws=0.013) (gid=-0.108 gs=0.089)
  CCOpt::Phase::Routing done. (took cpu=0:04:16 real=0:04:16)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:02:07 real=0:02:07)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 94, tested: 94, violation detected: 45, violation ignored (due to small violation): 0, cannot run: 2, attempted: 43, unsuccessful: 0, sized: 7
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              8 [18.6%]            3 (37.5%)           0            0                    3 (37.5%)           5 (62.5%)
      leaf              35 [81.4%]            4 (11.4%)           0            0                    4 (11.4%)          31 (88.6%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             43 [100.0%]           7 (16.3%)           0            0                    7 (16.3%)          36 (83.7%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 7, Downsized: 0, Sized but same area: 0, Unchanged: 36, Area change: 2.394um^2 (0.016%)
      Max. move: 0.200um (example/CTS_ccl_a_buf_00007 and 37 others), Min. move: 0.000um, Avg. move: 0.004um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=92, i=0, icg=0, dcg=0, l=1, total=93
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=213.750um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14613.750um^2
        cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.422pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=1.066pF, leaf=0.880pF, total=1.946pF
        wire lengths     : top=0.000um, trunk=16671.150um, leaf=9629.120um, total=26300.270um
        hp wire lengths  : top=0.000um, trunk=16535.410um, leaf=4655.910um, total=21191.320um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Unfixable Transition : {count=1, worst=[23.601ns]} avg=23.601ns sd=0.000ns sum=23.601ns
        Remaining Transition : {count=37, worst=[0.226ns, 0.026ns, 0.025ns, 0.025ns, 0.025ns, 0.023ns, 0.022ns, 0.022ns, 0.021ns, 0.021ns, ...]} avg=0.020ns sd=0.036ns sum=0.734ns
        Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.200ns count=48 avg=0.661ns sd=3.412ns min=0.025ns max=23.801ns {7 <= 0.120ns, 7 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {4 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
        Leaf  : target=0.200ns count=46 avg=0.201ns sd=0.026ns min=0.128ns max=0.226ns {0 <= 0.120ns, 5 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 6 <= 0.200ns} {10 <= 0.210ns, 11 <= 0.220ns, 10 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 76 CLKBUFX3: 13 CLKBUFX2: 3 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.133, max=-0.015], skew [0.118 vs 0.200]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.133, max=-0.015], skew [0.118 vs 0.200]
      Legalizer API calls during this step: 53 succeeded with high effort: 53 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 94, tested: 94, violation detected: 38, violation ignored (due to small violation): 0, cannot run: 2, attempted: 36, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              5 [13.9%]            0           0            0                    0 (0.0%)           5 (100.0%)
      leaf              31 [86.1%]            0           0            0                    0 (0.0%)          31 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             36 [100.0%]           0           0            0                    0 (0.0%)          36 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 36, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=92, i=0, icg=0, dcg=0, l=1, total=93
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=213.750um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14613.750um^2
        cell capacitance : b=0.035pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.422pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=1.066pF, leaf=0.880pF, total=1.946pF
        wire lengths     : top=0.000um, trunk=16671.150um, leaf=9629.120um, total=26300.270um
        hp wire lengths  : top=0.000um, trunk=16535.410um, leaf=4655.910um, total=21191.320um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Unfixable Transition : {count=1, worst=[23.601ns]} avg=23.601ns sd=0.000ns sum=23.601ns
        Remaining Transition : {count=37, worst=[0.226ns, 0.026ns, 0.025ns, 0.025ns, 0.025ns, 0.023ns, 0.022ns, 0.022ns, 0.021ns, 0.021ns, ...]} avg=0.020ns sd=0.036ns sum=0.734ns
        Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.200ns count=48 avg=0.661ns sd=3.412ns min=0.025ns max=23.801ns {7 <= 0.120ns, 7 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 11 <= 0.200ns} {4 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
        Leaf  : target=0.200ns count=46 avg=0.201ns sd=0.026ns min=0.128ns max=0.226ns {0 <= 0.120ns, 5 <= 0.160ns, 4 <= 0.180ns, 0 <= 0.190ns, 6 <= 0.200ns} {10 <= 0.210ns, 11 <= 0.220ns, 10 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 76 CLKBUFX3: 13 CLKBUFX2: 3 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.133, max=-0.015], skew [0.118 vs 0.200]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.133, max=-0.015], skew [0.118 vs 0.200]
      Legalizer API calls during this step: 106 succeeded with high effort: 106 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.6)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: **WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
...20% ...40% ...60% ...80% ...100% 
    Inserted 40 buffers and inverters.
    success count. Default: 0, QS: 7, QD: 5, FS: 21, MQS: 2
    CCOpt-PostConditioning: nets considered: 94, nets tested: 94, nets violation detected: 38, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 38, nets unsuccessful: 3, buffered: 35
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=132, i=0, icg=0, dcg=0, l=1, total=133
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=293.094um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14693.094um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.435pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=1.077pF, leaf=0.880pF, total=1.957pF
      wire lengths     : top=0.000um, trunk=16771.250um, leaf=9529.020um, total=26300.270um
      hp wire lengths  : top=0.000um, trunk=16658.590um, leaf=5292.735um, total=21951.325um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Unfixable Transition : {count=1, worst=[23.601ns]} avg=23.601ns sd=0.000ns sum=23.601ns
      Remaining Transition : {count=5, worst=[0.222ns, 0.021ns, 0.015ns, 0.006ns, 0.005ns]} avg=0.054ns sd=0.094ns sum=0.269ns
      Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.200ns count=62 avg=0.521ns sd=3.006ns min=0.023ns max=23.801ns {20 <= 0.120ns, 8 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=72 avg=0.145ns sd=0.041ns min=0.022ns max=0.221ns {16 <= 0.120ns, 32 <= 0.160ns, 9 <= 0.180ns, 1 <= 0.190ns, 10 <= 0.200ns} {2 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 79 CLKBUFX3: 39 CLKBUFX2: 14 
     Logics: PADDI: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.228, max=0.452, avg=0.353, sd=0.073], skew [0.224 vs 0.200*], 99.6% {0.257, 0.452} (wid=0.098 ws=0.013) (gid=0.366 gs=0.224)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.228, max=0.452, avg=0.353, sd=0.073], skew [0.224 vs 0.200*], 99.6% {0.257, 0.452} (wid=0.098 ws=0.013) (gid=0.366 gs=0.224)
    Buffering to fix DRVs done. (took cpu=0:00:01.2 real=0:00:01.2)
    PostConditioning Fixing Skew by cell sizing...
      Resized 2 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              5 [71.4%]            2 (40.0%)           0            0                    2 (40.0%)           3 (60.0%)
      leaf               2 [28.6%]            0                   0            0                    0 (0.0%)            2 (100.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              7 [100.0%]           2 (28.6%)           0            0                    2 (28.6%)           5 (71.4%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.684um^2 (0.005%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=132, i=0, icg=0, dcg=0, l=1, total=133
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=293.778um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14693.778um^2
        cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.435pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=1.077pF, leaf=0.880pF, total=1.957pF
        wire lengths     : top=0.000um, trunk=16771.250um, leaf=9529.020um, total=26300.270um
        hp wire lengths  : top=0.000um, trunk=16658.590um, leaf=5292.735um, total=21951.325um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Unfixable Transition : {count=1, worst=[23.601ns]} avg=23.601ns sd=0.000ns sum=23.601ns
        Remaining Transition : {count=5, worst=[0.222ns, 0.021ns, 0.015ns, 0.006ns, 0.005ns]} avg=0.054ns sd=0.094ns sum=0.269ns
        Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.200ns count=62 avg=0.520ns sd=3.006ns min=0.023ns max=23.801ns {21 <= 0.120ns, 7 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
        Leaf  : target=0.200ns count=72 avg=0.145ns sd=0.041ns min=0.022ns max=0.221ns {16 <= 0.120ns, 32 <= 0.160ns, 9 <= 0.180ns, 1 <= 0.190ns, 10 <= 0.200ns} {2 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 81 CLKBUFX3: 37 CLKBUFX2: 14 
       Logics: PADDI: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.226, max=0.421, avg=0.323, sd=0.072], skew [0.195 vs 0.200], 100% {0.226, 0.421} (wid=0.098 ws=0.013) (gid=0.335 gs=0.195)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.226, max=0.421, avg=0.323, sd=0.072], skew [0.195 vs 0.200], 100% {0.226, 0.421} (wid=0.098 ws=0.013) (gid=0.335 gs=0.195)
      Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.4)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 133 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:22:08 mem=9010.3M) ***
Total net bbox length = 1.630e+06 (6.667e+05 9.629e+05) (ext = 2.927e+05)
Move report: Detail placement moves 94 insts, mean move: 1.84 um, max move: 5.22 um 
	Max move on inst (example/FE_RC_2520_0): (3149.60, 3504.17) --> (3147.80, 3500.75)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 9013.4MB
Summary Report:
Instances move: 94 (out of 14882 movable)
Instances flipped: 0
Mean displacement: 1.84 um
Max displacement: 5.22 um (Instance: example/FE_RC_2520_0) (3149.6, 3504.17) -> (3147.8, 3500.75)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 1.630e+06 (6.668e+05 9.629e+05) (ext = 2.927e+05)
Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 9013.4MB
*** Finished refinePlace (1:22:09 mem=9013.4M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2094).
    Restoring pStatusCts on 133 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.3 real=0:00:03.3)
  PostConditioning done.
Net route status summary:
  Clock:       134 (unrouted=0, trialRouted=0, noStatus=1, routed=0, fixed=132, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16149 (unrouted=602, trialRouted=15547, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=132, i=0, icg=0, dcg=0, l=1, total=133
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=293.778um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14693.778um^2
    cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.435pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=1.078pF, leaf=0.881pF, total=1.959pF
    wire lengths     : top=0.000um, trunk=16805.615um, leaf=9613.150um, total=26418.765um
    hp wire lengths  : top=0.000um, trunk=16658.590um, leaf=5292.735um, total=21951.325um
  Clock DAG net violations after post-conditioning:
    Unfixable Transition : {count=1, worst=[23.600ns]} avg=23.600ns sd=0.000ns sum=23.600ns
    Remaining Transition : {count=6, worst=[0.222ns, 0.021ns, 0.015ns, 0.006ns, 0.005ns, 0.000ns]} avg=0.045ns sd=0.087ns sum=0.270ns
    Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.200ns count=62 avg=0.521ns sd=3.006ns min=0.023ns max=23.800ns {21 <= 0.120ns, 7 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
    Leaf  : target=0.200ns count=72 avg=0.145ns sd=0.041ns min=0.022ns max=0.221ns {16 <= 0.120ns, 33 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 9 <= 0.200ns} {3 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 81 CLKBUFX3: 37 CLKBUFX2: 14 
   Logics: PADDI: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.230, max=0.425, avg=0.327, sd=0.072], skew [0.195 vs 0.200], 100% {0.230, 0.425} (wid=0.097 ws=0.013) (gid=0.339 gs=0.195)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.230, max=0.425, avg=0.327, sd=0.072], skew [0.195 vs 0.200], 100% {0.230, 0.425} (wid=0.097 ws=0.013) (gid=0.339 gs=0.195)
  CCOpt::Phase::PostConditioning done. (took cpu=0:02:14 real=0:02:14)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                 Count    Area         Capacitance
  -----------------------------------------------------------
  Buffers                    132       293.778       0.049
  Inverters                    0         0.000       0.000
  Integrated Clock Gates       0         0.000       0.000
  Discrete Clock Gates         0         0.000       0.000
  Clock Logic                  1     14400.000       2.387
  All                        133     14693.778       2.435
  -----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1961
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1961
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk     16805.615
  Leaf       9613.150
  Total     26418.765
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk      16658.590
  Leaf        5292.735
  Total      21951.325
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    2.427    1.078    3.505
  Leaf     0.421    0.881    1.302
  Total    2.848    1.959    4.807
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.413     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum       Top 10 violations
  ----------------------------------------------------------------------------------------------------------------------
  Unfixable Transition    ns         1      23.600       0.000      23.600    [23.600]
  Remaining Transition    ns         6       0.045       0.087       0.270    [0.222, 0.021, 0.015, 0.006, 0.005, 0.000]
  Capacitance             pF         1       2.087       0.000       2.087    [2.087]
  ----------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max       Distribution                                                                 Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.200      62       0.521       3.006      0.023    23.800    {21 <= 0.120ns, 7 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
  Leaf        0.200      72       0.145       0.041      0.022     0.221    {16 <= 0.120ns, 33 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 9 <= 0.200ns}     {3 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     81        193.914
  CLKBUFX3    buffer     37         75.924
  CLKBUFX2    buffer     14         23.940
  PADDI       logic       1      14400.000
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.230     0.425     0.195       0.200         0.013           0.003           0.327        0.072     100% {0.230, 0.425}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.230     0.425     0.195       0.200         0.013           0.003           0.327        0.072     100% {0.230, 0.425}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 260 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ----------------------------------------------------------------------------------------------------------------------------
  Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                          amount     target  achieved  touch  net?   source    
                                                                       net?                    
  ----------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late   23.600    0.200    23.800   Y      N      explicit  iopads/pad_clk/PAD
  default_emulate_delay_corner:both.late   23.600    0.200    23.800   Y      N      explicit  clk
  default_emulate_delay_corner:both.late    0.222    0.200     0.422   N      N      explicit  example/CTS_cpc_drv_buf_00171/A
  default_emulate_delay_corner:both.late    0.117    0.200     0.317   N      N      explicit  iopads/pad_clk/Y
  default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[5]/CK
  default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[8]/CK
  default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[9]/CK
  default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[14]/CK
  default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[16]/CK
  default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/CTS_ccl_a_buf_00023/Y
  ----------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 2 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=9060.1)
Total number of fetched objects 16122
End delay calculation. (MEM=9088.04 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=9088.04 CPU=0:00:01.2 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 13.9111
	 Executing: set_clock_latency -source -early -max -rise -13.9111 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 13.9111
	 Executing: set_clock_latency -source -late -max -rise -13.9111 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 40.006
	 Executing: set_clock_latency -source -early -max -fall -40.006 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 40.006
	 Executing: set_clock_latency -source -late -max -fall -40.006 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:03.2 real=0:00:03.2)
Clock DAG stats after update timingGraph:
  cell counts      : b=132, i=0, icg=0, dcg=0, l=1, total=133
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=293.778um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14693.778um^2
  cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.435pF
  sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=1.078pF, leaf=0.881pF, total=1.959pF
  wire lengths     : top=0.000um, trunk=16805.615um, leaf=9613.150um, total=26418.765um
  hp wire lengths  : top=0.000um, trunk=16658.590um, leaf=5292.735um, total=21951.325um
Clock DAG net violations after update timingGraph:
  Unfixable Transition : {count=1, worst=[23.600ns]} avg=23.600ns sd=0.000ns sum=23.600ns
  Remaining Transition : {count=6, worst=[0.222ns, 0.021ns, 0.015ns, 0.006ns, 0.005ns, 0.000ns]} avg=0.045ns sd=0.087ns sum=0.270ns
  Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.200ns count=62 avg=0.521ns sd=3.006ns min=0.023ns max=23.800ns {21 <= 0.120ns, 7 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
  Leaf  : target=0.200ns count=72 avg=0.145ns sd=0.041ns min=0.022ns max=0.221ns {16 <= 0.120ns, 33 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 9 <= 0.200ns} {3 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 81 CLKBUFX3: 37 CLKBUFX2: 14 
 Logics: PADDI: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.230, max=0.425, avg=0.327, sd=0.072], skew [0.195 vs 0.200], 100% {0.230, 0.425} (wid=0.097 ws=0.013) (gid=0.339 gs=0.195)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.230, max=0.425, avg=0.327, sd=0.072], skew [0.195 vs 0.200], 100% {0.230, 0.425} (wid=0.097 ws=0.013) (gid=0.339 gs=0.195)
Logging CTS constraint violations...
  Clock tree clk has 1 max_capacitance violation and 6 slew violations.
**WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.300pF below the root driver for clock_tree clk at (420.000,7609.290), in power domain auto-default. Achieved capacitance of 2.387pF.
Type 'man IMPCCOPT-1033' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below the root driver for clock_tree clk at (420.000,7609.290), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin clk with a slew time target of 0.200ns. Achieved a slew time of 23.800ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell iopads/pad_clk (a lib_cell PADDI) at (390.000,7450.000), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin example/CTS_cpc_drv_buf_00171/A with a slew time target of 0.200ns. Achieved a slew time of 0.422ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell example/CTS_ccl_a_buf_00023 (a lib_cell CLKBUFX4) at (3036.600,3446.030), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin example/CTS_ccl_a_buf_00023/Y with a slew time target of 0.200ns. Achieved a slew time of 0.221ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 49 slew violations below cell example/CTS_cpc_drv_buf_00296 (a lib_cell CLKBUFX4) at (3063.600,3478.520), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin example/CTS_cpc_drv_buf_00296/Y with a slew time target of 0.200ns. Achieved a slew time of 0.215ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 48 slew violations below cell example/CTS_ccl_a_buf_00009 (a lib_cell CLKBUFX4) at (3054.000,3524.690), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin example/CTS_ccl_a_buf_00009/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 54 slew violations below cell example/CTS_cpc_drv_buf_00258 (a lib_cell CLKBUFX4) at (3094.000,3416.960), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin example/CTS_cpc_drv_buf_00258/Y with a slew time target of 0.200ns. Achieved a slew time of 0.205ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:03.3 real=0:00:03.3)
Runtime done. (took cpu=0:28:13 real=0:28:11)
Runtime Summary
===============
Clock Runtime:  (49%) Core CTS         840.95 (Init 316.12, Construction 138.43, Implementation 16.21, eGRPC 126.96, PostConditioning 130.49, Other 112.74)
Clock Runtime:  (33%) CTS services     557.78 (RefinePlace 138.64, EarlyGlobalClock 351.89, NanoRoute 52.76, ExtractRC 14.49, TimingAnalysis 0.00)
Clock Runtime:  (17%) Other CTS        291.27 (Init 91.40, CongRepair/EGR-DP 196.69, TimingUpdate 3.18, Other 0.00)
Clock Runtime: (100%) Total           1690.00

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:28:06.9/0:28:05.1 (1.0), totSession cpu/real = 1:22:12.9/2:37:47.8 (0.5), mem = 9069.0M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3794.2M, totSessionCpu=1:22:13 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:22:12.9/2:37:47.9 (0.5), mem = 4394.0M
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 3802.6M, totSessionCpu=1:22:19 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4412.0M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4410.01)
Total number of fetched objects 16122
End delay calculation. (MEM=4453.22 CPU=0:00:03.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4453.22 CPU=0:00:03.8 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=1:22:31 mem=4453.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.415 | -0.041  | -30.415 |
|           TNS (ns):|-48821.0 | -0.041  |-48821.0 |
|    Violating Paths:|  1773   |    1    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     80 (90)      |   -0.175   |    183 (194)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.079%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 3816.3M, totSessionCpu=1:22:34 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:21.5/0:00:21.5 (1.0), totSession cpu/real = 1:22:34.4/2:38:09.3 (0.5), mem = 4421.5M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:22:36.3/2:38:11.2 (0.5), mem = 4425.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         59 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 1:22:48.3/2:38:23.2 (0.5), mem = 5027.2M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 5027.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5027.2M) ***
*** Starting optimizing excluded clock nets MEM= 5027.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5027.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:22:48.3/2:38:23.2 (0.5), mem = 5027.2M
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.7/0:00:09.7 (1.0), totSession cpu/real = 1:22:58.0/2:38:32.9 (0.5), mem = 4943.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:22:58.6/2:38:33.5 (0.5), mem = 4943.2M
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   294|   600|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48821.04|       0|       0|       0|  0.08%|          |         |
|   172|   173|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.55|-48823.40|      80|       8|      48|  0.08%| 0:00:11.0|  5041.7M|
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.55|-48823.40|       1|       0|       0|  0.08%| 0:00:08.0|  5041.7M|
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.55|-48823.40|       0|       0|       0|  0.08%| 0:00:08.0|  5041.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         62 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 171 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    70 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:27.9 real=0:00:28.0 mem=5041.7M) ***

*** Starting refinePlace (1:23:41 mem=5024.7M) ***
Total net bbox length = 1.630e+06 (6.668e+05 9.630e+05) (ext = 2.858e+05)
Move report: Detail placement moves 136 insts, mean move: 2.11 um, max move: 9.93 um 
	Max move on inst (example/FE_OFC6103_n_4993): (3124.80, 3451.16) --> (3120.00, 3456.29)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5027.7MB
Summary Report:
Instances move: 136 (out of 14839 movable)
Instances flipped: 0
Mean displacement: 2.11 um
Max displacement: 9.93 um (Instance: example/FE_OFC6103_n_4993) (3124.8, 3451.16) -> (3120, 3456.29)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.630e+06 (6.669e+05 9.631e+05) (ext = 2.858e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 5027.7MB
*** Finished refinePlace (1:23:43 mem=5027.7M) ***
*** maximum move = 9.93 um ***
*** Finished re-routing un-routed nets (5022.7M) ***

*** Finish Physical Update (cpu=0:00:08.2 real=0:00:08.0 mem=5022.7M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:49.2/0:00:49.2 (1.0), totSession cpu/real = 1:23:47.8/2:39:22.7 (0.5), mem = 4941.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:35, real = 0:01:35, mem = 4304.9M, totSessionCpu=1:23:48 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:23:47.9/2:39:22.7 (0.5), mem = 4941.6M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
*info: 132 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -30.553  TNS Slack -48823.404 
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.553|-48823.404|    0.08%|   0:00:00.0| 4998.9M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48832.668|    0.08%|   0:00:05.0| 5031.4M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48833.008|    0.08%|   0:00:01.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48833.008|    0.08%|   0:00:01.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48732.215|    0.08%|   0:00:03.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48735.070|    0.08%|   0:00:05.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48735.070|    0.08%|   0:00:00.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48735.070|    0.08%|   0:00:01.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48720.594|    0.08%|   0:00:00.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48721.215|    0.08%|   0:00:03.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48721.215|    0.08%|   0:00:01.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48721.215|    0.08%|   0:00:00.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.538|-48718.328|    0.08%|   0:00:01.0| 5036.8M|default_emulate_view|  default| mem_la_addr[24]                                    |
| -30.533|-48718.215|    0.08%|   0:00:03.0| 5055.8M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.533|-48718.215|    0.08%|   0:00:00.0| 5055.8M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.533|-48718.215|    0.08%|   0:00:00.0| 5055.8M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.533|-48717.145|    0.08%|   0:00:01.0| 5055.8M|default_emulate_view|  default| mem_la_addr[25]                                    |
| -30.502|-48716.781|    0.08%|   0:00:08.0| 5055.8M|default_emulate_view|  default| mem_la_addr[31]                                    |
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:33.2 real=0:00:33.0 mem=5055.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:33.2 real=0:00:33.0 mem=5055.8M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         63 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -30.502  TNS Slack -48716.783 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:46.1/0:00:46.1 (1.0), totSession cpu/real = 1:24:34.0/2:40:08.8 (0.5), mem = 4946.8M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -30.502
*** Check timing (0:00:00.0)
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 1:24:37.4/2:40:12.1 (0.5), mem = 4942.8M
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   174|   177|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.50|-48716.78|       0|       0|       0|  0.08%|          |         |
|   170|   170|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.52|-48796.91|       5|       0|       0|  0.08%| 0:00:09.0|  5025.1M|
|   170|   170|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.52|-48796.91|       0|       0|       0|  0.08%| 0:00:08.0|  5025.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         66 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 170 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    69 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:18.1 real=0:00:18.0 mem=5025.1M) ***

*** Starting refinePlace (1:25:10 mem=5025.1M) ***
Total net bbox length = 1.630e+06 (6.671e+05 9.630e+05) (ext = 2.856e+05)
Move report: Detail placement moves 218 insts, mean move: 1.66 um, max move: 5.93 um 
	Max move on inst (example/g175644): (3058.20, 3519.56) --> (3059.00, 3524.69)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5028.2MB
Summary Report:
Instances move: 218 (out of 14799 movable)
Instances flipped: 0
Mean displacement: 1.66 um
Max displacement: 5.93 um (Instance: example/g175644) (3058.2, 3519.56) -> (3059, 3524.69)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
Total net bbox length = 1.630e+06 (6.672e+05 9.632e+05) (ext = 2.856e+05)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 5028.2MB
*** Finished refinePlace (1:25:12 mem=5028.2M) ***
*** maximum move = 5.93 um ***
*** Finished re-routing un-routed nets (5025.2M) ***

*** Finish Physical Update (cpu=0:00:08.2 real=0:00:09.0 mem=5025.2M) ***
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:39.6/0:00:39.6 (1.0), totSession cpu/real = 1:25:17.0/2:40:51.7 (0.5), mem = 4949.1M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.66min real=0.65min mem=4949.1M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.523 |  0.014  | -30.523 |
|           TNS (ns):|-48796.9 |  0.000  |-48796.9 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     69 (69)      |   -0.175   |    172 (172)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.079%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:03:10, real = 0:03:10, mem = 4313.1M, totSessionCpu=1:25:23 **
Begin: GigaOpt Optimization in WNS mode
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:25:23.2/2:40:58.0 (0.5), mem = 4949.2M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
*info: 132 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -30.523 TNS Slack -48796.915 Density 0.08
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.523|-48796.915|
|reg2reg   |  0.014|     0.000|
|HEPG      |  0.014|     0.000|
|All Paths |-30.523|-48796.915|
+----------+-------+----------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.014ns TNS 0.000ns; HEPG WNS 0.014ns TNS 0.000ns; all paths WNS -30.523ns TNS -48796.913ns; Real time 0:31:34
Active Path Group: reg2reg  
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|   0.014|  -30.523|   0.000|-48796.915|    0.08%|   0:00:00.0| 5006.5M|default_emulate_view|  reg2reg| example/genblk1.pcpi_mul_rd_reg[63]/D              |
|   0.062|  -30.523|   0.000|-48796.914|    0.08%|   0:00:00.0| 5025.6M|                  NA|       NA| NA                                                 |
|   0.062|  -30.523|   0.000|-48796.915|    0.08%|   0:00:00.0| 5025.6M|default_emulate_view|       NA| NA                                                 |
+--------+---------+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=5025.6M) ***
Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.523|  -30.523|-48796.915|-48796.915|    0.08%|   0:00:00.0| 5025.6M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.425|  -30.425|-48787.742|-48787.742|    0.08%|   0:00:03.0| 5025.6M|default_emulate_view|  default| mem_la_addr[19]                                    |
| -30.422|  -30.422|-48790.234|-48790.234|    0.08%|   0:00:02.0| 5025.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.419|  -30.419|-48787.340|-48787.340|    0.08%|   0:00:00.0| 5025.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.404|  -30.404|-48789.211|-48789.211|    0.08%|   0:00:01.0| 5025.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.401|  -30.401|-48788.723|-48788.723|    0.08%|   0:00:02.0| 5025.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.398|  -30.398|-48787.844|-48787.844|    0.08%|   0:00:01.0| 5025.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.394|  -30.394|-48787.176|-48787.176|    0.08%|   0:00:02.0| 5025.6M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.394|  -30.394|-48787.438|-48787.438|    0.08%|   0:00:00.0| 5025.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.394|  -30.394|-48787.410|-48787.410|    0.08%|   0:00:00.0| 5025.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.394|  -30.394|-48788.211|-48788.211|    0.08%|   0:00:02.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.394|  -30.394|-48788.145|-48788.145|    0.08%|   0:00:01.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.394|  -30.394|-48788.008|-48788.008|    0.08%|   0:00:01.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.394|  -30.394|-48787.977|-48787.977|    0.08%|   0:00:00.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.394|  -30.394|-48787.973|-48787.973|    0.08%|   0:00:00.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.394|  -30.394|-48787.975|-48787.975|    0.08%|   0:00:00.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.3 real=0:00:16.0 mem=5028.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.5 real=0:00:16.0 mem=5028.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.394|-48787.975|
|reg2reg   |  0.092|     0.000|
|HEPG      |  0.092|     0.000|
|All Paths |-30.394|-48787.975|
+----------+-------+----------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.092ns TNS 0.000ns; HEPG WNS 0.092ns TNS 0.000ns; all paths WNS -30.394ns TNS -48787.973ns; Real time 0:31:51
** GigaOpt Optimizer WNS Slack -30.394 TNS Slack -48787.975 Density 0.08
*** Starting refinePlace (1:25:55 mem=5028.6M) ***
Total net bbox length = 1.632e+06 (6.676e+05 9.648e+05) (ext = 2.904e+05)

Starting Small incrNP...
Density distribution unevenness ratio = 98.829%
Skipped incrNP (cpu=0:00:01.4, real=0:00:01.0, mem=5028.6M)
End of Small incrNP (cpu=0:00:01.4, real=0:00:01.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 5028.6MB
Summary Report:
Instances move: 0 (out of 14840 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.632e+06 (6.676e+05 9.648e+05) (ext = 2.904e+05)
Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 5028.6MB
*** Finished refinePlace (1:25:58 mem=5028.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5028.6M) ***

*** Finish Physical Update (cpu=0:00:09.4 real=0:00:10.0 mem=5028.6M) ***
** GigaOpt Optimizer WNS Slack -30.394 TNS Slack -48787.974 Density 0.08
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.394|-48787.974|
|reg2reg   |  0.092|     0.000|
|HEPG      |  0.092|     0.000|
|All Paths |-30.394|-48787.974|
+----------+-------+----------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS 0.092ns TNS 0.000ns; HEPG WNS 0.092ns TNS 0.000ns; all paths WNS -30.394ns TNS -48787.973ns; Real time 0:32:01
Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.394|  -30.394|-48787.974|-48787.974|    0.08%|   0:00:00.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.387|  -30.387|-48796.223|-48796.223|    0.08%|   0:00:08.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
| -30.387|  -30.387|-48796.224|-48796.224|    0.08%|   0:00:00.0| 5028.6M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.9 real=0:00:08.0 mem=5028.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.9 real=0:00:08.0 mem=5028.6M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.387|-48796.224|
|reg2reg   |  0.092|     0.000|
|HEPG      |  0.092|     0.000|
|All Paths |-30.387|-48796.224|
+----------+-------+----------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS 0.092ns TNS 0.000ns; HEPG WNS 0.092ns TNS 0.000ns; all paths WNS -30.387ns TNS -48796.223ns; Real time 0:32:09
** GigaOpt Optimizer WNS Slack -30.387 TNS Slack -48796.224 Density 0.08
*** Starting refinePlace (1:26:13 mem=5028.6M) ***
Total net bbox length = 1.632e+06 (6.676e+05 9.648e+05) (ext = 2.904e+05)

Starting Small incrNP...
Density distribution unevenness ratio = 98.829%
Skipped incrNP (cpu=0:00:01.5, real=0:00:01.0, mem=5028.6M)
End of Small incrNP (cpu=0:00:01.5, real=0:00:01.0)
Move report: Detail placement moves 191 insts, mean move: 2.33 um, max move: 9.71 um 
	Max move on inst (example/FE_RC_834_0): (3033.00, 3536.66) --> (3041.00, 3538.37)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 5031.7MB
Summary Report:
Instances move: 191 (out of 14845 movable)
Instances flipped: 0
Mean displacement: 2.33 um
Max displacement: 9.71 um (Instance: example/FE_RC_834_0) (3033, 3536.66) -> (3041, 3538.37)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 1.633e+06 (6.678e+05 9.650e+05) (ext = 2.904e+05)
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 5031.7MB
*** Finished refinePlace (1:26:16 mem=5031.7M) ***
*** maximum move = 9.71 um ***
*** Finished re-routing un-routed nets (5028.7M) ***

*** Finish Physical Update (cpu=0:00:09.8 real=0:00:10.0 mem=5028.7M) ***
** GigaOpt Optimizer WNS Slack -30.387 TNS Slack -48796.224 Density 0.08
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.387|-48796.224|
|reg2reg   |  0.092|     0.000|
|HEPG      |  0.092|     0.000|
|All Paths |-30.387|-48796.224|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         66 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:45.1 real=0:00:45.0 mem=5028.7M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:58.2/0:00:58.1 (1.0), totSession cpu/real = 1:26:21.4/2:41:56.1 (0.5), mem = 4947.6M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:26:21.5/2:41:56.1 (0.5), mem = 4947.6M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
*info: 132 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -30.387 TNS Slack -48796.224 Density 0.08
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.387|-48796.224|
|reg2reg   |  0.092|     0.000|
|HEPG      |  0.092|     0.000|
|All Paths |-30.387|-48796.224|
+----------+-------+----------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.092ns TNS 0.000ns; HEPG WNS 0.092ns TNS 0.000ns; all paths WNS -30.387ns TNS -48796.223ns; Real time 0:32:31
Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.387|  -30.387|-48796.224|-48796.224|    0.08%|   0:00:00.0| 5006.8M|default_emulate_view|  default| mem_la_read                                        |
| -30.387|  -30.387|-48796.027|-48796.027|    0.08%|   0:00:16.0| 5048.0M|default_emulate_view|  default| mem_la_addr[16]                                    |
| -30.387|  -30.387|-48795.938|-48795.938|    0.08%|   0:00:03.0| 5048.0M|default_emulate_view|  default| mem_la_addr[15]                                    |
| -30.387|  -30.387|-48795.918|-48795.918|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| mem_la_addr[15]                                    |
| -30.387|  -30.387|-48795.871|-48795.871|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| mem_la_addr[15]                                    |
| -30.387|  -30.387|-48795.836|-48795.836|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| mem_la_addr[22]                                    |
| -30.387|  -30.387|-48795.812|-48795.812|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| mem_la_addr[3]                                     |
| -30.387|  -30.387|-48795.793|-48795.793|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| mem_la_addr[3]                                     |
| -30.387|  -30.387|-48795.785|-48795.785|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| mem_la_addr[7]                                     |
| -30.388|  -30.388|-48794.617|-48794.617|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48794.383|-48794.383|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48794.020|-48794.020|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48793.484|-48793.484|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48792.906|-48792.906|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48792.898|-48792.898|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48787.707|-48787.707|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48787.500|-48787.500|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48787.496|-48787.496|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[30]/D                      |
| -30.388|  -30.388|-48787.375|-48787.375|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.388|  -30.388|-48787.352|-48787.352|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[29]/D                      |
| -30.388|  -30.388|-48787.309|-48787.309|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[30]/D                      |
| -30.388|  -30.388|-48787.234|-48787.234|    0.08%|   0:00:05.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[29]/D                      |
| -30.388|  -30.388|-48786.324|-48786.324|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[29]/D                      |
| -30.388|  -30.388|-48786.090|-48786.090|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[26]/D                      |
| -30.388|  -30.388|-48785.906|-48785.906|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[26]/D                      |
| -30.388|  -30.388|-48785.867|-48785.867|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[26]/D                      |
| -30.388|  -30.388|-48785.578|-48785.578|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.388|  -30.388|-48785.562|-48785.562|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.388|  -30.388|-48785.367|-48785.367|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.388|  -30.388|-48785.238|-48785.238|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[12]/D                      |
| -30.388|  -30.388|-48784.453|-48784.453|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[31]/D                      |
| -30.388|  -30.388|-48784.309|-48784.309|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_rdata_q_reg[7]/D                       |
| -30.388|  -30.388|-48783.078|-48783.078|    0.08%|   0:00:03.0| 5048.0M|default_emulate_view|  default| example/decoded_rd_reg[1]/D                        |
| -30.388|  -30.388|-48782.836|-48782.836|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/decoded_rd_reg[1]/D                        |
| -30.388|  -30.388|-48782.758|-48782.758|    0.08%|   0:00:05.0| 5048.0M|default_emulate_view|  default| example/decoded_rd_reg[1]/D                        |
| -30.388|  -30.388|-48782.066|-48782.066|    0.08%|   0:00:03.0| 5048.0M|default_emulate_view|  default| example/decoded_rs1_reg[0]/D                       |
| -30.388|  -30.388|-48781.871|-48781.871|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/decoded_rs1_reg[0]/D                       |
| -30.388|  -30.388|-48781.844|-48781.844|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/decoded_rs2_reg[0]/D                       |
| -30.388|  -30.388|-48781.664|-48781.664|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/decoded_rs1_reg[0]/D                       |
| -30.388|  -30.388|-48781.648|-48781.648|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/decoded_rs1_reg[0]/D                       |
| -30.388|  -30.388|-48780.324|-48780.324|    0.08%|   0:00:04.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[0]/D                           |
| -30.388|  -30.388|-48779.430|-48779.430|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[30]/D                          |
| -30.388|  -30.388|-48779.383|-48779.383|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[30]/D                          |
| -30.388|  -30.388|-48779.363|-48779.363|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[21]/D                          |
| -30.388|  -30.388|-48779.320|-48779.320|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[21]/D                          |
| -30.388|  -30.388|-48779.309|-48779.309|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[0]/D                           |
| -30.388|  -30.388|-48779.297|-48779.297|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[0]/D                           |
| -30.388|  -30.388|-48779.289|-48779.289|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[0]/D                           |
| -30.388|  -30.388|-48779.223|-48779.223|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[0]/D                           |
| -30.388|  -30.388|-48778.332|-48778.332|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_addr_reg[30]/D                         |
| -30.388|  -30.388|-48778.188|-48778.188|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[4]/D                           |
| -30.388|  -30.388|-48778.160|-48778.160|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[4]/D                           |
| -30.388|  -30.388|-48778.141|-48778.141|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[4]/D                           |
| -30.388|  -30.388|-48778.055|-48778.055|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/cpu_state_reg[6]/D                         |
| -30.388|  -30.388|-48778.039|-48778.039|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/cpu_state_reg[6]/D                         |
| -30.388|  -30.388|-48777.871|-48777.871|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/decoded_imm_j_reg[14]/D                    |
| -30.388|  -30.388|-48777.832|-48777.832|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/reg_op1_reg[28]/D                          |
| -30.388|  -30.388|-48777.812|-48777.812|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/latched_is_lh_reg/D                        |
| -30.388|  -30.388|-48777.699|-48777.699|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_do_rdata_reg/D                         |
| -30.388|  -30.388|-48777.664|-48777.664|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_do_rdata_reg/D                         |
| -30.388|  -30.388|-48777.562|-48777.562|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/compressed_instr_reg/D                     |
| -30.388|  -30.388|-48777.488|-48777.488|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/compressed_instr_reg/D                     |
| -30.388|  -30.388|-48777.434|-48777.434|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/compressed_instr_reg/D                     |
| -30.388|  -30.388|-48777.406|-48777.406|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/compressed_instr_reg/D                     |
| -30.388|  -30.388|-48777.332|-48777.332|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.388|  -30.388|-48777.020|-48777.020|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.388|  -30.388|-48776.906|-48776.906|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_do_rdata_reg/D                         |
| -30.388|  -30.388|-48776.840|-48776.840|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_do_rdata_reg/D                         |
| -30.388|  -30.388|-48776.758|-48776.758|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_state_reg[1]/D                         |
| -30.388|  -30.388|-48776.734|-48776.734|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_state_reg[1]/D                         |
| -30.388|  -30.388|-48776.668|-48776.668|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.388|  -30.388|-48776.645|-48776.645|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.388|  -30.388|-48776.582|-48776.582|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/reg_op2_reg[13]/D                          |
| -30.388|  -30.388|-48776.504|-48776.504|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/reg_op2_reg[13]/D                          |
| -30.388|  -30.388|-48776.398|-48776.398|    0.08%|   0:00:03.0| 5048.0M|default_emulate_view|  default| example/reg_op2_reg[31]/D                          |
| -30.388|  -30.388|-48776.301|-48776.301|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.388|  -30.388|-48776.172|-48776.172|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.388|  -30.388|-48776.164|-48776.164|    0.08%|   0:00:00.0| 5048.0M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.388|  -30.388|-48776.043|-48776.043|    0.08%|   0:00:01.0| 5048.0M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.388|  -30.388|-48775.773|-48775.773|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.388|  -30.388|-48775.641|-48775.641|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/reg_op2_reg[23]/D                          |
| -30.388|  -30.388|-48775.449|-48775.449|    0.08%|   0:00:03.0| 5048.0M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.388|  -30.388|-48775.375|-48775.375|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.388|  -30.388|-48775.359|-48775.359|    0.08%|   0:00:02.0| 5048.0M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.388|  -30.388|-48775.285|-48775.285|    0.08%|   0:00:03.0| 5029.0M|default_emulate_view|  default| example/reg_op2_reg[16]/D                          |
| -30.388|  -30.388|-48775.168|-48775.168|    0.08%|   0:00:02.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[18]/D                          |
| -30.388|  -30.388|-48775.164|-48775.164|    0.08%|   0:00:03.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[18]/D                          |
| -30.388|  -30.388|-48775.141|-48775.141|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[14]/D                          |
| -30.388|  -30.388|-48775.098|-48775.098|    0.08%|   0:00:02.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[24]/D                          |
| -30.388|  -30.388|-48775.039|-48775.039|    0.08%|   0:00:05.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.388|  -30.388|-48775.023|-48775.023|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[7]/D                           |
| -30.388|  -30.388|-48774.688|-48774.688|    0.08%|   0:00:04.0| 5048.1M|default_emulate_view|  default| example/mem_rdata_q_reg[2]/D                       |
| -30.388|  -30.388|-48774.605|-48774.605|    0.08%|   0:00:02.0| 5048.1M|default_emulate_view|  default| example/mem_rdata_q_reg[2]/D                       |
| -30.388|  -30.388|-48774.590|-48774.590|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/mem_rdata_q_reg[2]/D                       |
| -30.388|  -30.388|-48774.312|-48774.312|    0.08%|   0:00:02.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[8]/D                           |
| -30.388|  -30.388|-48774.281|-48774.281|    0.08%|   0:00:02.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[8]/D                           |
| -30.388|  -30.388|-48774.273|-48774.273|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/reg_op2_reg[8]/D                           |
| -30.388|  -30.388|-48770.160|-48770.160|    0.08%|   0:00:04.0| 5048.1M|default_emulate_view|  default| example/mem_rdata_q_reg[3]/D                       |
| -30.388|  -30.388|-48770.129|-48770.129|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/mem_rdata_q_reg[3]/D                       |
| -30.388|  -30.388|-48769.629|-48769.629|    0.08%|   0:00:03.0| 5048.1M|default_emulate_view|  default| example/mem_rdata_q_reg[6]/D                       |
| -30.388|  -30.388|-48769.238|-48769.238|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/mem_rdata_q_reg[6]/D                       |
| -30.388|  -30.388|-48769.230|-48769.230|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/mem_rdata_q_reg[6]/D                       |
| -30.388|  -30.388|-48766.984|-48766.984|    0.08%|   0:00:09.0| 5048.1M|default_emulate_view|  default| example/mem_wdata_reg[14]/D                        |
| -30.388|  -30.388|-48766.746|-48766.746|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/mem_wdata_reg[14]/D                        |
| -30.388|  -30.388|-48764.984|-48764.984|    0.08%|   0:00:03.0| 5048.1M|default_emulate_view|  default| example/mem_wdata_reg[14]/D                        |
| -30.388|  -30.388|-48764.898|-48764.898|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/mem_wdata_reg[14]/D                        |
| -30.388|  -30.388|-48761.289|-48761.289|    0.08%|   0:00:05.0| 5048.1M|default_emulate_view|  default| example/mem_wdata_reg[14]/D                        |
| -30.388|  -30.388|-48759.973|-48759.973|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/mem_wdata_reg[14]/D                        |
| -30.388|  -30.388|-48758.551|-48758.551|    0.08%|   0:00:10.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[10][29]/D                      |
| -30.388|  -30.388|-48757.020|-48757.020|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[26][19]/D                      |
| -30.388|  -30.388|-48756.762|-48756.762|    0.08%|   0:00:05.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[26][19]/D                      |
| -30.388|  -30.388|-48756.680|-48756.680|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[26][19]/D                      |
| -30.388|  -30.388|-48756.426|-48756.426|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[26][19]/D                      |
| -30.388|  -30.388|-48755.992|-48755.992|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[26][19]/D                      |
| -30.388|  -30.388|-48755.270|-48755.270|    0.08%|   0:00:06.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[12][19]/D                      |
| -30.388|  -30.388|-48755.211|-48755.211|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[12][19]/D                      |
| -30.388|  -30.388|-48754.652|-48754.652|    0.08%|   0:00:02.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[12][19]/D                      |
| -30.388|  -30.388|-48754.527|-48754.527|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[12][19]/D                      |
| -30.388|  -30.388|-48754.434|-48754.434|    0.08%|   0:00:02.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[12][25]/D                      |
| -30.388|  -30.388|-48754.324|-48754.324|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[12][25]/D                      |
| -30.388|  -30.388|-48753.852|-48753.852|    0.08%|   0:00:02.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[12][25]/D                      |
| -30.388|  -30.388|-48753.766|-48753.766|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[12][25]/D                      |
| -30.388|  -30.388|-48753.059|-48753.059|    0.08%|   0:00:07.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[23][21]/D                      |
| -30.388|  -30.388|-48751.707|-48751.707|    0.08%|   0:00:05.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[21][14]/D                      |
| -30.388|  -30.388|-48751.695|-48751.695|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[21][14]/D                      |
| -30.388|  -30.388|-48750.652|-48750.652|    0.08%|   0:00:04.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[21][14]/D                      |
| -30.388|  -30.388|-48746.660|-48746.660|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[21][14]/D                      |
| -30.388|  -30.388|-48746.516|-48746.516|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[21][14]/D                      |
| -30.388|  -30.388|-48745.559|-48745.559|    0.08%|   0:00:12.0| 5048.1M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[58]/D         |
| -30.388|  -30.388|-48744.543|-48744.543|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[22][23]/D                      |
| -30.388|  -30.388|-48744.215|-48744.215|    0.08%|   0:00:07.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[22][23]/D                      |
| -30.388|  -30.388|-48744.172|-48744.172|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[22][23]/D                      |
| -30.388|  -30.388|-48744.082|-48744.082|    0.08%|   0:00:01.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[1][6]/D                        |
| -30.388|  -30.388|-48744.031|-48744.031|    0.08%|   0:00:00.0| 5048.1M|default_emulate_view|  default| example/cpuregs_reg[1][6]/D                        |
| -30.388|  -30.388|-48742.961|-48742.961|    0.08%|   0:00:13.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[16][24]/D                      |
| -30.388|  -30.388|-48742.945|-48742.945|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[16][24]/D                      |
| -30.388|  -30.388|-48742.832|-48742.832|    0.08%|   0:00:05.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[16][24]/D                      |
| -30.388|  -30.388|-48740.555|-48740.555|    0.08%|   0:00:11.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[12][23]/D                      |
| -30.388|  -30.388|-48740.137|-48740.137|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[12][23]/D                      |
| -30.388|  -30.388|-48739.590|-48739.590|    0.08%|   0:00:02.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[12][23]/D                      |
| -30.388|  -30.388|-48739.453|-48739.453|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[12][23]/D                      |
| -30.388|  -30.388|-48739.012|-48739.012|    0.08%|   0:00:05.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[18][3]/D                       |
| -30.388|  -30.388|-48737.402|-48737.402|    0.08%|   0:00:05.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[9][11]/D                       |
| -30.388|  -30.388|-48737.238|-48737.238|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/cpuregs_reg[9][11]/D                       |
| -30.388|  -30.388|-48736.766|-48736.766|    0.08%|   0:00:04.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_dividend_reg[7]/D         |
| -30.388|  -30.388|-48736.750|-48736.750|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_dividend_reg[7]/D         |
| -30.388|  -30.388|-48735.633|-48735.633|    0.08%|   0:00:05.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[52]/D         |
| -30.388|  -30.388|-48735.629|-48735.629|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[52]/D         |
| -30.388|  -30.388|-48735.609|-48735.609|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[52]/D         |
| -30.388|  -30.388|-48735.238|-48735.238|    0.08%|   0:00:03.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[51]/D         |
| -30.388|  -30.388|-48735.195|-48735.195|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[51]/D         |
| -30.388|  -30.388|-48735.152|-48735.152|    0.08%|   0:00:03.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[51]/D         |
| -30.388|  -30.388|-48735.141|-48735.141|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[51]/D         |
| -30.388|  -30.388|-48734.898|-48734.898|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[4]/D          |
| -30.388|  -30.388|-48734.836|-48734.836|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[4]/D          |
| -30.388|  -30.388|-48734.793|-48734.793|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[4]/D          |
| -30.388|  -30.388|-48734.727|-48734.727|    0.08%|   0:00:05.0| 5067.2M|default_emulate_view|  default| example/trap_reg/D                                 |
| -30.388|  -30.388|-48734.652|-48734.652|    0.08%|   0:00:02.0| 5067.2M|default_emulate_view|  default| example/count_cycle_reg[34]/D                      |
| -30.388|  -30.388|-48734.641|-48734.641|    0.08%|   0:00:03.0| 5067.2M|default_emulate_view|  default| example/count_cycle_reg[8]/D                       |
| -30.388|  -30.388|-48734.637|-48734.637|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/reg_out_reg[9]/D                           |
| -30.388|  -30.388|-48734.449|-48734.449|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/count_instr_reg[57]/D                      |
| -30.388|  -30.388|-48734.441|-48734.441|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/instr_sltu_reg/D                           |
| -30.388|  -30.388|-48734.430|-48734.430|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/instr_srl_reg/D                            |
| -30.388|  -30.388|-48734.422|-48734.422|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/instr_srl_reg/D                            |
| -30.388|  -30.388|-48734.410|-48734.410|    0.08%|   0:00:00.0| 5067.2M|default_emulate_view|  default| example/instr_addi_reg/D                           |
| -30.388|  -30.388|-48734.398|-48734.398|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| example/instr_addi_reg/D                           |
| -30.388|  -30.388|-48734.400|-48734.400|    0.08%|   0:00:01.0| 5067.2M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:04 real=0:05:03 mem=5067.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:06 real=0:05:06 mem=5067.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.388|-48734.400|
|reg2reg   |  0.092|     0.000|
|HEPG      |  0.092|     0.000|
|All Paths |-30.388|-48734.400|
+----------+-------+----------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.092ns TNS 0.000ns; HEPG WNS 0.092ns TNS 0.000ns; all paths WNS -30.388ns TNS -48734.396ns; Real time 0:37:38
*** Starting refinePlace (1:31:41 mem=5029.2M) ***
Total net bbox length = 1.642e+06 (6.728e+05 9.689e+05) (ext = 2.919e+05)

Starting Small incrNP...
Density distribution unevenness ratio = 98.829%

Density distribution unevenness ratio = 98.828%
Move report: incrNP moves 1999 insts, mean move: 6.05 um, max move: 51.57 um 
	Max move on inst (example/FE_RC_2829_0): (3065.40, 3516.14) --> (3025.80, 3504.17)
Finished incrNP (cpu=0:00:42.8, real=0:00:42.0, mem=5392.0M)
End of Small incrNP (cpu=0:00:42.8, real=0:00:42.0)
Move report: Detail placement moves 4952 insts, mean move: 2.04 um, max move: 17.13 um 
	Max move on inst (example/FE_RC_4006_0): (3139.60, 3572.57) --> (3127.60, 3567.44)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 5392.0MB
Summary Report:
Instances move: 5701 (out of 15228 movable)
Instances flipped: 0
Mean displacement: 3.60 um
Max displacement: 54.57 um (Instance: example/FE_RC_2829_0) (3065.4, 3516.14) -> (3022.8, 3504.17)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.640e+06 (6.708e+05 9.695e+05) (ext = 2.919e+05)
Runtime: CPU: 0:00:45.1 REAL: 0:00:45.0 MEM: 5392.0MB
*** Finished refinePlace (1:32:26 mem=5392.0M) ***
*** maximum move = 54.57 um ***
*** Finished re-routing un-routed nets (5030.0M) ***

*** Finish Physical Update (cpu=0:00:51.7 real=0:00:52.0 mem=5030.0M) ***
** GigaOpt Optimizer WNS Slack -30.399 TNS Slack -48736.327 Density 0.08
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.399|-48736.327|
|reg2reg   |  0.092|     0.000|
|HEPG      |  0.092|     0.000|
|All Paths |-30.399|-48736.327|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         69 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:05:59 real=0:05:59 mem=5030.0M) ***

*** TnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:06:10.7/0:06:10.4 (1.0), totSession cpu/real = 1:32:32.2/2:48:06.5 (0.6), mem = 4948.9M
End: GigaOpt Optimization in TNS mode
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 1:32:36.8/2:48:11.1 (0.6), mem = 5006.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -30.399  TNS Slack -48736.327 Density 0.08
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|    0.08%|        -| -30.399|-48736.327|   0:00:00.0| 5006.1M|
|    0.08%|      312| -30.399|-48780.797|   0:00:36.0| 5069.5M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -30.399  TNS Slack -48780.797 Density 0.08
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         67 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:41.9) (real = 0:00:41.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:41.9/0:00:41.9 (1.0), totSession cpu/real = 1:33:18.7/2:48:53.0 (0.6), mem = 5069.5M
End: Area Reclaim Optimization (cpu=0:00:42, real=0:00:42, mem=4949.39M, totSessionCpu=1:33:19).
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:33:24.0/2:48:58.2 (0.6), mem = 5006.6M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -30.399  TNS Slack -48780.797 Density 0.08
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|    0.08%|        -| -30.399|-48780.797|   0:00:00.0| 5006.6M|
|    0.08%|        3| -30.399|-48780.797|   0:00:01.0| 5025.7M|
|    0.08%|        2| -30.398|-48780.719|   0:00:01.0| 5025.7M|
|    0.08%|       19| -30.398|-48780.719|   0:00:02.0| 5025.7M|
|    0.08%|      689| -30.390|-48790.031|   0:00:10.0| 5025.7M|
|    0.08%|        8| -30.390|-48790.000|   0:00:01.0| 5025.7M|
|    0.08%|        0| -30.390|-48790.000|   0:00:00.0| 5025.7M|
|    0.08%|        1| -30.390|-48790.008|   0:00:00.0| 5025.7M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -30.390  TNS Slack -48790.007 Density 0.08
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         64 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1474 skipped = 0, called in commitmove = 697, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:20.6) (real = 0:00:20.0) **
*** Starting refinePlace (1:33:46 mem=5025.7M) ***
Total net bbox length = 1.640e+06 (6.708e+05 9.690e+05) (ext = 3.018e+05)
Move report: Detail placement moves 258 insts, mean move: 1.85 um, max move: 8.13 um 
	Max move on inst (example/g181163): (3138.60, 3581.12) --> (3135.60, 3586.25)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5028.8MB
Summary Report:
Instances move: 258 (out of 14981 movable)
Instances flipped: 0
Mean displacement: 1.85 um
Max displacement: 8.13 um (Instance: example/g181163) (3138.6, 3581.12) -> (3135.6, 3586.25)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Total net bbox length = 1.640e+06 (6.709e+05 9.691e+05) (ext = 3.018e+05)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 5028.8MB
*** Finished refinePlace (1:33:47 mem=5028.8M) ***
*** maximum move = 8.13 um ***
*** Finished re-routing un-routed nets (5025.8M) ***

*** Finish Physical Update (cpu=0:00:07.6 real=0:00:08.0 mem=5025.8M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:28.2/0:00:28.1 (1.0), totSession cpu/real = 1:33:52.2/2:49:26.3 (0.6), mem = 5025.8M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:28, mem=4947.68M, totSessionCpu=1:33:52).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (1:33:53 mem=4947.7M) ***
*** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
Timing cost in AAE based: 1670.3173912211345851
Move report: Detail placement moves 6657 insts, mean move: 4.44 um, max move: 34.33 um 
	Max move on inst (example/FE_RC_2812_0): (3113.60, 3495.62) --> (3142.80, 3490.49)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 5019.6MB
Summary Report:
Instances move: 6657 (out of 14981 movable)
Instances flipped: 0
Mean displacement: 4.44 um
Max displacement: 34.33 um (Instance: example/FE_RC_2812_0) (3113.6, 3495.62) -> (3142.8, 3490.49)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Runtime: CPU: 0:00:07.9 REAL: 0:00:08.0 MEM: 5019.6MB
*** Finished refinePlace (1:34:01 mem=5019.6M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4937.07)
Total number of fetched objects 16353
End delay calculation. (MEM=4965.01 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4965.01 CPU=0:00:03.8 REAL=0:00:04.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 163819 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 531717
[NR-eGR] #PG Blockages       : 163819
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 132  Num Prerouted Wires = 12044
[NR-eGR] Read 16320 nets ( ignored 132 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 15779
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 64 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.236565e+04um
[NR-eGR] Layer group 2: route 15715 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.638300e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        47( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        55( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         17341   52948 
[NR-eGR]  Metal2   (2V)        689416   36188 
[NR-eGR]  Metal3   (3H)        600947    8038 
[NR-eGR]  Metal4   (4V)        193391    3770 
[NR-eGR]  Metal5   (5H)         69565    1158 
[NR-eGR]  Metal6   (6V)         10152     177 
[NR-eGR]  Metal7   (7H)          1210     154 
[NR-eGR]  Metal8   (8V)         90262     158 
[NR-eGR]  Metal9   (9H)          2116       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1674399  102591 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1628782um
[NR-eGR] Total length: 1674399um, number of vias: 102591
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2um, number of vias: 2
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 92.62 sec, Real: 92.53 sec, Curr Mem: 5788.16 MB )
Extraction called for design 'picorv32_chip' of instances=15528 and nets=16514 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:05.0  MEM: 4942.160M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:35:46.0/2:51:20.0 (0.6), mem = 5172.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         64 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 1:35:53.6/2:51:27.6 (0.6), mem = 5172.7M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=5170.71)
Total number of fetched objects 16353
End delay calculation. (MEM=5174.23 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5174.23 CPU=0:00:03.8 REAL=0:00:04.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 1:35:58.7/2:51:32.7 (0.6), mem = 5174.2M
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   359|   777|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48788.70|       0|       0|       0|  0.08%|          |         |
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48795.83|     127|      52|      71|  0.08%| 0:00:11.0|  5224.6M|
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48795.83|       0|       0|       0|  0.08%| 0:00:09.0|  5224.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         65 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 171 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    70 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:21.3 real=0:00:21.0 mem=5224.6M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:32.7/0:00:32.7 (1.0), totSession cpu/real = 1:36:31.4/2:52:05.3 (0.6), mem = 4978.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -3.039 -> -3.042 (bump = 0.003)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -48789.673 -> -48795.827
Begin: GigaOpt TNS non-legal recovery
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 1:36:32.1/2:52:06.1 (0.6), mem = 4978.5M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
*info: 132 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -30.415 TNS Slack -48795.827 Density 0.08
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.415|-48795.827|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.415|-48795.827|
+----------+-------+----------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS 0.125ns TNS 0.000ns; HEPG WNS 0.125ns TNS 0.000ns; all paths WNS -30.415ns TNS -48795.825ns; Real time 0:42:39
Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.415|  -30.415|-48795.827|-48795.827|    0.08%|   0:00:00.0| 5037.7M|default_emulate_view|  default| mem_la_read                                        |
| -30.415|  -30.415|-48795.453|-48795.453|    0.08%|   0:00:03.0| 5056.8M|default_emulate_view|  default| mem_la_addr[13]                                    |
| -30.415|  -30.415|-48795.430|-48795.430|    0.08%|   0:00:01.0| 5056.8M|default_emulate_view|  default| mem_la_addr[8]                                     |
| -30.415|  -30.415|-48795.035|-48795.035|    0.08%|   0:00:02.0| 5056.8M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.415|  -30.415|-48794.984|-48794.984|    0.08%|   0:00:00.0| 5056.8M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.415|  -30.415|-48794.699|-48794.699|    0.08%|   0:00:01.0| 5056.8M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.415|  -30.415|-48794.680|-48794.680|    0.08%|   0:00:00.0| 5056.8M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.415|  -30.415|-48794.668|-48794.668|    0.08%|   0:00:00.0| 5056.8M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.415|  -30.415|-48794.641|-48794.641|    0.08%|   0:00:01.0| 5056.8M|default_emulate_view|  default| example/mem_rdata_q_reg[22]/D                      |
| -30.415|  -30.415|-48794.234|-48794.234|    0.08%|   0:00:00.0| 5056.8M|default_emulate_view|  default| example/decoded_rd_reg[3]/D                        |
| -30.415|  -30.415|-48794.078|-48794.078|    0.08%|   0:00:01.0| 5056.8M|default_emulate_view|  default| example/decoded_rd_reg[4]/D                        |
| -30.415|  -30.415|-48794.051|-48794.051|    0.08%|   0:00:01.0| 5056.8M|default_emulate_view|  default| example/decoded_rs1_reg[2]/D                       |
| -30.415|  -30.415|-48793.988|-48793.988|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/decoded_rd_reg[4]/D                        |
| -30.415|  -30.415|-48793.977|-48793.977|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/decoded_rd_reg[4]/D                        |
| -30.415|  -30.415|-48793.520|-48793.520|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/mem_rdata_q_reg[15]/D                      |
| -30.415|  -30.415|-48793.496|-48793.496|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/decoded_rs2_reg[1]/D                       |
| -30.415|  -30.415|-48793.488|-48793.488|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/decoded_rs2_reg[1]/D                       |
| -30.415|  -30.415|-48793.398|-48793.398|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/cpu_state_reg[0]/D                         |
| -30.415|  -30.415|-48793.246|-48793.246|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/decoded_rs1_reg[3]/D                       |
| -30.415|  -30.415|-48793.211|-48793.211|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/decoded_rs1_reg[3]/D                       |
| -30.415|  -30.415|-48793.184|-48793.184|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/decoded_rs1_reg[3]/D                       |
| -30.415|  -30.415|-48793.129|-48793.129|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/decoded_imm_j_reg[9]/D                     |
| -30.415|  -30.415|-48793.121|-48793.121|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/decoded_imm_j_reg[3]/D                     |
| -30.415|  -30.415|-48793.027|-48793.027|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/cpu_state_reg[1]/D                         |
| -30.415|  -30.415|-48792.988|-48792.988|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/mem_wordsize_reg[0]/D                      |
| -30.416|  -30.416|-48792.941|-48792.941|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/latched_is_lb_reg/D                        |
| -30.416|  -30.416|-48792.938|-48792.938|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/mem_do_rdata_reg/D                         |
| -30.416|  -30.416|-48792.828|-48792.828|    0.08%|   0:00:00.0| 5059.9M|default_emulate_view|  default| example/mem_valid_reg/D                            |
| -30.416|  -30.416|-48792.707|-48792.707|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/mem_rdata_q_reg[4]/D                       |
| -30.416|  -30.416|-48792.594|-48792.594|    0.08%|   0:00:01.0| 5059.9M|default_emulate_view|  default| example/mem_rdata_q_reg[4]/D                       |
| -30.416|  -30.416|-48792.473|-48792.473|    0.08%|   0:00:01.0| 5078.9M|default_emulate_view|  default| example/mem_rdata_q_reg[4]/D                       |
| -30.416|  -30.416|-48792.383|-48792.383|    0.08%|   0:00:01.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.416|  -30.416|-48792.340|-48792.340|    0.08%|   0:00:01.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[15]/D                          |
| -30.416|  -30.416|-48792.293|-48792.293|    0.08%|   0:00:01.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[25]/D                          |
| -30.416|  -30.416|-48791.668|-48791.668|    0.08%|   0:00:00.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[25]/D                          |
| -30.416|  -30.416|-48791.633|-48791.633|    0.08%|   0:00:01.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[12]/D                          |
| -30.416|  -30.416|-48791.613|-48791.613|    0.08%|   0:00:00.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[12]/D                          |
| -30.416|  -30.416|-48791.414|-48791.414|    0.08%|   0:00:01.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.416|  -30.416|-48791.406|-48791.406|    0.08%|   0:00:00.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.416|  -30.416|-48791.191|-48791.191|    0.08%|   0:00:00.0| 5078.9M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.416|  -30.416|-48788.863|-48788.863|    0.08%|   0:00:03.0| 5078.9M|default_emulate_view|  default| example/mem_wdata_reg[16]/D                        |
| -30.416|  -30.416|-48788.715|-48788.715|    0.08%|   0:00:01.0| 5078.9M|default_emulate_view|  default| example/mem_wdata_reg[16]/D                        |
| -30.416|  -30.416|-48788.566|-48788.566|    0.08%|   0:00:02.0| 5078.9M|default_emulate_view|  default| example/mem_wdata_reg[16]/D                        |
| -30.416|  -30.416|-48788.543|-48788.543|    0.08%|   0:00:00.0| 5078.9M|default_emulate_view|  default| example/mem_wdata_reg[16]/D                        |
| -30.416|  -30.416|-48788.355|-48788.355|    0.08%|   0:00:02.0| 5078.9M|default_emulate_view|  default| example/mem_wdata_reg[16]/D                        |
| -30.416|  -30.416|-48788.285|-48788.285|    0.08%|   0:00:00.0| 5078.9M|default_emulate_view|  default| example/mem_wdata_reg[16]/D                        |
| -30.416|  -30.416|-48769.195|-48769.195|    0.08%|   0:00:04.0| 5078.9M|default_emulate_view|  default| example/mem_wdata_reg[28]/D                        |
| -30.416|  -30.416|-48767.660|-48767.660|    0.08%|   0:00:09.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[14][24]/D                      |
| -30.416|  -30.416|-48767.574|-48767.574|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[14][24]/D                      |
| -30.416|  -30.416|-48767.398|-48767.398|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[14][24]/D                      |
| -30.416|  -30.416|-48767.352|-48767.352|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[14][24]/D                      |
| -30.416|  -30.416|-48767.004|-48767.004|    0.08%|   0:00:04.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][23]/D                      |
| -30.416|  -30.416|-48766.898|-48766.898|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][23]/D                      |
| -30.416|  -30.416|-48766.781|-48766.781|    0.08%|   0:00:02.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][23]/D                      |
| -30.416|  -30.416|-48766.727|-48766.727|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][23]/D                      |
| -30.416|  -30.416|-48766.645|-48766.645|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][23]/D                      |
| -30.416|  -30.416|-48766.629|-48766.629|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][23]/D                      |
| -30.416|  -30.416|-48766.242|-48766.242|    0.08%|   0:00:04.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[19][16]/D                      |
| -30.416|  -30.416|-48766.168|-48766.168|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[19][16]/D                      |
| -30.416|  -30.416|-48766.090|-48766.090|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[19][16]/D                      |
| -30.416|  -30.416|-48766.051|-48766.051|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[19][16]/D                      |
| -30.416|  -30.416|-48765.484|-48765.484|    0.08%|   0:00:06.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[30][12]/D                      |
| -30.416|  -30.416|-48765.422|-48765.422|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[30][12]/D                      |
| -30.416|  -30.416|-48765.352|-48765.352|    0.08%|   0:00:02.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[30][12]/D                      |
| -30.416|  -30.416|-48765.219|-48765.219|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[30][12]/D                      |
| -30.416|  -30.416|-48765.145|-48765.145|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[30][12]/D                      |
| -30.416|  -30.416|-48764.629|-48764.629|    0.08%|   0:00:08.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[15][21]/D                      |
| -30.416|  -30.416|-48764.605|-48764.605|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[15][21]/D                      |
| -30.416|  -30.416|-48764.410|-48764.410|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[15][21]/D                      |
| -30.416|  -30.416|-48764.406|-48764.406|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[15][21]/D                      |
| -30.416|  -30.416|-48763.281|-48763.281|    0.08%|   0:00:05.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][7]/D                       |
| -30.416|  -30.416|-48763.273|-48763.273|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][7]/D                       |
| -30.416|  -30.416|-48763.180|-48763.180|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[20][7]/D                       |
| -30.416|  -30.416|-48762.805|-48762.805|    0.08%|   0:00:03.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[10][24]/D                      |
| -30.416|  -30.416|-48762.730|-48762.730|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[10][24]/D                      |
| -30.416|  -30.416|-48762.723|-48762.723|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[10][24]/D                      |
| -30.416|  -30.416|-48762.543|-48762.543|    0.08%|   0:00:03.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[15][11]/D                      |
| -30.416|  -30.416|-48762.520|-48762.520|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[15][11]/D                      |
| -30.416|  -30.416|-48762.480|-48762.480|    0.08%|   0:00:02.0| 5098.0M|default_emulate_view|  default| example/cpuregs_reg[9][28]/D                       |
| -30.416|  -30.416|-48762.375|-48762.375|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/reg_out_reg[8]/D                           |
| -30.416|  -30.416|-48762.336|-48762.336|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/reg_out_reg[8]/D                           |
| -30.416|  -30.416|-48762.320|-48762.320|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/genblk1.pcpi_mul_rs2_reg[30]/D             |
| -30.416|  -30.416|-48762.316|-48762.316|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/reg_op2_reg[4]/D                           |
| -30.416|  -30.416|-48762.277|-48762.277|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/genblk2.pcpi_div_outsign_reg/E             |
| -30.416|  -30.416|-48762.258|-48762.258|    0.08%|   0:00:00.0| 5098.0M|default_emulate_view|  default| example/genblk2.pcpi_div_outsign_reg/E             |
| -30.416|  -30.416|-48762.156|-48762.156|    0.08%|   0:00:01.0| 5098.0M|default_emulate_view|  default| example/count_cycle_reg[37]/D                      |
| -30.416|  -30.416|-48762.154|-48762.154|    0.08%|   0:00:02.0| 5098.0M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:39 real=0:01:39 mem=5098.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:42 real=0:01:41 mem=5098.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.416|-48762.154|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.416|-48762.154|
+----------+-------+----------+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.125ns TNS 0.000ns; HEPG WNS 0.125ns TNS 0.000ns; all paths WNS -30.416ns TNS -48762.152ns; Real time 0:44:21
*** Starting refinePlace (1:38:25 mem=5060.0M) ***
Total net bbox length = 1.632e+06 (6.681e+05 9.636e+05) (ext = 2.937e+05)

Starting Small incrNP...
Density distribution unevenness ratio = 98.830%
Skipped incrNP (cpu=0:00:01.8, real=0:00:01.0, mem=5060.0M)
End of Small incrNP (cpu=0:00:01.8, real=0:00:01.0)
Move report: Detail placement moves 1109 insts, mean move: 2.05 um, max move: 14.37 um 
	Max move on inst (example/FE_RC_1837_0): (3141.40, 3427.22) --> (3139.00, 3439.19)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 5063.1MB
Summary Report:
Instances move: 1109 (out of 15425 movable)
Instances flipped: 0
Mean displacement: 2.05 um
Max displacement: 14.37 um (Instance: example/FE_RC_1837_0) (3141.4, 3427.22) -> (3139, 3439.19)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X2
Total net bbox length = 1.634e+06 (6.692e+05 9.647e+05) (ext = 2.937e+05)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 5063.1MB
*** Finished refinePlace (1:38:29 mem=5063.1M) ***
*** maximum move = 14.37 um ***
*** Finished re-routing un-routed nets (5060.1M) ***

*** Finish Physical Update (cpu=0:00:10.9 real=0:00:11.0 mem=5060.1M) ***
** GigaOpt Optimizer WNS Slack -30.416 TNS Slack -48762.551 Density 0.08
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.416|-48762.551|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.416|-48762.551|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         63 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:01:53 real=0:01:53 mem=5060.1M) ***

*** TnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:02:03.1/0:02:02.9 (1.0), totSession cpu/real = 1:38:35.1/2:54:09.0 (0.6), mem = 4978.0M
End: GigaOpt TNS non-legal recovery
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 63 nets on 16797 nets : 
z=8 : 63 nets

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32_chip' of instances=15972 and nets=16958 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 4962.645M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4964.66)
Total number of fetched objects 16797
End delay calculation. (MEM=4992.6 CPU=0:00:03.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4992.6 CPU=0:00:04.1 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:05.0 totSessionCpu=1:38:46 mem=4992.6M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 163819 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 539736
[NR-eGR] #PG Blockages       : 163819
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 132  Num Prerouted Wires = 12044
[NR-eGR] Read 16764 nets ( ignored 132 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16223
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 63 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.931501e+04um
[NR-eGR] Layer group 2: route 16160 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.643459e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        34( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        44( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 58.92 sec, Real: 58.86 sec, Curr Mem: 7625.60 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:17:33, real = 0:17:32, mem = 4415.6M, totSessionCpu=1:39:46 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.417 |  0.125  | -30.417 |
|           TNS (ns):|-48763.2 |  0.000  |-48763.2 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     71 (73)      |   -0.213   |    174 (176)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.081%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:17:42, real = 0:17:44, mem = 4419.7M, totSessionCpu=1:39:55 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-270            7  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
ERROR     IMPSP-365            6  Design has inst(s) with SITE '%s', but t...
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
WARNING   IMPCCOPT-2348        1  Unfixable transition violation found at ...
WARNING   IMPCCOPT-2406       14  Clock halo disabled on instance '%s'. Cl...
WARNING   IMPCCOPT-2171       15  Unable to get/extract RC parasitics for ...
WARNING   IMPCCOPT-2169       15  Cannot extract parasitics for %s net '%s...
WARNING   IMPCCOPT-5043        1  Found a non-standard cell %s (%s). Its p...
WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPCCOPT-1007        6  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 80 warning(s), 6 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:45:55.8/0:45:55.0 (1.0), totSession cpu/real = 1:39:55.5/2:55:31.4 (0.6), mem = 4998.0M
#% End ccopt_design (date=01/20 22:35:33, total cpu=0:45:56, real=0:45:55, peak res=12271.5M, current mem=3907.6M)
<CMD> selectWire 255.0000 4855.0100 7505.0000 4855.1300 1 VDD
<CMD> zoomBox -1175.85950 -452.66700 8277.74450 7215.39200
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3964.4M, totSessionCpu=1:40:15 **
*** optDesign #1 [begin] : totSession cpu/real = 1:40:14.7/2:58:37.3 (0.6), mem = 4497.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:40:14.7/2:58:37.3 (0.6), mem = 4497.0M
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            true
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             none
setOptMode -preserveAllSequential                   false
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              11
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

Need call spDPlaceInit before registerPrioInstLoc.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 3972.4M, totSessionCpu=1:40:23 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4515.1M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.417 |  0.125  | -30.417 |
|           TNS (ns):|-48763.2 |  0.000  |-48763.2 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     71 (73)      |   -0.213   |    174 (176)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.081%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 3972.9M, totSessionCpu=1:40:31 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:16.7/0:00:16.7 (1.0), totSession cpu/real = 1:40:31.5/2:58:54.0 (0.6), mem = 4513.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 1:40:33.6/2:58:56.1 (0.6), mem = 4515.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         63 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 1:40:45.5/2:59:08.0 (0.6), mem = 5439.9M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 5439.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5439.9M) ***
*** Starting optimizing excluded clock nets MEM= 5439.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5439.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:40:45.5/2:59:08.1 (0.6), mem = 5439.9M
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:10.8/0:00:10.7 (1.0), totSession cpu/real = 1:40:56.3/2:59:18.8 (0.6), mem = 5012.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 1:40:57.0/2:59:19.5 (0.6), mem = 5012.9M
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   175|   194|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48763.23|       0|       0|       0|  0.08%|          |         |
|   172|   172|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48766.74|       4|       0|       1|  0.08%| 0:00:09.0|  5091.3M|
|   172|   172|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48770.15|       1|       0|       0|  0.08%| 0:00:09.0|  5091.3M|
|   172|   172|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48770.15|       0|       0|       0|  0.08%| 0:00:00.0|  5091.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         63 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 171 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    70 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:19.0 real=0:00:19.0 mem=5091.3M) ***

*** Starting refinePlace (1:41:31 mem=5087.3M) ***
Total net bbox length = 1.634e+06 (6.692e+05 9.647e+05) (ext = 2.918e+05)
Move report: Detail placement moves 11 insts, mean move: 1.73 um, max move: 6.80 um 
	Max move on inst (example/FE_OFC6808_n_4999): (3135.40, 3418.67) --> (3128.60, 3418.67)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 5090.3MB
Summary Report:
Instances move: 11 (out of 15430 movable)
Instances flipped: 0
Mean displacement: 1.73 um
Max displacement: 6.80 um (Instance: example/FE_OFC6808_n_4999) (3135.4, 3418.67) -> (3128.6, 3418.67)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.634e+06 (6.692e+05 9.647e+05) (ext = 2.918e+05)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 5090.3MB
*** Finished refinePlace (1:41:32 mem=5090.3M) ***
*** maximum move = 6.80 um ***
*** Finished re-routing un-routed nets (5087.3M) ***

*** Finish Physical Update (cpu=0:00:08.2 real=0:00:09.0 mem=5087.3M) ***
*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:40.4/0:00:40.3 (1.0), totSession cpu/real = 1:41:37.3/2:59:59.8 (0.6), mem = 5007.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:23, real = 0:01:22, mem = 4454.4M, totSessionCpu=1:41:37 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:41:37.4/2:59:59.9 (0.6), mem = 5007.2M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
*info: 132 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -30.417  TNS Slack -48770.146 
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |   TNS    | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.417|-48770.146|    0.08%|   0:00:00.0| 5064.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.375|-48772.887|    0.08%|   0:00:05.0| 5089.0M|default_emulate_view|  default| mem_la_read                                        |
| -30.375|-48773.070|    0.08%|   0:00:02.0| 5094.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.375|-48773.070|    0.08%|   0:00:00.0| 5094.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48674.793|    0.08%|   0:00:04.0| 5094.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48685.789|    0.08%|   0:00:04.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48685.789|    0.08%|   0:00:01.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48685.789|    0.08%|   0:00:00.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48682.082|    0.08%|   0:00:00.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48682.172|    0.08%|   0:00:04.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48682.172|    0.08%|   0:00:00.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48682.172|    0.08%|   0:00:00.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48680.980|    0.08%|   0:00:01.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48699.496|    0.08%|   0:00:03.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48699.496|    0.08%|   0:00:00.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48699.496|    0.08%|   0:00:00.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48685.336|    0.08%|   0:00:01.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
| -30.379|-48685.316|    0.08%|   0:00:07.0| 5113.5M|default_emulate_view|  default| mem_la_read                                        |
+--------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:31.8 real=0:00:32.0 mem=5113.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:31.8 real=0:00:32.0 mem=5113.5M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         65 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -30.379  TNS Slack -48685.317 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:45.3/0:00:45.2 (1.0), totSession cpu/real = 1:42:22.7/3:00:45.1 (0.6), mem = 5002.4M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -30.379
*** Check timing (0:00:00.0)
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 1:42:26.1/3:00:48.5 (0.6), mem = 4998.4M
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   171|   172|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.38|-48685.32|       0|       0|       0|  0.08%|          |         |
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48765.89|       1|       0|       0|  0.08%| 0:00:09.0|  5080.7M|
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.42|-48765.89|       0|       0|       0|  0.08%| 0:00:08.0|  5080.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         65 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 171 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    70 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:18.1 real=0:00:18.0 mem=5080.7M) ***

*** Starting refinePlace (1:42:58 mem=5080.7M) ***
Total net bbox length = 1.633e+06 (6.689e+05 9.645e+05) (ext = 2.921e+05)
Move report: Detail placement moves 138 insts, mean move: 1.90 um, max move: 7.13 um 
	Max move on inst (example/FE_OFC4885_n_5142): (3063.00, 3430.64) --> (3061.00, 3425.51)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 5083.8MB
Summary Report:
Instances move: 138 (out of 15396 movable)
Instances flipped: 0
Mean displacement: 1.90 um
Max displacement: 7.13 um (Instance: example/FE_OFC4885_n_5142) (3063, 3430.64) -> (3061, 3425.51)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.634e+06 (6.690e+05 9.647e+05) (ext = 2.921e+05)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 5083.8MB
*** Finished refinePlace (1:43:00 mem=5083.8M) ***
*** maximum move = 7.13 um ***
*** Finished re-routing un-routed nets (5080.8M) ***

*** Finish Physical Update (cpu=0:00:08.7 real=0:00:09.0 mem=5080.8M) ***
*** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:39.4/0:00:39.4 (1.0), totSession cpu/real = 1:43:05.5/3:01:27.8 (0.6), mem = 5004.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.66min real=0.65min mem=5004.7M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.422 |  0.125  | -30.422 |
|           TNS (ns):|-48765.9 |  0.000  |-48765.9 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     69 (69)      |   -0.175   |    172 (172)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.081%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:56, real = 0:02:56, mem = 4456.9M, totSessionCpu=1:43:11 **
Begin: GigaOpt Optimization in WNS mode
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:43:10.9/3:01:33.2 (0.6), mem = 5004.9M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
*info: 132 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -30.422 TNS Slack -48765.887 Density 0.08
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.422|-48765.887|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.422|-48765.887|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.422|  -30.422|-48765.887|-48765.887|    0.08%|   0:00:00.0| 5062.1M|default_emulate_view|  default| mem_la_read                                        |
| -30.395|  -30.395|-48728.258|-48728.258|    0.08%|   0:00:02.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
| -30.387|  -30.387|-48728.301|-48728.301|    0.08%|   0:00:01.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
| -30.385|  -30.385|-48727.477|-48727.477|    0.08%|   0:00:00.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
| -30.382|  -30.382|-48734.504|-48734.504|    0.08%|   0:00:01.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
| -30.377|  -30.377|-48734.328|-48734.328|    0.08%|   0:00:00.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
| -30.373|  -30.373|-48733.789|-48733.789|    0.08%|   0:00:01.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
| -30.367|  -30.367|-48732.238|-48732.238|    0.08%|   0:00:01.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
| -30.367|  -30.367|-48732.643|-48732.643|    0.08%|   0:00:03.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=5081.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.2 real=0:00:09.0 mem=5081.2M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.367|-48732.643|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.367|-48732.643|
+----------+-------+----------+

** GigaOpt Optimizer WNS Slack -30.367 TNS Slack -48732.643 Density 0.08
*** Starting refinePlace (1:43:35 mem=5081.2M) ***
Total net bbox length = 1.634e+06 (6.691e+05 9.647e+05) (ext = 2.921e+05)

Starting Small incrNP...
Density distribution unevenness ratio = 98.831%
Skipped incrNP (cpu=0:00:01.2, real=0:00:01.0, mem=5081.2M)
End of Small incrNP (cpu=0:00:01.2, real=0:00:01.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 5081.2MB
Summary Report:
Instances move: 0 (out of 15404 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.634e+06 (6.691e+05 9.647e+05) (ext = 2.921e+05)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 5081.2MB
*** Finished refinePlace (1:43:37 mem=5081.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (5081.2M) ***

*** Finish Physical Update (cpu=0:00:09.2 real=0:00:10.0 mem=5081.2M) ***
** GigaOpt Optimizer WNS Slack -30.367 TNS Slack -48732.643 Density 0.08
OptDebug: Start of Optimizer WNS Pass 1:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.367|-48732.643|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.367|-48732.643|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.367|  -30.367|-48732.643|-48732.643|    0.08%|   0:00:00.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
| -30.362|  -30.362|-48736.420|-48736.420|    0.08%|   0:00:06.0| 5081.2M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.9 real=0:00:06.0 mem=5081.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.0 real=0:00:06.0 mem=5081.2M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.362|-48736.420|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.362|-48736.420|
+----------+-------+----------+

** GigaOpt Optimizer WNS Slack -30.362 TNS Slack -48736.420 Density 0.08
*** Starting refinePlace (1:43:51 mem=5081.2M) ***
Total net bbox length = 1.634e+06 (6.691e+05 9.647e+05) (ext = 2.921e+05)

Starting Small incrNP...
Density distribution unevenness ratio = 98.831%
Skipped incrNP (cpu=0:00:01.4, real=0:00:01.0, mem=5081.2M)
End of Small incrNP (cpu=0:00:01.4, real=0:00:01.0)
Move report: Detail placement moves 71 insts, mean move: 1.77 um, max move: 3.51 um 
	Max move on inst (example/FE_OCPC6276_n_276): (3018.60, 3594.80) --> (3016.80, 3596.51)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5084.2MB
Summary Report:
Instances move: 71 (out of 15407 movable)
Instances flipped: 0
Mean displacement: 1.77 um
Max displacement: 3.51 um (Instance: example/FE_OCPC6276_n_276) (3018.6, 3594.8) -> (3016.8, 3596.51)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
Total net bbox length = 1.634e+06 (6.691e+05 9.647e+05) (ext = 2.921e+05)
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 5084.2MB
*** Finished refinePlace (1:43:53 mem=5084.2M) ***
*** maximum move = 3.51 um ***
*** Finished re-routing un-routed nets (5079.2M) ***

*** Finish Physical Update (cpu=0:00:09.7 real=0:00:10.0 mem=5079.2M) ***
** GigaOpt Optimizer WNS Slack -30.362 TNS Slack -48736.420 Density 0.08
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.362|-48736.420|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.362|-48736.420|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         66 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:35.3 real=0:00:35.0 mem=5079.2M) ***

*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:47.6/0:00:47.6 (1.0), totSession cpu/real = 1:43:58.5/3:02:20.8 (0.6), mem = 5001.1M
End: GigaOpt Optimization in WNS mode
Begin: GigaOpt Optimization in TNS mode
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:43:58.6/3:02:20.8 (0.6), mem = 5001.1M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
*info: 132 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -30.362 TNS Slack -48736.420 Density 0.08
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.362|-48736.420|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.362|-48736.420|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.362|  -30.362|-48736.420|-48736.420|    0.08%|   0:00:00.0| 5060.4M|default_emulate_view|  default| mem_la_read                                        |
| -30.362|  -30.362|-48735.965|-48735.965|    0.08%|   0:00:16.0| 5079.5M|default_emulate_view|  default| mem_la_addr[5]                                     |
| -30.362|  -30.362|-48719.281|-48719.281|    0.08%|   0:00:02.0| 5079.5M|default_emulate_view|  default| mem_la_write                                       |
| -30.362|  -30.362|-48719.137|-48719.137|    0.08%|   0:00:02.0| 5079.5M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.362|  -30.362|-48719.086|-48719.086|    0.08%|   0:00:00.0| 5079.5M|default_emulate_view|  default| example/mem_rdata_q_reg[30]/D                      |
| -30.362|  -30.362|-48718.848|-48718.848|    0.08%|   0:00:03.0| 5079.5M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.362|  -30.362|-48718.816|-48718.816|    0.08%|   0:00:01.0| 5079.5M|default_emulate_view|  default| example/mem_rdata_q_reg[30]/D                      |
| -30.362|  -30.362|-48713.566|-48713.566|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.362|  -30.362|-48713.559|-48713.559|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.362|  -30.362|-48709.656|-48709.656|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[24]/D                      |
| -30.362|  -30.362|-48709.535|-48709.535|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[22]/D                      |
| -30.362|  -30.362|-48709.441|-48709.441|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[24]/D                      |
| -30.362|  -30.362|-48709.410|-48709.410|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[24]/D                      |
| -30.362|  -30.362|-48709.250|-48709.250|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.362|  -30.362|-48708.961|-48708.961|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/decoded_rs2_reg[3]/D                       |
| -30.362|  -30.362|-48708.766|-48708.766|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[23]/D                      |
| -30.362|  -30.362|-48708.688|-48708.688|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[23]/D                      |
| -30.362|  -30.362|-48708.594|-48708.594|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[23]/D                      |
| -30.362|  -30.362|-48708.516|-48708.516|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_wstrb_reg[3]/D                         |
| -30.362|  -30.362|-48708.422|-48708.422|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/mem_wstrb_reg[3]/D                         |
| -30.362|  -30.362|-48708.398|-48708.398|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/mem_wstrb_reg[3]/D                         |
| -30.362|  -30.362|-48708.340|-48708.340|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/mem_wstrb_reg[3]/D                         |
| -30.362|  -30.362|-48708.281|-48708.281|    0.08%|   0:00:03.0| 5082.5M|default_emulate_view|  default| example/decoded_rd_reg[0]/D                        |
| -30.362|  -30.362|-48707.555|-48707.555|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/decoded_rs2_reg[4]/D                       |
| -30.362|  -30.362|-48706.988|-48706.988|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/cpu_state_reg[0]/D                         |
| -30.362|  -30.362|-48706.957|-48706.957|    0.08%|   0:00:02.0| 5082.5M|default_emulate_view|  default| example/decoded_rs1_reg[2]/D                       |
| -30.362|  -30.362|-48706.863|-48706.863|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/decoded_rs1_reg[2]/D                       |
| -30.362|  -30.362|-48706.844|-48706.844|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/decoded_rs1_reg[2]/D                       |
| -30.362|  -30.362|-48706.477|-48706.477|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/instr_lui_reg/D                            |
| -30.362|  -30.362|-48706.449|-48706.449|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/instr_lui_reg/D                            |
| -30.362|  -30.362|-48706.977|-48706.977|    0.08%|   0:00:06.0| 5082.5M|default_emulate_view|  default| example/cpu_state_reg[7]/D                         |
| -30.362|  -30.362|-48706.922|-48706.922|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/cpu_state_reg[7]/D                         |
| -30.362|  -30.362|-48706.906|-48706.906|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/cpu_state_reg[7]/D                         |
| -30.362|  -30.362|-48706.852|-48706.852|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/latched_is_lb_reg/D                        |
| -30.362|  -30.362|-48706.840|-48706.840|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/cpu_state_reg[5]/D                         |
| -30.362|  -30.362|-48706.836|-48706.836|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/prefetched_high_word_reg/D                 |
| -30.362|  -30.362|-48706.742|-48706.742|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/mem_do_rdata_reg/D                         |
| -30.362|  -30.362|-48706.730|-48706.730|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_do_wdata_reg/D                         |
| -30.362|  -30.362|-48706.723|-48706.723|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/decoded_imm_j_reg[12]/D                    |
| -30.362|  -30.362|-48706.930|-48706.930|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_state_reg[0]/D                         |
| -30.362|  -30.362|-48706.852|-48706.852|    0.08%|   0:00:03.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[2]/D                       |
| -30.362|  -30.362|-48704.355|-48704.355|    0.08%|   0:00:04.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[2]/D                       |
| -30.362|  -30.362|-48704.328|-48704.328|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[2]/D                       |
| -30.362|  -30.362|-48704.262|-48704.262|    0.08%|   0:00:02.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[2]/D                       |
| -30.362|  -30.362|-48704.223|-48704.223|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[2]/D                       |
| -30.362|  -30.362|-48704.191|-48704.191|    0.08%|   0:00:04.0| 5082.5M|default_emulate_view|  default| example/reg_op2_reg[18]/D                          |
| -30.362|  -30.362|-48704.051|-48704.051|    0.08%|   0:00:02.0| 5082.5M|default_emulate_view|  default| example/mem_rdata_q_reg[4]/D                       |
| -30.362|  -30.362|-48703.957|-48703.957|    0.08%|   0:00:02.0| 5082.5M|default_emulate_view|  default| example/reg_op2_reg[13]/D                          |
| -30.362|  -30.362|-48703.949|-48703.949|    0.08%|   0:00:02.0| 5082.5M|default_emulate_view|  default| example/reg_op2_reg[13]/D                          |
| -30.362|  -30.362|-48703.934|-48703.934|    0.08%|   0:00:01.0| 5082.5M|default_emulate_view|  default| example/reg_op2_reg[13]/D                          |
| -30.362|  -30.362|-48703.930|-48703.930|    0.08%|   0:00:00.0| 5082.5M|default_emulate_view|  default| example/reg_op2_reg[13]/D                          |
| -30.362|  -30.362|-48703.879|-48703.879|    0.08%|   0:00:03.0| 5101.6M|default_emulate_view|  default| example/mem_rdata_q_reg[3]/D                       |
| -30.363|  -30.363|-48703.969|-48703.969|    0.08%|   0:00:06.0| 5101.6M|default_emulate_view|  default| example/mem_wdata_reg[13]/D                        |
| -30.363|  -30.363|-48703.902|-48703.902|    0.08%|   0:00:01.0| 5101.6M|default_emulate_view|  default| example/reg_op2_reg[5]/D                           |
| -30.363|  -30.363|-48703.867|-48703.867|    0.08%|   0:00:02.0| 5101.6M|default_emulate_view|  default| example/mem_wdata_reg[22]/D                        |
| -30.363|  -30.363|-48703.664|-48703.664|    0.08%|   0:00:01.0| 5101.6M|default_emulate_view|  default| example/reg_op2_reg[27]/D                          |
| -30.363|  -30.363|-48703.656|-48703.656|    0.08%|   0:00:02.0| 5101.6M|default_emulate_view|  default| example/reg_op2_reg[27]/D                          |
| -30.363|  -30.363|-48703.512|-48703.512|    0.08%|   0:00:04.0| 5101.6M|default_emulate_view|  default| example/mem_wdata_reg[22]/D                        |
| -30.363|  -30.363|-48702.141|-48702.141|    0.08%|   0:00:08.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[2][13]/D                       |
| -30.363|  -30.363|-48700.398|-48700.398|    0.08%|   0:00:05.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[2][13]/D                       |
| -30.363|  -30.363|-48699.047|-48699.047|    0.08%|   0:00:00.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[2][13]/D                       |
| -30.363|  -30.363|-48698.820|-48698.820|    0.08%|   0:00:04.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[2][13]/D                       |
| -30.363|  -30.363|-48698.684|-48698.684|    0.08%|   0:00:00.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[2][13]/D                       |
| -30.363|  -30.363|-48698.633|-48698.633|    0.08%|   0:00:04.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[10][30]/D                      |
| -30.363|  -30.363|-48698.426|-48698.426|    0.08%|   0:00:01.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[10][30]/D                      |
| -30.363|  -30.363|-48698.320|-48698.320|    0.08%|   0:00:01.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[10][30]/D                      |
| -30.363|  -30.363|-48698.234|-48698.234|    0.08%|   0:00:00.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[10][30]/D                      |
| -30.363|  -30.363|-48698.074|-48698.074|    0.08%|   0:00:01.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[10][30]/D                      |
| -30.363|  -30.363|-48698.035|-48698.035|    0.08%|   0:00:00.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[10][30]/D                      |
| -30.363|  -30.363|-48698.016|-48698.016|    0.08%|   0:00:06.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[21][15]/D                      |
| -30.363|  -30.363|-48697.879|-48697.879|    0.08%|   0:00:03.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[21][15]/D                      |
| -30.363|  -30.363|-48697.801|-48697.801|    0.08%|   0:00:00.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[21][15]/D                      |
| -30.363|  -30.363|-48697.535|-48697.535|    0.08%|   0:00:01.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[21][15]/D                      |
| -30.363|  -30.363|-48697.227|-48697.227|    0.08%|   0:00:05.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[10][4]/D                       |
| -30.363|  -30.363|-48697.211|-48697.211|    0.08%|   0:00:01.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[10][4]/D                       |
| -30.363|  -30.363|-48695.230|-48695.230|    0.08%|   0:00:10.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[22][17]/D                      |
| -30.363|  -30.363|-48694.383|-48694.383|    0.08%|   0:00:06.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[22][17]/D                      |
| -30.363|  -30.363|-48690.766|-48690.766|    0.08%|   0:00:13.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[16][24]/D                      |
| -30.363|  -30.363|-48690.742|-48690.742|    0.08%|   0:00:00.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[16][24]/D                      |
| -30.363|  -30.363|-48690.402|-48690.402|    0.08%|   0:00:14.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[16][24]/D                      |
| -30.363|  -30.363|-48690.379|-48690.379|    0.08%|   0:00:00.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[16][24]/D                      |
| -30.363|  -30.363|-48689.293|-48689.293|    0.08%|   0:00:23.0| 5101.6M|default_emulate_view|  default| example/cpuregs_reg[27][26]/D                      |
| -30.363|  -30.363|-48689.055|-48689.055|    0.08%|   0:00:13.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[58]/D         |
| -30.363|  -30.363|-48689.039|-48689.039|    0.08%|   0:00:00.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[58]/D         |
| -30.363|  -30.363|-48688.949|-48688.949|    0.08%|   0:00:01.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[58]/D         |
| -30.363|  -30.363|-48688.918|-48688.918|    0.08%|   0:00:08.0| 5120.7M|default_emulate_view|  default| example/cpuregs_reg[9][8]/D                        |
| -30.363|  -30.363|-48688.121|-48688.121|    0.08%|   0:00:07.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_dividend_reg[11]/D        |
| -30.363|  -30.363|-48688.117|-48688.117|    0.08%|   0:00:01.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_dividend_reg[11]/D        |
| -30.363|  -30.363|-48685.062|-48685.062|    0.08%|   0:00:02.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_dividend_reg[6]/D         |
| -30.363|  -30.363|-48683.836|-48683.836|    0.08%|   0:00:02.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_instr_remu_reg/D          |
| -30.363|  -30.363|-48683.051|-48683.051|    0.08%|   0:00:01.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_instr_remu_reg/D          |
| -30.363|  -30.363|-48681.461|-48681.461|    0.08%|   0:00:00.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_instr_remu_reg/D          |
| -30.363|  -30.363|-48681.430|-48681.430|    0.08%|   0:00:02.0| 5120.7M|default_emulate_view|  default| example/genblk2.pcpi_div_quotient_msk_reg[17]/D    |
| -30.363|  -30.363|-48678.555|-48678.555|    0.08%|   0:00:01.0| 5120.7M|default_emulate_view|  default| example/genblk1.pcpi_mul_active_reg[0]/D           |
| -30.363|  -30.363|-48678.133|-48678.133|    0.08%|   0:00:00.0| 5120.7M|default_emulate_view|  default| example/genblk1.pcpi_mul_active_reg[0]/D           |
| -30.363|  -30.363|-48678.117|-48678.117|    0.08%|   0:00:04.0| 5120.7M|default_emulate_view|  default| example/count_instr_reg[27]/D                      |
| -30.363|  -30.363|-48677.773|-48677.773|    0.08%|   0:00:01.0| 5120.7M|default_emulate_view|  default| example/count_instr_reg[57]/D                      |
| -30.363|  -30.363|-48676.594|-48676.594|    0.08%|   0:00:02.0| 5120.7M|default_emulate_view|  default| example/count_cycle_reg[32]/D                      |
| -30.363|  -30.363|-48676.592|-48676.592|    0.08%|   0:00:02.0| 5120.7M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:05 real=0:04:05 mem=5120.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:08 real=0:04:07 mem=5120.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.363|-48676.592|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.363|-48676.592|
+----------+-------+----------+

*** Starting refinePlace (1:48:20 mem=5081.7M) ***
Total net bbox length = 1.638e+06 (6.712e+05 9.670e+05) (ext = 2.934e+05)

Starting Small incrNP...
Density distribution unevenness ratio = 98.830%
Skipped incrNP (cpu=0:00:01.2, real=0:00:01.0, mem=5081.7M)
End of Small incrNP (cpu=0:00:01.2, real=0:00:01.0)
Move report: Detail placement moves 1261 insts, mean move: 2.42 um, max move: 13.71 um 
	Max move on inst (example/g175690): (3148.00, 3473.39) --> (3136.00, 3475.10)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5084.7MB
Summary Report:
Instances move: 1261 (out of 15610 movable)
Instances flipped: 0
Mean displacement: 2.42 um
Max displacement: 13.71 um (Instance: example/g175690) (3148, 3473.39) -> (3136, 3475.1)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND4XL
Total net bbox length = 1.641e+06 (6.726e+05 9.682e+05) (ext = 2.934e+05)
Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 5084.7MB
*** Finished refinePlace (1:48:23 mem=5084.7M) ***
*** maximum move = 13.71 um ***
*** Finished re-routing un-routed nets (5081.7M) ***

*** Finish Physical Update (cpu=0:00:08.6 real=0:00:09.0 mem=5081.7M) ***
** GigaOpt Optimizer WNS Slack -30.363 TNS Slack -48676.834 Density 0.08
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.363|-48676.834|
|reg2reg   |  0.126|     0.000|
|HEPG      |  0.126|     0.000|
|All Paths |-30.363|-48676.834|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         76 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:04:17 real=0:04:17 mem=5081.7M) ***

*** TnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:04:29.3/0:04:29.0 (1.0), totSession cpu/real = 1:48:27.9/3:06:49.9 (0.6), mem = 5000.6M
End: GigaOpt Optimization in TNS mode
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:48:32.2/3:06:54.3 (0.6), mem = 5057.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -30.363  TNS Slack -48676.834 Density 0.08
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|    0.08%|        -| -30.363|-48676.834|   0:00:00.0| 5057.9M|
|    0.08%|      300| -30.362|-48706.238|   0:00:35.0| 5121.2M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -30.362  TNS Slack -48706.236 Density 0.08
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         76 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:40.1) (real = 0:00:40.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:40.1/0:00:40.1 (1.0), totSession cpu/real = 1:49:12.4/3:07:34.3 (0.6), mem = 5121.2M
End: Area Reclaim Optimization (cpu=0:00:40, real=0:00:40, mem=5001.15M, totSessionCpu=1:49:13).
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 1:49:17.2/3:07:39.1 (0.6), mem = 5058.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack -30.362  TNS Slack -48706.236 Density 0.08
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|    0.08%|        -| -30.362|-48706.236|   0:00:00.0| 5058.4M|
|    0.08%|        0| -30.362|-48706.238|   0:00:01.0| 5058.4M|
|    0.08%|        0| -30.362|-48706.238|   0:00:00.0| 5058.4M|
|    0.08%|       18| -30.362|-48706.234|   0:00:03.0| 5077.5M|
|    0.08%|      786| -30.361|-48726.219|   0:00:12.0| 5077.5M|
|    0.08%|        7| -30.361|-48726.184|   0:00:00.0| 5077.5M|
|    0.08%|        0| -30.361|-48726.184|   0:00:00.0| 5077.5M|
|    0.08%|        3| -30.361|-48726.230|   0:00:01.0| 5077.5M|
+---------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -30.360  TNS Slack -48726.232 Density 0.08
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         73 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1682 skipped = 0, called in commitmove = 793, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:22.0) (real = 0:00:22.0) **
*** Starting refinePlace (1:49:41 mem=5077.5M) ***
Total net bbox length = 1.639e+06 (6.721e+05 9.674e+05) (ext = 2.993e+05)
Move report: Detail placement moves 299 insts, mean move: 1.56 um, max move: 6.51 um 
	Max move on inst (example/FE_RC_4331_0): (3047.60, 3423.80) --> (3042.80, 3425.51)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 5080.5MB
Summary Report:
Instances move: 299 (out of 15355 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 6.51 um (Instance: example/FE_RC_4331_0) (3047.6, 3423.8) -> (3042.8, 3425.51)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
Total net bbox length = 1.640e+06 (6.722e+05 9.676e+05) (ext = 2.993e+05)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 5080.5MB
*** Finished refinePlace (1:49:42 mem=5080.5M) ***
*** maximum move = 6.51 um ***
*** Finished re-routing un-routed nets (5077.5M) ***

*** Finish Physical Update (cpu=0:00:07.4 real=0:00:07.0 mem=5077.5M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:29.4/0:00:29.4 (1.0), totSession cpu/real = 1:49:46.6/3:08:08.5 (0.6), mem = 5077.5M
End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:29, mem=4997.44M, totSessionCpu=1:49:47).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (1:49:48 mem=4997.4M) ***
*** Finished SKP initialization (cpu=0:00:00.9, real=0:00:01.0)***
Timing cost in AAE based: 2058.8374868960650019
Move report: Detail placement moves 5165 insts, mean move: 4.66 um, max move: 34.33 um 
	Max move on inst (example/FE_OCPC6772_FE_OFN2877_mem_xfer): (3009.80, 3584.54) --> (3039.00, 3589.67)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:08.0 MEM: 5062.6MB
Summary Report:
Instances move: 5165 (out of 15355 movable)
Instances flipped: 0
Mean displacement: 4.66 um
Max displacement: 34.33 um (Instance: example/FE_OCPC6772_FE_OFN2877_mem_xfer) (3009.8, 3584.54) -> (3039, 3589.67)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 5062.6MB
*** Finished refinePlace (1:49:56 mem=5062.6M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4990.08)
Total number of fetched objects 16727
End delay calculation. (MEM=5010.02 CPU=0:00:03.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5010.02 CPU=0:00:03.8 REAL=0:00:03.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 163819 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 539340
[NR-eGR] #PG Blockages       : 163819
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 132  Num Prerouted Wires = 12044
[NR-eGR] Read 16694 nets ( ignored 132 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16153
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 73 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.067194e+05um
[NR-eGR] Layer group 2: route 16080 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.640762e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        36( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        41( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)         17526   53664 
[NR-eGR]  Metal2   (2V)        683410   36562 
[NR-eGR]  Metal3   (3H)        600058    8217 
[NR-eGR]  Metal4   (4V)        186481    3897 
[NR-eGR]  Metal5   (5H)         67426    1195 
[NR-eGR]  Metal6   (6V)         10782     212 
[NR-eGR]  Metal7   (7H)          4742     178 
[NR-eGR]  Metal8   (8V)        104096     193 
[NR-eGR]  Metal9   (9H)          2633       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1677154  104118 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1631484um
[NR-eGR] Total length: 1677154um, number of vias: 104118
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2um, number of vias: 2
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 85.50 sec, Real: 85.40 sec, Curr Mem: 5838.00 MB )
Extraction called for design 'picorv32_chip' of instances=15902 and nets=16888 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.9  Real Time: 0:00:05.0  MEM: 4977.996M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 1:51:33.8/3:09:55.6 (0.6), mem = 5208.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         73 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 1:51:41.4/3:10:03.1 (0.6), mem = 5208.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=5206.55)
Total number of fetched objects 16727
End delay calculation. (MEM=5210.06 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5210.06 CPU=0:00:03.8 REAL=0:00:04.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 1:51:46.5/3:10:08.2 (0.6), mem = 5210.1M
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   307|   576|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.38|-48756.34|       0|       0|       0|  0.08%|          |         |
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.53|-48766.01|      90|      34|      61|  0.08%| 0:00:12.0|  5260.4M|
|   171|   171|   -23.58|   101|   101|    -2.15|     0|     0|     0|     0|   -30.53|-48766.01|       0|       0|       0|  0.08%| 0:00:08.0|  5260.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         77 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 171 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    70 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:20.8 real=0:00:20.0 mem=5260.4M) ***

*** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:32.2/0:00:32.1 (1.0), totSession cpu/real = 1:52:18.7/3:10:40.3 (0.6), mem = 5016.3M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -3.036 -> -3.053 (bump = 0.017)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -48728.160 -> -48766.008
Begin: GigaOpt TNS non-legal recovery
Info: 409 io nets excluded
Info: 132 nets with fixed/cover wires excluded.
Info: 134 clock nets excluded from IPO operation.
*** TnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 1:52:19.3/3:10:41.0 (0.6), mem = 5016.3M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
*info: 132 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -30.528 TNS Slack -48766.008 Density 0.08
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.528|-48766.008|
|reg2reg   |  0.018|     0.000|
|HEPG      |  0.018|     0.000|
|All Paths |-30.528|-48766.008|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.528|  -30.528|-48766.008|-48766.008|    0.08%|   0:00:00.0| 5075.6M|default_emulate_view|  default| mem_la_addr[30]                                    |
| -30.462|  -30.462|-48765.781|-48765.781|    0.08%|   0:00:01.0| 5094.7M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.381|  -30.381|-48765.484|-48765.484|    0.08%|   0:00:00.0| 5094.7M|default_emulate_view|  default| mem_la_read                                        |
| -30.381|  -30.381|-48765.469|-48765.469|    0.08%|   0:00:01.0| 5094.7M|default_emulate_view|  default| mem_la_read                                        |
| -30.381|  -30.381|-48765.406|-48765.406|    0.08%|   0:00:02.0| 5094.7M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.381|  -30.381|-48765.391|-48765.391|    0.08%|   0:00:01.0| 5094.7M|default_emulate_view|  default| mem_la_addr[4]                                     |
| -30.381|  -30.381|-48765.117|-48765.117|    0.08%|   0:00:01.0| 5094.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.381|  -30.381|-48765.102|-48765.102|    0.08%|   0:00:01.0| 5094.7M|default_emulate_view|  default| example/mem_rdata_q_reg[13]/D                      |
| -30.381|  -30.381|-48764.758|-48764.758|    0.08%|   0:00:00.0| 5094.7M|default_emulate_view|  default| example/mem_rdata_q_reg[28]/D                      |
| -30.381|  -30.381|-48764.332|-48764.332|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[24]/D                      |
| -30.381|  -30.381|-48764.219|-48764.219|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[23]/D                      |
| -30.381|  -30.381|-48764.195|-48764.195|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[23]/D                      |
| -30.381|  -30.381|-48764.184|-48764.184|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[23]/D                      |
| -30.381|  -30.381|-48763.957|-48763.957|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/decoded_rs2_reg[2]/D                       |
| -30.381|  -30.381|-48763.934|-48763.934|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/decoded_rs2_reg[2]/D                       |
| -30.381|  -30.381|-48763.902|-48763.902|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/decoded_rs2_reg[2]/D                       |
| -30.381|  -30.381|-48763.855|-48763.855|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[17]/D                      |
| -30.381|  -30.381|-48763.746|-48763.746|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[16]/D                      |
| -30.381|  -30.381|-48763.633|-48763.633|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/decoded_rd_reg[4]/D                        |
| -30.381|  -30.381|-48763.543|-48763.543|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/decoded_rs1_reg[4]/D                       |
| -30.381|  -30.381|-48763.531|-48763.531|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/decoded_rs1_reg[4]/D                       |
| -30.381|  -30.381|-48763.480|-48763.480|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/decoded_imm_j_reg[19]/D                    |
| -30.381|  -30.381|-48763.453|-48763.453|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/reg_op1_reg[0]/D                           |
| -30.381|  -30.381|-48762.988|-48762.988|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_wordsize_reg[0]/D                      |
| -30.381|  -30.381|-48762.973|-48762.973|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_16bit_buffer_reg[1]/D                  |
| -30.381|  -30.381|-48762.957|-48762.957|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/decoder_trigger_reg/D                      |
| -30.381|  -30.381|-48762.902|-48762.902|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_do_rdata_reg/D                         |
| -30.381|  -30.381|-48762.883|-48762.883|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_do_rdata_reg/D                         |
| -30.381|  -30.381|-48762.875|-48762.875|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_do_prefetch_reg/D                      |
| -30.381|  -30.381|-48762.809|-48762.809|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[4]/D                       |
| -30.381|  -30.381|-48762.793|-48762.793|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[4]/D                       |
| -30.381|  -30.381|-48762.707|-48762.707|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/reg_op2_reg[20]/D                          |
| -30.381|  -30.381|-48762.684|-48762.684|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/reg_op2_reg[20]/D                          |
| -30.381|  -30.381|-48762.672|-48762.672|    0.08%|   0:00:02.0| 5097.7M|default_emulate_view|  default| example/reg_op2_reg[29]/D                          |
| -30.381|  -30.381|-48762.625|-48762.625|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/mem_rdata_q_reg[5]/D                       |
| -30.381|  -30.381|-48762.457|-48762.457|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/reg_op2_reg[12]/D                          |
| -30.381|  -30.381|-48761.777|-48761.777|    0.08%|   0:00:02.0| 5097.7M|default_emulate_view|  default| example/mem_wdata_reg[16]/D                        |
| -30.381|  -30.381|-48742.188|-48742.188|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/mem_wdata_reg[28]/D                        |
| -30.381|  -30.381|-48739.816|-48739.816|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[28][24]/D                      |
| -30.381|  -30.381|-48739.621|-48739.621|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[21][29]/D                      |
| -30.381|  -30.381|-48739.559|-48739.559|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[28][24]/D                      |
| -30.381|  -30.381|-48739.516|-48739.516|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[28][24]/D                      |
| -30.381|  -30.381|-48739.383|-48739.383|    0.08%|   0:00:02.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[28][24]/D                      |
| -30.381|  -30.381|-48739.086|-48739.086|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[28][24]/D                      |
| -30.381|  -30.381|-48738.578|-48738.578|    0.08%|   0:00:03.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[25][26]/D                      |
| -30.381|  -30.381|-48738.328|-48738.328|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[25][26]/D                      |
| -30.381|  -30.381|-48738.246|-48738.246|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[25][26]/D                      |
| -30.381|  -30.381|-48737.703|-48737.703|    0.08%|   0:00:04.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[30][21]/D                      |
| -30.381|  -30.381|-48737.496|-48737.496|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[30][21]/D                      |
| -30.381|  -30.381|-48737.355|-48737.355|    0.08%|   0:00:02.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[30][21]/D                      |
| -30.381|  -30.381|-48737.203|-48737.203|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[30][21]/D                      |
| -30.381|  -30.381|-48737.070|-48737.070|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[30][21]/D                      |
| -30.381|  -30.381|-48737.062|-48737.062|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[30][21]/D                      |
| -30.381|  -30.381|-48735.320|-48735.320|    0.08%|   0:00:04.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[9][21]/D                       |
| -30.381|  -30.381|-48735.285|-48735.285|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[9][21]/D                       |
| -30.381|  -30.381|-48735.184|-48735.184|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[9][21]/D                       |
| -30.381|  -30.381|-48735.121|-48735.121|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[9][21]/D                       |
| -30.381|  -30.381|-48735.008|-48735.008|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[9][21]/D                       |
| -30.381|  -30.381|-48734.961|-48734.961|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[9][21]/D                       |
| -30.381|  -30.381|-48734.129|-48734.129|    0.08%|   0:00:06.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[17][17]/D                      |
| -30.381|  -30.381|-48734.109|-48734.109|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[17][17]/D                      |
| -30.381|  -30.381|-48733.965|-48733.965|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[17][17]/D                      |
| -30.381|  -30.381|-48733.926|-48733.926|    0.08%|   0:00:00.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[17][17]/D                      |
| -30.381|  -30.381|-48733.809|-48733.809|    0.08%|   0:00:01.0| 5097.7M|default_emulate_view|  default| example/cpuregs_reg[17][17]/D                      |
| -30.381|  -30.381|-48733.008|-48733.008|    0.08%|   0:00:05.0| 5116.8M|default_emulate_view|  default| example/cpuregs_reg[4][0]/D                        |
| -30.381|  -30.381|-48732.984|-48732.984|    0.08%|   0:00:00.0| 5116.8M|default_emulate_view|  default| example/cpuregs_reg[4][0]/D                        |
| -30.381|  -30.381|-48732.902|-48732.902|    0.08%|   0:00:00.0| 5116.8M|default_emulate_view|  default| example/cpuregs_reg[4][0]/D                        |
| -30.381|  -30.381|-48732.887|-48732.887|    0.08%|   0:00:01.0| 5116.8M|default_emulate_view|  default| example/cpuregs_reg[4][0]/D                        |
| -30.381|  -30.381|-48732.875|-48732.875|    0.08%|   0:00:00.0| 5116.8M|default_emulate_view|  default| example/cpuregs_reg[4][0]/D                        |
| -30.381|  -30.381|-48732.629|-48732.629|    0.08%|   0:00:04.0| 5116.8M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[8]/D          |
| -30.381|  -30.381|-48732.496|-48732.496|    0.08%|   0:00:01.0| 5116.8M|default_emulate_view|  default| example/genblk2.pcpi_div_divisor_reg[8]/D          |
| -30.381|  -30.381|-48731.719|-48731.719|    0.08%|   0:00:02.0| 5116.8M|default_emulate_view|  default| example/genblk1.pcpi_mul_rs1_reg[19]/D             |
| -30.381|  -30.381|-48731.672|-48731.672|    0.08%|   0:00:01.0| 5116.8M|default_emulate_view|  default| example/cpuregs_reg[3][2]/D                        |
| -30.381|  -30.381|-48731.629|-48731.629|    0.08%|   0:00:00.0| 5116.8M|default_emulate_view|  default| example/cpuregs_reg[3][2]/D                        |
| -30.381|  -30.381|-48731.992|-48731.992|    0.08%|   0:00:03.0| 5116.8M|default_emulate_view|  default| example/reg_out_reg[2]/D                           |
| -30.381|  -30.381|-48732.020|-48732.020|    0.08%|   0:00:04.0| 5116.8M|default_emulate_view|  default| example/latched_branch_reg/D                       |
| -30.381|  -30.381|-48732.018|-48732.018|    0.08%|   0:00:00.0| 5116.8M|default_emulate_view|  default| mem_la_read                                        |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:15 real=0:01:15 mem=5116.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:01:17 mem=5116.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.381|-48732.018|
|reg2reg   |  0.018|     0.000|
|HEPG      |  0.018|     0.000|
|All Paths |-30.381|-48732.018|
+----------+-------+----------+

*** Starting refinePlace (1:53:48 mem=5095.8M) ***
Total net bbox length = 1.634e+06 (6.691e+05 9.650e+05) (ext = 2.947e+05)

Starting Small incrNP...
Density distribution unevenness ratio = 98.829%
Skipped incrNP (cpu=0:00:01.2, real=0:00:01.0, mem=5095.8M)
End of Small incrNP (cpu=0:00:01.2, real=0:00:01.0)
Move report: Detail placement moves 863 insts, mean move: 1.96 um, max move: 9.22 um 
	Max move on inst (example/FE_RC_1796_0): (3028.00, 3452.87) --> (3022.20, 3449.45)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:02.0 MEM: 5098.8MB
Summary Report:
Instances move: 863 (out of 15644 movable)
Instances flipped: 0
Mean displacement: 1.96 um
Max displacement: 9.22 um (Instance: example/FE_RC_1796_0) (3028, 3452.87) -> (3022.2, 3449.45)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X2
Total net bbox length = 1.635e+06 (6.698e+05 9.657e+05) (ext = 2.947e+05)
Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 5098.8MB
*** Finished refinePlace (1:53:51 mem=5098.8M) ***
*** maximum move = 9.22 um ***
*** Finished re-routing un-routed nets (5092.8M) ***

*** Finish Physical Update (cpu=0:00:09.9 real=0:00:10.0 mem=5092.8M) ***
** GigaOpt Optimizer WNS Slack -30.381 TNS Slack -48732.018 Density 0.08
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.381|-48732.018|
|reg2reg   |  0.018|     0.000|
|HEPG      |  0.018|     0.000|
|All Paths |-30.381|-48732.018|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         71 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:01:28 real=0:01:27 mem=5092.8M) ***

*** TnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:01:37.4/0:01:37.3 (1.0), totSession cpu/real = 1:53:56.7/3:12:18.3 (0.6), mem = 5011.8M
End: GigaOpt TNS non-legal recovery
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Register exp ratio and priority group on 71 nets on 17016 nets : 
z=8 : 71 nets

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32_chip' of instances=16191 and nets=17177 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32_chip.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:04.8  Real Time: 0:00:05.0  MEM: 4997.402M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4999.42)
Total number of fetched objects 17016
End delay calculation. (MEM=5027.36 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5027.36 CPU=0:00:03.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=1:54:07 mem=5027.4M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 163819 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 544202
[NR-eGR] #PG Blockages       : 163819
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 132  Num Prerouted Wires = 12044
[NR-eGR] Read 16983 nets ( ignored 132 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 16442
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 71 net(s) in layer range [8, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.962289e+04um
[NR-eGR] Layer group 2: route 16371 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.644439e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        34( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        42( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 56.65 sec, Real: 56.59 sec, Curr Mem: 7647.36 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:14:50, real = 0:14:49, mem = 4447.3M, totSessionCpu=1:55:05 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.382 |  0.019  | -30.382 |
|           TNS (ns):|-48733.0 |  0.000  |-48733.0 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     70 (71)      |   -0.214   |    173 (174)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.082%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:15:00, real = 0:15:01, mem = 4445.5M, totSessionCpu=1:55:15 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:14:59.9/0:15:01.0 (1.0), totSession cpu/real = 1:55:14.6/3:13:38.3 (0.6), mem = 5042.8M
<CMD> deselectAll
<CMD> zoomBox -11321.63500 -5487.76100 18167.69900 18431.78950
<CMD> zoomBox -9622.08800 -4297.50600 15443.84600 16034.11200
<CMD> zoomBox -6895.56050 -2335.84550 11214.57750 12353.74900
<CMD> zoomBox -5830.74100 -1569.73750 9562.87650 10916.41800
<CMD> zoomBox -4704.59800 -1250.11600 8379.97750 9363.11650
<CMD> report_power > report_power_step14.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4451.15MB/6529.94MB/12079.08MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4451.15MB/6529.94MB/12079.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4451.15MB/6529.94MB/12079.08MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT)
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 10%
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 20%
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 30%
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 40%
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 50%
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 60%
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 70%
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 80%
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT): 90%

Finished Levelizing
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT)

Starting Activity Propagation
2024-Jan-20 22:54:19 (2024-Jan-20 20:54:19 GMT)
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT): 10%
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT): 20%

Finished Activity Propagation
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4451.30MB/6529.94MB/12079.08MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT)
 ... Calculating switching power
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT): 10%
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT): 20%
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT): 30%
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT): 40%
2024-Jan-20 22:54:20 (2024-Jan-20 20:54:20 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-20 22:54:21 (2024-Jan-20 20:54:21 GMT): 60%
2024-Jan-20 22:54:21 (2024-Jan-20 20:54:21 GMT): 70%
2024-Jan-20 22:54:21 (2024-Jan-20 20:54:21 GMT): 80%
2024-Jan-20 22:54:22 (2024-Jan-20 20:54:22 GMT): 90%

Finished Calculating power
2024-Jan-20 22:54:22 (2024-Jan-20 20:54:22 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4451.30MB/6529.94MB/12079.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4451.30MB/6529.94MB/12079.08MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:03, mem(process/total/peak)=4451.30MB/6529.94MB/12079.08MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4451.30MB/6529.94MB/12079.08MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-20 22:54:22 (2024-Jan-20 20:54:22 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/giolib045/lan/flow/rfkit/reference_libs/GPDK045/giolib045_v3.5/timing/pads_SS_s1vg.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  6 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_vss (PADVSS) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_vdd (PADVDD) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner0 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner1 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner2 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner3 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.11216982 	   76.4174%
Total Switching Power:       1.28765149 	    1.2283%
Total Leakage Power:        23.43511524 	   22.3543%
Total Power:               104.83493655
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4348     0.04423   0.0002348      0.4793      0.4572
Macro                                  0           0           0           0           0
IO                                 79.26     0.05677       23.43       102.8       98.01
Combinational                      0.371      0.9967    0.001075       1.369       1.306
Clock (Combinational)            0.04335      0.1899   1.334e-05      0.2333      0.2225
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.11       1.288       23.44       104.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.11       1.288       23.44       104.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.457       0.196   0.0002167       1.653       1.577
-----------------------------------------------------------------------------------------
Total                              1.457       0.196   0.0002167       1.653       1.577
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            iopads/pad_clk (PADDI):             1.42
*              Highest Leakage Power:           iopads/pad_trap (PADDO):          0.07626
*                Total Cap:      1.20538e-10 F
*                Total instances in design: 16191
*                Total instances in design with no power:     6
*                Total instances in design with no activty:     6

*                Total Fillers and Decap:     6
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 6 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4455.16MB/6529.94MB/12079.08MB)

<CMD> report_area > report_area_step14.txt
<CMD> report_timing > report_timing_step14.txt
<CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:49.8 real=0:00:49.8)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

-----------------------------------------------------------
Cell type                 Count    Area         Capacitance
-----------------------------------------------------------
Buffers                    132       293.778       0.049
Inverters                    0         0.000       0.000
Integrated Clock Gates       0         0.000       0.000
Discrete Clock Gates         0         0.000       0.000
Clock Logic                  1     14400.000       2.387
All                        133     14693.778       2.435
-----------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             1961
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               1961
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     16805.160
Leaf       9613.150
Total     26418.310
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      16658.590
Leaf        5262.245
Total      21920.835
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    2.427    1.077    3.505
Leaf     0.421    0.881    1.302
Total    2.848    1.958    4.806
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.413     0.000       0.000      0.000    0.000
-----------------------------------------------


Clock DAG net violations:
=========================

---------------------------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
---------------------------------------------------------------------------------------------------------------------
Remaining Transition    ns         6       0.045       0.087      0.269    [0.222, 0.021, 0.015, 0.005, 0.003, 0.002]
---------------------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max       Distribution                                                                 Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200      62       0.521       3.006      0.023    23.801    {21 <= 0.120ns, 7 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
Leaf        0.200      72       0.145       0.041      0.022     0.221    {16 <= 0.120ns, 33 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 9 <= 0.200ns}     {3 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------
Name        Type      Inst     Inst Area 
                      Count    (um^2)
-----------------------------------------
CLKBUFX4    buffer     81        193.914
CLKBUFX3    buffer     37         75.924
CLKBUFX2    buffer     14         23.940
PADDI       logic       1      14400.000
-----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
clk           0    132    0      1       12       53    1199.71    6566.54    14693.778  1.958  2.848  clk
----------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 1 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 1 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max       Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length    Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)      Resistance   (um^2)     (pF)   (pF)
                                                                         (Ohms)                         
-------------------------------------------------------------------------------------------------------------
  0    132    0      1       12     1.80645     53    27.5278  1199.710    656.654    14693.778  1.958  2.848
-------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.000   156.610  1199.710  181.675
Source-sink manhattan distance (um)   0.000   154.935  1196.665  182.358
Source-sink resistance (Ohm)          0.000   135.277   656.654   88.758
------------------------------------------------------------------------

Transition distribution for half-corner default_emulate_delay_corner:both.late:
===============================================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max       Distribution                                                                 Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200      62       0.521       3.006      0.023    23.801    {21 <= 0.120ns, 7 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
Leaf        0.200      72       0.145       0.041      0.022     0.221    {16 <= 0.120ns, 33 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 9 <= 0.200ns}     {3 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 1                 0               0             0           260
---------------------------------------------------------------------------------------
Total               1                 0               0             0           260
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 2.087pF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in pF):

-----------------------------------------------------------------------------------------------------------
Half corner                             Violation  Capacitance  Capacitance  Target                     Pin
                                        amount     target       achieved     source                     
-----------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late    2.087       0.300        2.387     library_or_sdc_constraint  clk
-----------------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 260 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------------------------
Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                        amount     target  achieved  touch  net?   source    
                                                                     net?                    
----------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late   23.601    0.200    23.801   Y      N      explicit  iopads/pad_clk/PAD
default_emulate_delay_corner:both.late   23.601    0.200    23.801   Y      N      explicit  clk
default_emulate_delay_corner:both.late    0.222    0.200     0.422   N      N      explicit  example/CTS_cpc_drv_buf_00171/A
default_emulate_delay_corner:both.late    0.117    0.200     0.317   N      N      explicit  iopads/pad_clk/Y
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[5]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[8]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[9]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[14]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[16]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/CTS_ccl_a_buf_00023/Y
----------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 2 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 132
# Inverters           :   0
  Total               : 132
Minimum depth         :  28
Maximum depth         :  29
Buffering area (um^2) : 293.778

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     1961       0       0       0         0         0
-----------------------------------------------------------------
Total    0     1961       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                         Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
--------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early     0.182          0.220          2.400         3.259      ignored          -      ignored          -
default_emulate_delay_corner:both.late      0.183          0.221         19.506        23.801      explicit     *0.200     explicit     *0.200
--------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:49.0 real=0:00:48.9)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        4.767     4.962     4.865        0.072       ignored                  -         0.195              -
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.225     0.421     0.323        0.072       explicit             0.200         0.196    100% {0.225, 0.421}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    4.767       1       4.962       2
-    min example/count_cycle_reg[53]/CK
-    max example/cpuregs_reg[23][7]/CK
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.225       3       0.421       4
-    min example/count_cycle_reg[53]/CK
-    max example/cpuregs_reg[29][18]/CK
----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
=================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : example/count_cycle_reg[53]/CK
Delay     : 4.767

---------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr    Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)    (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -         rise   -        0.000   2.400  2.387  (420.000,7609.290)   -            1    
iopads/pad_clk/PAD
-     PADDI     rise    0.000   0.000   2.400  -      (420.000,7609.290)      0.000  -       
iopads/pad_clk/Y
-     PADDI     rise   -0.351  -0.351   0.166  0.075  (422.087,7450.363)    161.015     1    
example/CTS_cpc_drv_buf_00171/A
-     CLKBUFX4  rise    0.024  -0.328   0.210  -      (872.830,6704.440)   1196.665  -       
example/CTS_cpc_drv_buf_00171/Y
-     CLKBUFX4  rise    0.249  -0.078   0.159  0.027  (872.560,6704.060)      0.650     1    
example/CTS_ccl_buf_00158/A
-     CLKBUFX3  rise    0.004  -0.074   0.159  -      (1303.300,6702.725)   432.075  -       
example/CTS_ccl_buf_00158/Y
-     CLKBUFX3  rise    0.139   0.064   0.021  0.001  (1303.085,6702.140)     0.800     1    
example/CTS_ccl_buf_00156/A
-     CLKBUFX4  rise    0.000   0.064   0.021  -      (1305.230,6701.020)     3.265  -       
example/CTS_ccl_buf_00156/Y
-     CLKBUFX4  rise    0.155   0.219   0.159  0.028  (1304.960,6700.640)     0.650     1    
example/CTS_ccl_buf_00153/A
-     CLKBUFX3  rise    0.004   0.223   0.159  -      (1542.300,6495.815)   442.165  -       
example/CTS_ccl_buf_00153/Y
-     CLKBUFX3  rise    0.142   0.365   0.028  0.002  (1542.085,6496.400)     0.800     1    
example/CTS_cpc_drv_buf_00179/A
-     CLKBUFX4  rise    0.000   0.365   0.028  -      (1560.230,6495.820)    18.725  -       
example/CTS_cpc_drv_buf_00179/Y
-     CLKBUFX4  rise    0.156   0.521   0.157  0.027  (1559.960,6495.440)     0.650     1    
example/CTS_ccl_buf_00150/A
-     CLKBUFX4  rise    0.004   0.525   0.157  -      (1766.830,6270.100)   432.210  -       
example/CTS_ccl_buf_00150/Y
-     CLKBUFX4  rise    0.217   0.743   0.146  0.025  (1766.560,6269.720)     0.650     1    
example/CTS_ccl_buf_00147/A
-     CLKBUFX4  rise    0.003   0.746   0.146  -      (1942.230,6047.800)   397.590  -       
example/CTS_ccl_buf_00147/Y
-     CLKBUFX4  rise    0.217   0.962   0.158  0.027  (1941.960,6047.420)     0.650     1    
example/CTS_ccl_buf_00144/A
-     CLKBUFX4  rise    0.003   0.966   0.158  -      (2175.030,5849.440)   431.050  -       
example/CTS_ccl_buf_00144/Y
-     CLKBUFX4  rise    0.222   1.188   0.156  0.027  (2174.760,5849.060)     0.650     1    
example/CTS_ccl_buf_00141/A
-     CLKBUFX3  rise    0.003   1.191   0.156  -      (2374.100,5623.715)   424.685  -       
example/CTS_ccl_buf_00141/Y
-     CLKBUFX3  rise    0.137   1.328   0.021  0.001  (2373.885,5624.300)     0.800     1    
example/CTS_cpc_drv_buf_00182/A
-     CLKBUFX4  rise    0.000   1.328   0.021  -      (2376.230,5623.720)     2.925  -       
example/CTS_cpc_drv_buf_00182/Y
-     CLKBUFX4  rise    0.154   1.482   0.160  0.028  (2375.960,5623.340)     0.650     1    
example/CTS_ccl_buf_00138/A
-     CLKBUFX4  rise    0.004   1.487   0.160  -      (2603.230,5408.260)   442.350  -       
example/CTS_ccl_buf_00138/Y
-     CLKBUFX4  rise    0.204   1.691   0.120  0.020  (2602.960,5407.880)     0.650     1    
example/CTS_ccl_buf_00136/A
-     CLKBUFX4  rise    0.002   1.693   0.120  -      (2765.830,5257.780)   312.970  -       
example/CTS_ccl_buf_00136/Y
-     CLKBUFX4  rise    0.202   1.896   0.156  0.027  (2765.560,5257.400)     0.650     1    
example/CTS_ccl_buf_00132/A
-     CLKBUFX4  rise    0.003   1.899   0.156  -      (2969.830,5035.480)   426.190  -       
example/CTS_ccl_buf_00132/Y
-     CLKBUFX4  rise    0.197   2.096   0.111  0.018  (2969.560,5035.100)     0.650     1    
example/CTS_ccl_buf_00131/A
-     CLKBUFX4  rise    0.002   2.098   0.111  -      (3125.030,4908.940)   281.630  -       
example/CTS_ccl_buf_00131/Y
-     CLKBUFX4  rise    0.190   2.288   0.138  0.024  (3124.760,4908.560)     0.650     2    
example/CTS_ccl_buf_00124/A
-     CLKBUFX4  rise    0.002   2.290   0.138  -      (3137.830,4698.600)   223.030  -       
example/CTS_ccl_buf_00124/Y
-     CLKBUFX4  rise    0.207   2.497   0.145  0.025  (3137.560,4698.980)     0.650     1    
example/CTS_ccl_buf_00118/A
-     CLKBUFX4  rise    0.003   2.500   0.145  -      (2926.030,4515.640)   394.870  -       
example/CTS_ccl_buf_00118/Y
-     CLKBUFX4  rise    0.217   2.717   0.160  0.028  (2925.760,4515.260)     0.650     1    
example/CTS_ccl_buf_00112/A
-     CLKBUFX4  rise    0.004   2.720   0.160  -      (2699.830,4303.600)   437.590  -       
example/CTS_ccl_buf_00112/Y
-     CLKBUFX4  rise    0.220   2.941   0.151  0.026  (2699.560,4303.220)     0.650     1    
example/CTS_ccl_buf_00106/A
-     CLKBUFX4  rise    0.003   2.944   0.151  -      (2505.030,4088.140)   409.610  -       
example/CTS_ccl_buf_00106/Y
-     CLKBUFX4  rise    0.219   3.163   0.158  0.027  (2504.760,4087.760)     0.650     1    
example/CTS_ccl_buf_00100/A
-     CLKBUFX3  rise    0.003   3.167   0.158  -      (2287.500,3872.675)   432.345  -       
example/CTS_ccl_buf_00100/Y
-     CLKBUFX3  rise    0.150   3.317   0.043  0.004  (2287.285,3873.260)     0.800     1    
example/CTS_cpc_drv_buf_00190/A
-     CLKBUFX4  rise    0.000   3.317   0.043  -      (2288.430,3819.660)    54.745  -       
example/CTS_cpc_drv_buf_00190/Y
-     CLKBUFX4  rise    0.163   3.480   0.156  0.027  (2288.160,3820.040)     0.650     1    
example/CTS_ccl_buf_00094/A
-     CLKBUFX4  rise    0.004   3.484   0.156  -      (2082.830,3602.500)   422.870  -       
example/CTS_ccl_buf_00094/Y
-     CLKBUFX4  rise    0.213   3.698   0.140  0.024  (2082.560,3602.120)     0.650     2    
example/CTS_ccl_buf_00088/A
-     CLKBUFX4  rise    0.002   3.699   0.140  -      (2056.830,3513.580)   114.270  -       
example/CTS_ccl_buf_00088/Y
-     CLKBUFX4  rise    0.186   3.885   0.105  0.017  (2056.560,3513.200)     0.650     1    
example/CTS_ccl_buf_00082/A
-     CLKBUFX4  rise    0.001   3.887   0.105  -      (2317.830,3510.160)   264.310  -       
example/CTS_ccl_buf_00082/Y
-     CLKBUFX4  rise    0.162   4.049   0.094  0.015  (2317.560,3509.780)     0.650     1    
example/CTS_ccl_buf_00073/A
-     CLKBUFX4  rise    0.001   4.050   0.094  -      (2547.030,3510.160)   229.850  -       
example/CTS_ccl_buf_00073/Y
-     CLKBUFX4  rise    0.157   4.207   0.095  0.015  (2546.760,3509.780)     0.650     1    
example/CTS_ccl_buf_00070/A
-     CLKBUFX4  rise    0.001   4.208   0.095  -      (2774.430,3510.160)   228.050  -       
example/CTS_ccl_buf_00070/Y
-     CLKBUFX4  rise    0.183   4.391   0.140  0.024  (2774.160,3509.780)     0.650     4    
example/CTS_ccl_a_buf_00054/A
-     CLKBUFX4  rise    0.002   4.393   0.140  -      (3022.430,3559.740)   298.230  -       
example/CTS_ccl_a_buf_00054/Y
-     CLKBUFX4  rise    0.199   4.592   0.129  0.022  (3022.160,3560.120)     0.650     9    
example/CTS_ccl_a_buf_00045/A
-     CLKBUFX3  rise    0.002   4.594   0.129  -      (3173.100,3593.945)   184.765  -       
example/CTS_ccl_a_buf_00045/Y
-     CLKBUFX3  rise    0.173   4.767   0.110  0.014  (3172.885,3593.360)     0.800    23    
example/count_cycle_reg[53]/CK
-     DFFHQX1   rise    0.000   4.767   0.110  -      (3172.275,3597.110)     4.360  -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
=================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : example/cpuregs_reg[16][18]/CK
Delay     : 4.962

---------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr    Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)    (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -         rise   -        0.000   2.400  2.387  (420.000,7609.290)   -            1    
iopads/pad_clk/PAD
-     PADDI     rise    0.000   0.000   2.400  -      (420.000,7609.290)      0.000  -       
iopads/pad_clk/Y
-     PADDI     rise   -0.351  -0.351   0.166  0.075  (422.087,7450.363)    161.015     1    
example/CTS_cpc_drv_buf_00171/A
-     CLKBUFX4  rise    0.024  -0.328   0.210  -      (872.830,6704.440)   1196.665  -       
example/CTS_cpc_drv_buf_00171/Y
-     CLKBUFX4  rise    0.249  -0.078   0.159  0.027  (872.560,6704.060)      0.650     1    
example/CTS_ccl_buf_00158/A
-     CLKBUFX3  rise    0.004  -0.074   0.159  -      (1303.300,6702.725)   432.075  -       
example/CTS_ccl_buf_00158/Y
-     CLKBUFX3  rise    0.139   0.064   0.021  0.001  (1303.085,6702.140)     0.800     1    
example/CTS_ccl_buf_00156/A
-     CLKBUFX4  rise    0.000   0.064   0.021  -      (1305.230,6701.020)     3.265  -       
example/CTS_ccl_buf_00156/Y
-     CLKBUFX4  rise    0.155   0.219   0.159  0.028  (1304.960,6700.640)     0.650     1    
example/CTS_ccl_buf_00153/A
-     CLKBUFX3  rise    0.004   0.223   0.159  -      (1542.300,6495.815)   442.165  -       
example/CTS_ccl_buf_00153/Y
-     CLKBUFX3  rise    0.142   0.365   0.028  0.002  (1542.085,6496.400)     0.800     1    
example/CTS_cpc_drv_buf_00179/A
-     CLKBUFX4  rise    0.000   0.365   0.028  -      (1560.230,6495.820)    18.725  -       
example/CTS_cpc_drv_buf_00179/Y
-     CLKBUFX4  rise    0.156   0.521   0.157  0.027  (1559.960,6495.440)     0.650     1    
example/CTS_ccl_buf_00150/A
-     CLKBUFX4  rise    0.004   0.525   0.157  -      (1766.830,6270.100)   432.210  -       
example/CTS_ccl_buf_00150/Y
-     CLKBUFX4  rise    0.217   0.743   0.146  0.025  (1766.560,6269.720)     0.650     1    
example/CTS_ccl_buf_00147/A
-     CLKBUFX4  rise    0.003   0.746   0.146  -      (1942.230,6047.800)   397.590  -       
example/CTS_ccl_buf_00147/Y
-     CLKBUFX4  rise    0.217   0.962   0.158  0.027  (1941.960,6047.420)     0.650     1    
example/CTS_ccl_buf_00144/A
-     CLKBUFX4  rise    0.003   0.966   0.158  -      (2175.030,5849.440)   431.050  -       
example/CTS_ccl_buf_00144/Y
-     CLKBUFX4  rise    0.222   1.188   0.156  0.027  (2174.760,5849.060)     0.650     1    
example/CTS_ccl_buf_00141/A
-     CLKBUFX3  rise    0.003   1.191   0.156  -      (2374.100,5623.715)   424.685  -       
example/CTS_ccl_buf_00141/Y
-     CLKBUFX3  rise    0.137   1.328   0.021  0.001  (2373.885,5624.300)     0.800     1    
example/CTS_cpc_drv_buf_00182/A
-     CLKBUFX4  rise    0.000   1.328   0.021  -      (2376.230,5623.720)     2.925  -       
example/CTS_cpc_drv_buf_00182/Y
-     CLKBUFX4  rise    0.154   1.482   0.160  0.028  (2375.960,5623.340)     0.650     1    
example/CTS_ccl_buf_00138/A
-     CLKBUFX4  rise    0.004   1.487   0.160  -      (2603.230,5408.260)   442.350  -       
example/CTS_ccl_buf_00138/Y
-     CLKBUFX4  rise    0.204   1.691   0.120  0.020  (2602.960,5407.880)     0.650     1    
example/CTS_ccl_buf_00136/A
-     CLKBUFX4  rise    0.002   1.693   0.120  -      (2765.830,5257.780)   312.970  -       
example/CTS_ccl_buf_00136/Y
-     CLKBUFX4  rise    0.202   1.896   0.156  0.027  (2765.560,5257.400)     0.650     1    
example/CTS_ccl_buf_00132/A
-     CLKBUFX4  rise    0.003   1.899   0.156  -      (2969.830,5035.480)   426.190  -       
example/CTS_ccl_buf_00132/Y
-     CLKBUFX4  rise    0.197   2.096   0.111  0.018  (2969.560,5035.100)     0.650     1    
example/CTS_ccl_buf_00131/A
-     CLKBUFX4  rise    0.002   2.098   0.111  -      (3125.030,4908.940)   281.630  -       
example/CTS_ccl_buf_00131/Y
-     CLKBUFX4  rise    0.190   2.288   0.138  0.024  (3124.760,4908.560)     0.650     2    
example/CTS_ccl_buf_00124/A
-     CLKBUFX4  rise    0.002   2.290   0.138  -      (3137.830,4698.600)   223.030  -       
example/CTS_ccl_buf_00124/Y
-     CLKBUFX4  rise    0.207   2.497   0.145  0.025  (3137.560,4698.980)     0.650     1    
example/CTS_ccl_buf_00118/A
-     CLKBUFX4  rise    0.003   2.500   0.145  -      (2926.030,4515.640)   394.870  -       
example/CTS_ccl_buf_00118/Y
-     CLKBUFX4  rise    0.217   2.717   0.160  0.028  (2925.760,4515.260)     0.650     1    
example/CTS_ccl_buf_00112/A
-     CLKBUFX4  rise    0.004   2.720   0.160  -      (2699.830,4303.600)   437.590  -       
example/CTS_ccl_buf_00112/Y
-     CLKBUFX4  rise    0.220   2.941   0.151  0.026  (2699.560,4303.220)     0.650     1    
example/CTS_ccl_buf_00106/A
-     CLKBUFX4  rise    0.003   2.944   0.151  -      (2505.030,4088.140)   409.610  -       
example/CTS_ccl_buf_00106/Y
-     CLKBUFX4  rise    0.219   3.163   0.158  0.027  (2504.760,4087.760)     0.650     1    
example/CTS_ccl_buf_00100/A
-     CLKBUFX3  rise    0.003   3.167   0.158  -      (2287.500,3872.675)   432.345  -       
example/CTS_ccl_buf_00100/Y
-     CLKBUFX3  rise    0.150   3.317   0.043  0.004  (2287.285,3873.260)     0.800     1    
example/CTS_cpc_drv_buf_00190/A
-     CLKBUFX4  rise    0.000   3.317   0.043  -      (2288.430,3819.660)    54.745  -       
example/CTS_cpc_drv_buf_00190/Y
-     CLKBUFX4  rise    0.163   3.480   0.156  0.027  (2288.160,3820.040)     0.650     1    
example/CTS_ccl_buf_00094/A
-     CLKBUFX4  rise    0.004   3.484   0.156  -      (2082.830,3602.500)   422.870  -       
example/CTS_ccl_buf_00094/Y
-     CLKBUFX4  rise    0.213   3.698   0.140  0.024  (2082.560,3602.120)     0.650     2    
example/CTS_ccl_buf_00088/A
-     CLKBUFX4  rise    0.002   3.699   0.140  -      (2056.830,3513.580)   114.270  -       
example/CTS_ccl_buf_00088/Y
-     CLKBUFX4  rise    0.186   3.885   0.105  0.017  (2056.560,3513.200)     0.650     1    
example/CTS_ccl_buf_00082/A
-     CLKBUFX4  rise    0.001   3.887   0.105  -      (2317.830,3510.160)   264.310  -       
example/CTS_ccl_buf_00082/Y
-     CLKBUFX4  rise    0.162   4.049   0.094  0.015  (2317.560,3509.780)     0.650     1    
example/CTS_ccl_buf_00073/A
-     CLKBUFX4  rise    0.001   4.050   0.094  -      (2547.030,3510.160)   229.850  -       
example/CTS_ccl_buf_00073/Y
-     CLKBUFX4  rise    0.157   4.207   0.095  0.015  (2546.760,3509.780)     0.650     1    
example/CTS_ccl_buf_00070/A
-     CLKBUFX4  rise    0.001   4.208   0.095  -      (2774.430,3510.160)   228.050  -       
example/CTS_ccl_buf_00070/Y
-     CLKBUFX4  rise    0.183   4.391   0.140  0.024  (2774.160,3509.780)     0.650     4    
example/CTS_ccl_a_buf_00053/A
-     CLKBUFX4  rise    0.002   4.393   0.140  -      (3019.230,3510.160)   245.450  -       
example/CTS_ccl_a_buf_00053/Y
-     CLKBUFX4  rise    0.208   4.602   0.146  0.025  (3018.960,3509.780)     0.650    12    
example/CTS_ccl_a_buf_00022/A
-     CLKBUFX4  rise    0.001   4.603   0.146  -      (3072.630,3491.340)    72.110  -       
example/CTS_ccl_a_buf_00022/Y
-     CLKBUFX4  rise    0.190   4.793   0.107  0.017  (3072.360,3491.720)     0.650    27    
example/CTS_cpc_drv_buf_00288/A
-     CLKBUFX4  rise    0.000   4.793   0.107  -      (3072.830,3487.920)     4.270  -       
example/CTS_cpc_drv_buf_00288/Y
-     CLKBUFX4  rise    0.168   4.961   0.103  0.017  (3072.560,3488.300)     0.650    27    
example/cpuregs_reg[16][18]/CK
-     DFFHQX1   rise    0.001   4.962   0.103  -      (3078.075,3455.690)    38.125  -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : example/count_cycle_reg[53]/CK
Delay     : 0.225

----------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr    Arrival  Slew    Cap    Location             Distance  Fanout  Status
                       (ns)    (ns)     (ns)    (pF)                        (um)              
-- Clockpath trace ---------------------------------------------------------------------------------
clk
-     -         rise   -        0.000   19.506  2.387  (420.000,7609.290)   -            1    
iopads/pad_clk/PAD
-     PADDI     rise    0.000   0.000   19.506  -      (420.000,7609.290)      0.000  -       
iopads/pad_clk/Y
-     PADDI     rise   -5.005  -5.005    0.317  0.075  (422.087,7450.363)    161.015     1    
example/CTS_cpc_drv_buf_00171/A
-     CLKBUFX4  rise    0.023  -4.981    0.422  -      (872.830,6704.440)   1196.665  -       
example/CTS_cpc_drv_buf_00171/Y
-     CLKBUFX4  rise    0.359  -4.623    0.161  0.027  (872.560,6704.060)      0.650     1    
example/CTS_ccl_buf_00158/A
-     CLKBUFX3  rise    0.004  -4.619    0.161  -      (1303.300,6702.725)   432.075  -       
example/CTS_ccl_buf_00158/Y
-     CLKBUFX3  rise    0.140  -4.479    0.021  0.001  (1303.085,6702.140)     0.800     1    
example/CTS_ccl_buf_00156/A
-     CLKBUFX4  rise    0.000  -4.479    0.021  -      (1305.230,6701.020)     3.265  -       
example/CTS_ccl_buf_00156/Y
-     CLKBUFX4  rise    0.155  -4.324    0.159  0.028  (1304.960,6700.640)     0.650     1    
example/CTS_ccl_buf_00153/A
-     CLKBUFX3  rise    0.004  -4.321    0.159  -      (1542.300,6495.815)   442.165  -       
example/CTS_ccl_buf_00153/Y
-     CLKBUFX3  rise    0.142  -4.178    0.028  0.002  (1542.085,6496.400)     0.800     1    
example/CTS_cpc_drv_buf_00179/A
-     CLKBUFX4  rise    0.000  -4.178    0.028  -      (1560.230,6495.820)    18.725  -       
example/CTS_cpc_drv_buf_00179/Y
-     CLKBUFX4  rise    0.156  -4.022    0.157  0.027  (1559.960,6495.440)     0.650     1    
example/CTS_ccl_buf_00150/A
-     CLKBUFX4  rise    0.004  -4.018    0.157  -      (1766.830,6270.100)   432.210  -       
example/CTS_ccl_buf_00150/Y
-     CLKBUFX4  rise    0.217  -3.800    0.146  0.025  (1766.560,6269.720)     0.650     1    
example/CTS_ccl_buf_00147/A
-     CLKBUFX4  rise    0.003  -3.797    0.146  -      (1942.230,6047.800)   397.590  -       
example/CTS_ccl_buf_00147/Y
-     CLKBUFX4  rise    0.217  -3.581    0.158  0.027  (1941.960,6047.420)     0.650     1    
example/CTS_ccl_buf_00144/A
-     CLKBUFX4  rise    0.003  -3.577    0.158  -      (2175.030,5849.440)   431.050  -       
example/CTS_ccl_buf_00144/Y
-     CLKBUFX4  rise    0.222  -3.355    0.156  0.027  (2174.760,5849.060)     0.650     1    
example/CTS_ccl_buf_00141/A
-     CLKBUFX3  rise    0.003  -3.352    0.156  -      (2374.100,5623.715)   424.685  -       
example/CTS_ccl_buf_00141/Y
-     CLKBUFX3  rise    0.137  -3.215    0.021  0.001  (2373.885,5624.300)     0.800     1    
example/CTS_cpc_drv_buf_00182/A
-     CLKBUFX4  rise    0.000  -3.215    0.021  -      (2376.230,5623.720)     2.925  -       
example/CTS_cpc_drv_buf_00182/Y
-     CLKBUFX4  rise    0.154  -3.061    0.160  0.028  (2375.960,5623.340)     0.650     1    
example/CTS_ccl_buf_00138/A
-     CLKBUFX4  rise    0.004  -3.056    0.160  -      (2603.230,5408.260)   442.350  -       
example/CTS_ccl_buf_00138/Y
-     CLKBUFX4  rise    0.204  -2.852    0.120  0.020  (2602.960,5407.880)     0.650     1    
example/CTS_ccl_buf_00136/A
-     CLKBUFX4  rise    0.002  -2.850    0.120  -      (2765.830,5257.780)   312.970  -       
example/CTS_ccl_buf_00136/Y
-     CLKBUFX4  rise    0.202  -2.647    0.156  0.027  (2765.560,5257.400)     0.650     1    
example/CTS_ccl_buf_00132/A
-     CLKBUFX4  rise    0.003  -2.644    0.156  -      (2969.830,5035.480)   426.190  -       
example/CTS_ccl_buf_00132/Y
-     CLKBUFX4  rise    0.197  -2.447    0.111  0.018  (2969.560,5035.100)     0.650     1    
example/CTS_ccl_buf_00131/A
-     CLKBUFX4  rise    0.002  -2.445    0.111  -      (3125.030,4908.940)   281.630  -       
example/CTS_ccl_buf_00131/Y
-     CLKBUFX4  rise    0.190  -2.255    0.138  0.024  (3124.760,4908.560)     0.650     2    
example/CTS_ccl_buf_00124/A
-     CLKBUFX4  rise    0.002  -2.253    0.138  -      (3137.830,4698.600)   223.030  -       
example/CTS_ccl_buf_00124/Y
-     CLKBUFX4  rise    0.207  -2.046    0.145  0.025  (3137.560,4698.980)     0.650     1    
example/CTS_ccl_buf_00118/A
-     CLKBUFX4  rise    0.003  -2.043    0.145  -      (2926.030,4515.640)   394.870  -       
example/CTS_ccl_buf_00118/Y
-     CLKBUFX4  rise    0.217  -1.826    0.160  0.028  (2925.760,4515.260)     0.650     1    
example/CTS_ccl_buf_00112/A
-     CLKBUFX4  rise    0.004  -1.823    0.160  -      (2699.830,4303.600)   437.590  -       
example/CTS_ccl_buf_00112/Y
-     CLKBUFX4  rise    0.220  -1.602    0.151  0.026  (2699.560,4303.220)     0.650     1    
example/CTS_ccl_buf_00106/A
-     CLKBUFX4  rise    0.003  -1.599    0.151  -      (2505.030,4088.140)   409.610  -       
example/CTS_ccl_buf_00106/Y
-     CLKBUFX4  rise    0.219  -1.380    0.158  0.027  (2504.760,4087.760)     0.650     1    
example/CTS_ccl_buf_00100/A
-     CLKBUFX3  rise    0.003  -1.376    0.158  -      (2287.500,3872.675)   432.345  -       
example/CTS_ccl_buf_00100/Y
-     CLKBUFX3  rise    0.150  -1.226    0.043  0.004  (2287.285,3873.260)     0.800     1    
example/CTS_cpc_drv_buf_00190/A
-     CLKBUFX4  rise    0.000  -1.226    0.043  -      (2288.430,3819.660)    54.745  -       
example/CTS_cpc_drv_buf_00190/Y
-     CLKBUFX4  rise    0.163  -1.062    0.156  0.027  (2288.160,3820.040)     0.650     1    
example/CTS_ccl_buf_00094/A
-     CLKBUFX4  rise    0.004  -1.058    0.156  -      (2082.830,3602.500)   422.870  -       
example/CTS_ccl_buf_00094/Y
-     CLKBUFX4  rise    0.213  -0.845    0.140  0.024  (2082.560,3602.120)     0.650     2    
example/CTS_ccl_buf_00088/A
-     CLKBUFX4  rise    0.002  -0.843    0.140  -      (2056.830,3513.580)   114.270  -       
example/CTS_ccl_buf_00088/Y
-     CLKBUFX4  rise    0.186  -0.657    0.105  0.017  (2056.560,3513.200)     0.650     1    
example/CTS_ccl_buf_00082/A
-     CLKBUFX4  rise    0.001  -0.656    0.105  -      (2317.830,3510.160)   264.310  -       
example/CTS_ccl_buf_00082/Y
-     CLKBUFX4  rise    0.162  -0.494    0.094  0.015  (2317.560,3509.780)     0.650     1    
example/CTS_ccl_buf_00073/A
-     CLKBUFX4  rise    0.001  -0.493    0.094  -      (2547.030,3510.160)   229.850  -       
example/CTS_ccl_buf_00073/Y
-     CLKBUFX4  rise    0.157  -0.336    0.095  0.015  (2546.760,3509.780)     0.650     1    
example/CTS_ccl_buf_00070/A
-     CLKBUFX4  rise    0.001  -0.335    0.095  -      (2774.430,3510.160)   228.050  -       
example/CTS_ccl_buf_00070/Y
-     CLKBUFX4  rise    0.183  -0.152    0.140  0.024  (2774.160,3509.780)     0.650     4    
example/CTS_ccl_a_buf_00054/A
-     CLKBUFX4  rise    0.002  -0.149    0.140  -      (3022.430,3559.740)   298.230  -       
example/CTS_ccl_a_buf_00054/Y
-     CLKBUFX4  rise    0.199   0.050    0.129  0.022  (3022.160,3560.120)     0.650     9    
example/CTS_ccl_a_buf_00045/A
-     CLKBUFX3  rise    0.002   0.051    0.129  -      (3173.100,3593.945)   184.765  -       
example/CTS_ccl_a_buf_00045/Y
-     CLKBUFX3  rise    0.174   0.225    0.111  0.014  (3172.885,3593.360)     0.800    23    
example/count_cycle_reg[53]/CK
-     DFFHQX1   rise    0.000   0.225    0.111  -      (3172.275,3597.110)     4.360  -       
----------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : example/cpuregs_reg[15][18]/CK
Delay     : 0.421

----------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr    Arrival  Slew    Cap    Location             Distance  Fanout  Status
                       (ns)    (ns)     (ns)    (pF)                        (um)              
-- Clockpath trace ---------------------------------------------------------------------------------
clk
-     -         rise   -        0.000   19.506  2.387  (420.000,7609.290)   -            1    
iopads/pad_clk/PAD
-     PADDI     rise    0.000   0.000   19.506  -      (420.000,7609.290)      0.000  -       
iopads/pad_clk/Y
-     PADDI     rise   -5.005  -5.005    0.317  0.075  (422.087,7450.363)    161.015     1    
example/CTS_cpc_drv_buf_00171/A
-     CLKBUFX4  rise    0.023  -4.981    0.422  -      (872.830,6704.440)   1196.665  -       
example/CTS_cpc_drv_buf_00171/Y
-     CLKBUFX4  rise    0.359  -4.623    0.161  0.027  (872.560,6704.060)      0.650     1    
example/CTS_ccl_buf_00158/A
-     CLKBUFX3  rise    0.004  -4.619    0.161  -      (1303.300,6702.725)   432.075  -       
example/CTS_ccl_buf_00158/Y
-     CLKBUFX3  rise    0.140  -4.479    0.021  0.001  (1303.085,6702.140)     0.800     1    
example/CTS_ccl_buf_00156/A
-     CLKBUFX4  rise    0.000  -4.479    0.021  -      (1305.230,6701.020)     3.265  -       
example/CTS_ccl_buf_00156/Y
-     CLKBUFX4  rise    0.155  -4.324    0.159  0.028  (1304.960,6700.640)     0.650     1    
example/CTS_ccl_buf_00153/A
-     CLKBUFX3  rise    0.004  -4.321    0.159  -      (1542.300,6495.815)   442.165  -       
example/CTS_ccl_buf_00153/Y
-     CLKBUFX3  rise    0.142  -4.178    0.028  0.002  (1542.085,6496.400)     0.800     1    
example/CTS_cpc_drv_buf_00179/A
-     CLKBUFX4  rise    0.000  -4.178    0.028  -      (1560.230,6495.820)    18.725  -       
example/CTS_cpc_drv_buf_00179/Y
-     CLKBUFX4  rise    0.156  -4.022    0.157  0.027  (1559.960,6495.440)     0.650     1    
example/CTS_ccl_buf_00150/A
-     CLKBUFX4  rise    0.004  -4.018    0.157  -      (1766.830,6270.100)   432.210  -       
example/CTS_ccl_buf_00150/Y
-     CLKBUFX4  rise    0.217  -3.800    0.146  0.025  (1766.560,6269.720)     0.650     1    
example/CTS_ccl_buf_00147/A
-     CLKBUFX4  rise    0.003  -3.797    0.146  -      (1942.230,6047.800)   397.590  -       
example/CTS_ccl_buf_00147/Y
-     CLKBUFX4  rise    0.217  -3.581    0.158  0.027  (1941.960,6047.420)     0.650     1    
example/CTS_ccl_buf_00144/A
-     CLKBUFX4  rise    0.003  -3.577    0.158  -      (2175.030,5849.440)   431.050  -       
example/CTS_ccl_buf_00144/Y
-     CLKBUFX4  rise    0.222  -3.355    0.156  0.027  (2174.760,5849.060)     0.650     1    
example/CTS_ccl_buf_00141/A
-     CLKBUFX3  rise    0.003  -3.352    0.156  -      (2374.100,5623.715)   424.685  -       
example/CTS_ccl_buf_00141/Y
-     CLKBUFX3  rise    0.137  -3.215    0.021  0.001  (2373.885,5624.300)     0.800     1    
example/CTS_cpc_drv_buf_00182/A
-     CLKBUFX4  rise    0.000  -3.215    0.021  -      (2376.230,5623.720)     2.925  -       
example/CTS_cpc_drv_buf_00182/Y
-     CLKBUFX4  rise    0.154  -3.061    0.160  0.028  (2375.960,5623.340)     0.650     1    
example/CTS_ccl_buf_00138/A
-     CLKBUFX4  rise    0.004  -3.056    0.160  -      (2603.230,5408.260)   442.350  -       
example/CTS_ccl_buf_00138/Y
-     CLKBUFX4  rise    0.204  -2.852    0.120  0.020  (2602.960,5407.880)     0.650     1    
example/CTS_ccl_buf_00136/A
-     CLKBUFX4  rise    0.002  -2.850    0.120  -      (2765.830,5257.780)   312.970  -       
example/CTS_ccl_buf_00136/Y
-     CLKBUFX4  rise    0.202  -2.647    0.156  0.027  (2765.560,5257.400)     0.650     1    
example/CTS_ccl_buf_00132/A
-     CLKBUFX4  rise    0.003  -2.644    0.156  -      (2969.830,5035.480)   426.190  -       
example/CTS_ccl_buf_00132/Y
-     CLKBUFX4  rise    0.197  -2.447    0.111  0.018  (2969.560,5035.100)     0.650     1    
example/CTS_ccl_buf_00131/A
-     CLKBUFX4  rise    0.002  -2.445    0.111  -      (3125.030,4908.940)   281.630  -       
example/CTS_ccl_buf_00131/Y
-     CLKBUFX4  rise    0.190  -2.255    0.138  0.024  (3124.760,4908.560)     0.650     2    
example/CTS_ccl_buf_00124/A
-     CLKBUFX4  rise    0.002  -2.253    0.138  -      (3137.830,4698.600)   223.030  -       
example/CTS_ccl_buf_00124/Y
-     CLKBUFX4  rise    0.207  -2.046    0.145  0.025  (3137.560,4698.980)     0.650     1    
example/CTS_ccl_buf_00118/A
-     CLKBUFX4  rise    0.003  -2.043    0.145  -      (2926.030,4515.640)   394.870  -       
example/CTS_ccl_buf_00118/Y
-     CLKBUFX4  rise    0.217  -1.826    0.160  0.028  (2925.760,4515.260)     0.650     1    
example/CTS_ccl_buf_00112/A
-     CLKBUFX4  rise    0.004  -1.823    0.160  -      (2699.830,4303.600)   437.590  -       
example/CTS_ccl_buf_00112/Y
-     CLKBUFX4  rise    0.220  -1.602    0.151  0.026  (2699.560,4303.220)     0.650     1    
example/CTS_ccl_buf_00106/A
-     CLKBUFX4  rise    0.003  -1.599    0.151  -      (2505.030,4088.140)   409.610  -       
example/CTS_ccl_buf_00106/Y
-     CLKBUFX4  rise    0.219  -1.380    0.158  0.027  (2504.760,4087.760)     0.650     1    
example/CTS_ccl_buf_00100/A
-     CLKBUFX3  rise    0.003  -1.376    0.158  -      (2287.500,3872.675)   432.345  -       
example/CTS_ccl_buf_00100/Y
-     CLKBUFX3  rise    0.150  -1.226    0.043  0.004  (2287.285,3873.260)     0.800     1    
example/CTS_cpc_drv_buf_00190/A
-     CLKBUFX4  rise    0.000  -1.226    0.043  -      (2288.430,3819.660)    54.745  -       
example/CTS_cpc_drv_buf_00190/Y
-     CLKBUFX4  rise    0.163  -1.062    0.156  0.027  (2288.160,3820.040)     0.650     1    
example/CTS_ccl_buf_00094/A
-     CLKBUFX4  rise    0.004  -1.058    0.156  -      (2082.830,3602.500)   422.870  -       
example/CTS_ccl_buf_00094/Y
-     CLKBUFX4  rise    0.213  -0.845    0.140  0.024  (2082.560,3602.120)     0.650     2    
example/CTS_ccl_buf_00088/A
-     CLKBUFX4  rise    0.002  -0.843    0.140  -      (2056.830,3513.580)   114.270  -       
example/CTS_ccl_buf_00088/Y
-     CLKBUFX4  rise    0.186  -0.657    0.105  0.017  (2056.560,3513.200)     0.650     1    
example/CTS_ccl_buf_00082/A
-     CLKBUFX4  rise    0.001  -0.656    0.105  -      (2317.830,3510.160)   264.310  -       
example/CTS_ccl_buf_00082/Y
-     CLKBUFX4  rise    0.162  -0.494    0.094  0.015  (2317.560,3509.780)     0.650     1    
example/CTS_ccl_buf_00073/A
-     CLKBUFX4  rise    0.001  -0.493    0.094  -      (2547.030,3510.160)   229.850  -       
example/CTS_ccl_buf_00073/Y
-     CLKBUFX4  rise    0.157  -0.336    0.095  0.015  (2546.760,3509.780)     0.650     1    
example/CTS_ccl_buf_00070/A
-     CLKBUFX4  rise    0.001  -0.335    0.095  -      (2774.430,3510.160)   228.050  -       
example/CTS_ccl_buf_00070/Y
-     CLKBUFX4  rise    0.183  -0.152    0.140  0.024  (2774.160,3509.780)     0.650     4    
example/CTS_ccl_a_buf_00053/A
-     CLKBUFX4  rise    0.002  -0.149    0.140  -      (3019.230,3510.160)   245.450  -       
example/CTS_ccl_a_buf_00053/Y
-     CLKBUFX4  rise    0.209   0.059    0.146  0.025  (3018.960,3509.780)     0.650    12    
example/CTS_ccl_a_buf_00022/A
-     CLKBUFX4  rise    0.001   0.060    0.146  -      (3072.630,3491.340)    72.110  -       
example/CTS_ccl_a_buf_00022/Y
-     CLKBUFX4  rise    0.191   0.251    0.108  0.017  (3072.360,3491.720)     0.650    27    
example/CTS_cpc_drv_buf_00288/A
-     CLKBUFX4  rise    0.000   0.251    0.108  -      (3072.830,3487.920)     4.270  -       
example/CTS_cpc_drv_buf_00288/Y
-     CLKBUFX4  rise    0.169   0.420    0.104  0.017  (3072.560,3488.300)     0.650    27    
example/cpuregs_reg[15][18]/CK
-     DFFHQX1   rise    0.001   0.421    0.104  -      (3077.275,3469.370)    23.645  -       
----------------------------------------------------------------------------------------------------


<CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:48.0 real=0:00:47.9)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

-----------------------------------------------------------
Cell type                 Count    Area         Capacitance
-----------------------------------------------------------
Buffers                    132       293.778       0.049
Inverters                    0         0.000       0.000
Integrated Clock Gates       0         0.000       0.000
Discrete Clock Gates         0         0.000       0.000
Clock Logic                  1     14400.000       2.387
All                        133     14693.778       2.435
-----------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             1961
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               1961
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     16805.160
Leaf       9613.150
Total     26418.310
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      16658.590
Leaf        5262.245
Total      21920.835
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    2.427    1.077    3.505
Leaf     0.421    0.881    1.302
Total    2.848    1.958    4.806
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.413     0.000       0.000      0.000    0.000
-----------------------------------------------


Clock DAG net violations:
=========================

---------------------------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
---------------------------------------------------------------------------------------------------------------------
Remaining Transition    ns         6       0.045       0.087      0.269    [0.222, 0.021, 0.015, 0.005, 0.003, 0.002]
---------------------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max       Distribution                                                                 Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200      62       0.521       3.006      0.023    23.801    {21 <= 0.120ns, 7 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
Leaf        0.200      72       0.145       0.041      0.022     0.221    {16 <= 0.120ns, 33 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 9 <= 0.200ns}     {3 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------
Name        Type      Inst     Inst Area 
                      Count    (um^2)
-----------------------------------------
CLKBUFX4    buffer     81        193.914
CLKBUFX3    buffer     37         75.924
CLKBUFX2    buffer     14         23.940
PADDI       logic       1      14400.000
-----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
clk           0    132    0      1       12       53    1199.71    6566.54    14693.778  1.958  2.848  clk
----------------------------------------------------------------------------------------------------------------------

1 clock trees contain a total of 1 nets marked dont_touch, which will not have been buffered, and may have Design Rule Violations as a consequence.
1 clock trees contain a total of 1 nets marked ideal_network, which will not have been buffered, and may have Design Rule Violations as a consequence.

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max       Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length    Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)      Resistance   (um^2)     (pF)   (pF)
                                                                         (Ohms)                         
-------------------------------------------------------------------------------------------------------------
  0    132    0      1       12     1.80645     53    27.5278  1199.710    656.654    14693.778  1.958  2.848
-------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    0.000   156.610  1199.710  181.675
Source-sink manhattan distance (um)   0.000   154.935  1196.665  182.358
Source-sink resistance (Ohm)          0.000   135.277   656.654   88.758
------------------------------------------------------------------------

Transition distribution for half-corner default_emulate_delay_corner:both.late:
===============================================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max       Distribution                                                                 Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200      62       0.521       3.006      0.023    23.801    {21 <= 0.120ns, 7 <= 0.160ns, 10 <= 0.180ns, 5 <= 0.190ns, 17 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
Leaf        0.200      72       0.145       0.041      0.022     0.221    {16 <= 0.120ns, 33 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 9 <= 0.200ns}     {3 <= 0.210ns, 1 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 1                 0               0             0           260
---------------------------------------------------------------------------------------
Total               1                 0               0             0           260
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 1 clock tree pin with max capacitance violations.
Found a total of 1 max capacitance violation.
Total violation amount 2.087pF.

Max capacitance violation summary across all clock trees - Top 1 violation:
===========================================================================

Target and measured capacitances (in pF):

-----------------------------------------------------------------------------------------------------------
Half corner                             Violation  Capacitance  Capacitance  Target                     Pin
                                        amount     target       achieved     source                     
-----------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late    2.087       0.300        2.387     library_or_sdc_constraint  clk
-----------------------------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 260 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------------------------
Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                        amount     target  achieved  touch  net?   source    
                                                                     net?                    
----------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late   23.601    0.200    23.801   Y      N      explicit  iopads/pad_clk/PAD
default_emulate_delay_corner:both.late   23.601    0.200    23.801   Y      N      explicit  clk
default_emulate_delay_corner:both.late    0.222    0.200     0.422   N      N      explicit  example/CTS_cpc_drv_buf_00171/A
default_emulate_delay_corner:both.late    0.117    0.200     0.317   N      N      explicit  iopads/pad_clk/Y
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[5]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[8]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[9]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[14]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/reg_op2_reg[16]/CK
default_emulate_delay_corner:both.late    0.021    0.200     0.221   N      N      explicit  example/CTS_ccl_a_buf_00023/Y
----------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 2 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 132
# Inverters           :   0
  Total               : 132
Minimum depth         :  28
Maximum depth         :  29
Buffering area (um^2) : 293.778

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     1961       0       0       0         0         0
-----------------------------------------------------------------
Total    0     1961       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                         Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
--------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early     0.182          0.220          2.400         3.259      ignored          -      ignored          -
default_emulate_delay_corner:both.late      0.183          0.221         19.506        23.801      explicit     *0.200     explicit     *0.200
--------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
**WARN: (IMPCCOPT-2169):	Cannot extract parasitics for non-ILM net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:50.2 real=0:00:50.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        4.767     4.962     4.865        0.072       ignored                  -         0.195              -
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.225     0.421     0.323        0.072       explicit             0.200         0.196    100% {0.225, 0.421}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    4.767       1       4.962       2
-    min example/count_cycle_reg[53]/CK
-    max example/cpuregs_reg[23][7]/CK
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.225       3       0.421       4
-    min example/count_cycle_reg[53]/CK
-    max example/cpuregs_reg[29][18]/CK
----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
=================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : example/count_cycle_reg[53]/CK
Delay     : 4.767

---------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr    Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)    (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -         rise   -        0.000   2.400  2.387  (420.000,7609.290)   -            1    
iopads/pad_clk/PAD
-     PADDI     rise    0.000   0.000   2.400  -      (420.000,7609.290)      0.000  -       
iopads/pad_clk/Y
-     PADDI     rise   -0.351  -0.351   0.166  0.075  (422.087,7450.363)    161.015     1    
example/CTS_cpc_drv_buf_00171/A
-     CLKBUFX4  rise    0.024  -0.328   0.210  -      (872.830,6704.440)   1196.665  -       
example/CTS_cpc_drv_buf_00171/Y
-     CLKBUFX4  rise    0.249  -0.078   0.159  0.027  (872.560,6704.060)      0.650     1    
example/CTS_ccl_buf_00158/A
-     CLKBUFX3  rise    0.004  -0.074   0.159  -      (1303.300,6702.725)   432.075  -       
example/CTS_ccl_buf_00158/Y
-     CLKBUFX3  rise    0.139   0.064   0.021  0.001  (1303.085,6702.140)     0.800     1    
example/CTS_ccl_buf_00156/A
-     CLKBUFX4  rise    0.000   0.064   0.021  -      (1305.230,6701.020)     3.265  -       
example/CTS_ccl_buf_00156/Y
-     CLKBUFX4  rise    0.155   0.219   0.159  0.028  (1304.960,6700.640)     0.650     1    
example/CTS_ccl_buf_00153/A
-     CLKBUFX3  rise    0.004   0.223   0.159  -      (1542.300,6495.815)   442.165  -       
example/CTS_ccl_buf_00153/Y
-     CLKBUFX3  rise    0.142   0.365   0.028  0.002  (1542.085,6496.400)     0.800     1    
example/CTS_cpc_drv_buf_00179/A
-     CLKBUFX4  rise    0.000   0.365   0.028  -      (1560.230,6495.820)    18.725  -       
example/CTS_cpc_drv_buf_00179/Y
-     CLKBUFX4  rise    0.156   0.521   0.157  0.027  (1559.960,6495.440)     0.650     1    
example/CTS_ccl_buf_00150/A
-     CLKBUFX4  rise    0.004   0.525   0.157  -      (1766.830,6270.100)   432.210  -       
example/CTS_ccl_buf_00150/Y
-     CLKBUFX4  rise    0.217   0.743   0.146  0.025  (1766.560,6269.720)     0.650     1    
example/CTS_ccl_buf_00147/A
-     CLKBUFX4  rise    0.003   0.746   0.146  -      (1942.230,6047.800)   397.590  -       
example/CTS_ccl_buf_00147/Y
-     CLKBUFX4  rise    0.217   0.962   0.158  0.027  (1941.960,6047.420)     0.650     1    
example/CTS_ccl_buf_00144/A
-     CLKBUFX4  rise    0.003   0.966   0.158  -      (2175.030,5849.440)   431.050  -       
example/CTS_ccl_buf_00144/Y
-     CLKBUFX4  rise    0.222   1.188   0.156  0.027  (2174.760,5849.060)     0.650     1    
example/CTS_ccl_buf_00141/A
-     CLKBUFX3  rise    0.003   1.191   0.156  -      (2374.100,5623.715)   424.685  -       
example/CTS_ccl_buf_00141/Y
-     CLKBUFX3  rise    0.137   1.328   0.021  0.001  (2373.885,5624.300)     0.800     1    
example/CTS_cpc_drv_buf_00182/A
-     CLKBUFX4  rise    0.000   1.328   0.021  -      (2376.230,5623.720)     2.925  -       
example/CTS_cpc_drv_buf_00182/Y
-     CLKBUFX4  rise    0.154   1.482   0.160  0.028  (2375.960,5623.340)     0.650     1    
example/CTS_ccl_buf_00138/A
-     CLKBUFX4  rise    0.004   1.487   0.160  -      (2603.230,5408.260)   442.350  -       
example/CTS_ccl_buf_00138/Y
-     CLKBUFX4  rise    0.204   1.691   0.120  0.020  (2602.960,5407.880)     0.650     1    
example/CTS_ccl_buf_00136/A
-     CLKBUFX4  rise    0.002   1.693   0.120  -      (2765.830,5257.780)   312.970  -       
example/CTS_ccl_buf_00136/Y
-     CLKBUFX4  rise    0.202   1.896   0.156  0.027  (2765.560,5257.400)     0.650     1    
example/CTS_ccl_buf_00132/A
-     CLKBUFX4  rise    0.003   1.899   0.156  -      (2969.830,5035.480)   426.190  -       
example/CTS_ccl_buf_00132/Y
-     CLKBUFX4  rise    0.197   2.096   0.111  0.018  (2969.560,5035.100)     0.650     1    
example/CTS_ccl_buf_00131/A
-     CLKBUFX4  rise    0.002   2.098   0.111  -      (3125.030,4908.940)   281.630  -       
example/CTS_ccl_buf_00131/Y
-     CLKBUFX4  rise    0.190   2.288   0.138  0.024  (3124.760,4908.560)     0.650     2    
example/CTS_ccl_buf_00124/A
-     CLKBUFX4  rise    0.002   2.290   0.138  -      (3137.830,4698.600)   223.030  -       
example/CTS_ccl_buf_00124/Y
-     CLKBUFX4  rise    0.207   2.497   0.145  0.025  (3137.560,4698.980)     0.650     1    
example/CTS_ccl_buf_00118/A
-     CLKBUFX4  rise    0.003   2.500   0.145  -      (2926.030,4515.640)   394.870  -       
example/CTS_ccl_buf_00118/Y
-     CLKBUFX4  rise    0.217   2.717   0.160  0.028  (2925.760,4515.260)     0.650     1    
example/CTS_ccl_buf_00112/A
-     CLKBUFX4  rise    0.004   2.720   0.160  -      (2699.830,4303.600)   437.590  -       
example/CTS_ccl_buf_00112/Y
-     CLKBUFX4  rise    0.220   2.941   0.151  0.026  (2699.560,4303.220)     0.650     1    
example/CTS_ccl_buf_00106/A
-     CLKBUFX4  rise    0.003   2.944   0.151  -      (2505.030,4088.140)   409.610  -       
example/CTS_ccl_buf_00106/Y
-     CLKBUFX4  rise    0.219   3.163   0.158  0.027  (2504.760,4087.760)     0.650     1    
example/CTS_ccl_buf_00100/A
-     CLKBUFX3  rise    0.003   3.167   0.158  -      (2287.500,3872.675)   432.345  -       
example/CTS_ccl_buf_00100/Y
-     CLKBUFX3  rise    0.150   3.317   0.043  0.004  (2287.285,3873.260)     0.800     1    
example/CTS_cpc_drv_buf_00190/A
-     CLKBUFX4  rise    0.000   3.317   0.043  -      (2288.430,3819.660)    54.745  -       
example/CTS_cpc_drv_buf_00190/Y
-     CLKBUFX4  rise    0.163   3.480   0.156  0.027  (2288.160,3820.040)     0.650     1    
example/CTS_ccl_buf_00094/A
-     CLKBUFX4  rise    0.004   3.484   0.156  -      (2082.830,3602.500)   422.870  -       
example/CTS_ccl_buf_00094/Y
-     CLKBUFX4  rise    0.213   3.698   0.140  0.024  (2082.560,3602.120)     0.650     2    
example/CTS_ccl_buf_00088/A
-     CLKBUFX4  rise    0.002   3.699   0.140  -      (2056.830,3513.580)   114.270  -       
example/CTS_ccl_buf_00088/Y
-     CLKBUFX4  rise    0.186   3.885   0.105  0.017  (2056.560,3513.200)     0.650     1    
example/CTS_ccl_buf_00082/A
-     CLKBUFX4  rise    0.001   3.887   0.105  -      (2317.830,3510.160)   264.310  -       
example/CTS_ccl_buf_00082/Y
-     CLKBUFX4  rise    0.162   4.049   0.094  0.015  (2317.560,3509.780)     0.650     1    
example/CTS_ccl_buf_00073/A
-     CLKBUFX4  rise    0.001   4.050   0.094  -      (2547.030,3510.160)   229.850  -       
example/CTS_ccl_buf_00073/Y
-     CLKBUFX4  rise    0.157   4.207   0.095  0.015  (2546.760,3509.780)     0.650     1    
example/CTS_ccl_buf_00070/A
-     CLKBUFX4  rise    0.001   4.208   0.095  -      (2774.430,3510.160)   228.050  -       
example/CTS_ccl_buf_00070/Y
-     CLKBUFX4  rise    0.183   4.391   0.140  0.024  (2774.160,3509.780)     0.650     4    
example/CTS_ccl_a_buf_00054/A
-     CLKBUFX4  rise    0.002   4.393   0.140  -      (3022.430,3559.740)   298.230  -       
example/CTS_ccl_a_buf_00054/Y
-     CLKBUFX4  rise    0.199   4.592   0.129  0.022  (3022.160,3560.120)     0.650     9    
example/CTS_ccl_a_buf_00045/A
-     CLKBUFX3  rise    0.002   4.594   0.129  -      (3173.100,3593.945)   184.765  -       
example/CTS_ccl_a_buf_00045/Y
-     CLKBUFX3  rise    0.173   4.767   0.110  0.014  (3172.885,3593.360)     0.800    23    
example/count_cycle_reg[53]/CK
-     DFFHQX1   rise    0.000   4.767   0.110  -      (3172.275,3597.110)     4.360  -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
=================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : example/cpuregs_reg[16][18]/CK
Delay     : 4.962

---------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr    Arrival  Slew   Cap    Location             Distance  Fanout  Status
                       (ns)    (ns)     (ns)   (pF)                        (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -         rise   -        0.000   2.400  2.387  (420.000,7609.290)   -            1    
iopads/pad_clk/PAD
-     PADDI     rise    0.000   0.000   2.400  -      (420.000,7609.290)      0.000  -       
iopads/pad_clk/Y
-     PADDI     rise   -0.351  -0.351   0.166  0.075  (422.087,7450.363)    161.015     1    
example/CTS_cpc_drv_buf_00171/A
-     CLKBUFX4  rise    0.024  -0.328   0.210  -      (872.830,6704.440)   1196.665  -       
example/CTS_cpc_drv_buf_00171/Y
-     CLKBUFX4  rise    0.249  -0.078   0.159  0.027  (872.560,6704.060)      0.650     1    
example/CTS_ccl_buf_00158/A
-     CLKBUFX3  rise    0.004  -0.074   0.159  -      (1303.300,6702.725)   432.075  -       
example/CTS_ccl_buf_00158/Y
-     CLKBUFX3  rise    0.139   0.064   0.021  0.001  (1303.085,6702.140)     0.800     1    
example/CTS_ccl_buf_00156/A
-     CLKBUFX4  rise    0.000   0.064   0.021  -      (1305.230,6701.020)     3.265  -       
example/CTS_ccl_buf_00156/Y
-     CLKBUFX4  rise    0.155   0.219   0.159  0.028  (1304.960,6700.640)     0.650     1    
example/CTS_ccl_buf_00153/A
-     CLKBUFX3  rise    0.004   0.223   0.159  -      (1542.300,6495.815)   442.165  -       
example/CTS_ccl_buf_00153/Y
-     CLKBUFX3  rise    0.142   0.365   0.028  0.002  (1542.085,6496.400)     0.800     1    
example/CTS_cpc_drv_buf_00179/A
-     CLKBUFX4  rise    0.000   0.365   0.028  -      (1560.230,6495.820)    18.725  -       
example/CTS_cpc_drv_buf_00179/Y
-     CLKBUFX4  rise    0.156   0.521   0.157  0.027  (1559.960,6495.440)     0.650     1    
example/CTS_ccl_buf_00150/A
-     CLKBUFX4  rise    0.004   0.525   0.157  -      (1766.830,6270.100)   432.210  -       
example/CTS_ccl_buf_00150/Y
-     CLKBUFX4  rise    0.217   0.743   0.146  0.025  (1766.560,6269.720)     0.650     1    
example/CTS_ccl_buf_00147/A
-     CLKBUFX4  rise    0.003   0.746   0.146  -      (1942.230,6047.800)   397.590  -       
example/CTS_ccl_buf_00147/Y
-     CLKBUFX4  rise    0.217   0.962   0.158  0.027  (1941.960,6047.420)     0.650     1    
example/CTS_ccl_buf_00144/A
-     CLKBUFX4  rise    0.003   0.966   0.158  -      (2175.030,5849.440)   431.050  -       
example/CTS_ccl_buf_00144/Y
-     CLKBUFX4  rise    0.222   1.188   0.156  0.027  (2174.760,5849.060)     0.650     1    
example/CTS_ccl_buf_00141/A
-     CLKBUFX3  rise    0.003   1.191   0.156  -      (2374.100,5623.715)   424.685  -       
example/CTS_ccl_buf_00141/Y
-     CLKBUFX3  rise    0.137   1.328   0.021  0.001  (2373.885,5624.300)     0.800     1    
example/CTS_cpc_drv_buf_00182/A
-     CLKBUFX4  rise    0.000   1.328   0.021  -      (2376.230,5623.720)     2.925  -       
example/CTS_cpc_drv_buf_00182/Y
-     CLKBUFX4  rise    0.154   1.482   0.160  0.028  (2375.960,5623.340)     0.650     1    
example/CTS_ccl_buf_00138/A
-     CLKBUFX4  rise    0.004   1.487   0.160  -      (2603.230,5408.260)   442.350  -       
example/CTS_ccl_buf_00138/Y
-     CLKBUFX4  rise    0.204   1.691   0.120  0.020  (2602.960,5407.880)     0.650     1    
example/CTS_ccl_buf_00136/A
-     CLKBUFX4  rise    0.002   1.693   0.120  -      (2765.830,5257.780)   312.970  -       
example/CTS_ccl_buf_00136/Y
-     CLKBUFX4  rise    0.202   1.896   0.156  0.027  (2765.560,5257.400)     0.650     1    
example/CTS_ccl_buf_00132/A
-     CLKBUFX4  rise    0.003   1.899   0.156  -      (2969.830,5035.480)   426.190  -       
example/CTS_ccl_buf_00132/Y
-     CLKBUFX4  rise    0.197   2.096   0.111  0.018  (2969.560,5035.100)     0.650     1    
example/CTS_ccl_buf_00131/A
-     CLKBUFX4  rise    0.002   2.098   0.111  -      (3125.030,4908.940)   281.630  -       
example/CTS_ccl_buf_00131/Y
-     CLKBUFX4  rise    0.190   2.288   0.138  0.024  (3124.760,4908.560)     0.650     2    
example/CTS_ccl_buf_00124/A
-     CLKBUFX4  rise    0.002   2.290   0.138  -      (3137.830,4698.600)   223.030  -       
example/CTS_ccl_buf_00124/Y
-     CLKBUFX4  rise    0.207   2.497   0.145  0.025  (3137.560,4698.980)     0.650     1    
example/CTS_ccl_buf_00118/A
-     CLKBUFX4  rise    0.003   2.500   0.145  -      (2926.030,4515.640)   394.870  -       
example/CTS_ccl_buf_00118/Y
-     CLKBUFX4  rise    0.217   2.717   0.160  0.028  (2925.760,4515.260)     0.650     1    
example/CTS_ccl_buf_00112/A
-     CLKBUFX4  rise    0.004   2.720   0.160  -      (2699.830,4303.600)   437.590  -       
example/CTS_ccl_buf_00112/Y
-     CLKBUFX4  rise    0.220   2.941   0.151  0.026  (2699.560,4303.220)     0.650     1    
example/CTS_ccl_buf_00106/A
-     CLKBUFX4  rise    0.003   2.944   0.151  -      (2505.030,4088.140)   409.610  -       
example/CTS_ccl_buf_00106/Y
-     CLKBUFX4  rise    0.219   3.163   0.158  0.027  (2504.760,4087.760)     0.650     1    
example/CTS_ccl_buf_00100/A
-     CLKBUFX3  rise    0.003   3.167   0.158  -      (2287.500,3872.675)   432.345  -       
example/CTS_ccl_buf_00100/Y
-     CLKBUFX3  rise    0.150   3.317   0.043  0.004  (2287.285,3873.260)     0.800     1    
example/CTS_cpc_drv_buf_00190/A
-     CLKBUFX4  rise    0.000   3.317   0.043  -      (2288.430,3819.660)    54.745  -       
example/CTS_cpc_drv_buf_00190/Y
-     CLKBUFX4  rise    0.163   3.480   0.156  0.027  (2288.160,3820.040)     0.650     1    
example/CTS_ccl_buf_00094/A
-     CLKBUFX4  rise    0.004   3.484   0.156  -      (2082.830,3602.500)   422.870  -       
example/CTS_ccl_buf_00094/Y
-     CLKBUFX4  rise    0.213   3.698   0.140  0.024  (2082.560,3602.120)     0.650     2    
example/CTS_ccl_buf_00088/A
-     CLKBUFX4  rise    0.002   3.699   0.140  -      (2056.830,3513.580)   114.270  -       
example/CTS_ccl_buf_00088/Y
-     CLKBUFX4  rise    0.186   3.885   0.105  0.017  (2056.560,3513.200)     0.650     1    
example/CTS_ccl_buf_00082/A
-     CLKBUFX4  rise    0.001   3.887   0.105  -      (2317.830,3510.160)   264.310  -       
example/CTS_ccl_buf_00082/Y
-     CLKBUFX4  rise    0.162   4.049   0.094  0.015  (2317.560,3509.780)     0.650     1    
example/CTS_ccl_buf_00073/A
-     CLKBUFX4  rise    0.001   4.050   0.094  -      (2547.030,3510.160)   229.850  -       
example/CTS_ccl_buf_00073/Y
-     CLKBUFX4  rise    0.157   4.207   0.095  0.015  (2546.760,3509.780)     0.650     1    
example/CTS_ccl_buf_00070/A
-     CLKBUFX4  rise    0.001   4.208   0.095  -      (2774.430,3510.160)   228.050  -       
example/CTS_ccl_buf_00070/Y
-     CLKBUFX4  rise    0.183   4.391   0.140  0.024  (2774.160,3509.780)     0.650     4    
example/CTS_ccl_a_buf_00053/A
-     CLKBUFX4  rise    0.002   4.393   0.140  -      (3019.230,3510.160)   245.450  -       
example/CTS_ccl_a_buf_00053/Y
-     CLKBUFX4  rise    0.208   4.602   0.146  0.025  (3018.960,3509.780)     0.650    12    
example/CTS_ccl_a_buf_00022/A
-     CLKBUFX4  rise    0.001   4.603   0.146  -      (3072.630,3491.340)    72.110  -       
example/CTS_ccl_a_buf_00022/Y
-     CLKBUFX4  rise    0.190   4.793   0.107  0.017  (3072.360,3491.720)     0.650    27    
example/CTS_cpc_drv_buf_00288/A
-     CLKBUFX4  rise    0.000   4.793   0.107  -      (3072.830,3487.920)     4.270  -       
example/CTS_cpc_drv_buf_00288/Y
-     CLKBUFX4  rise    0.168   4.961   0.103  0.017  (3072.560,3488.300)     0.650    27    
example/cpuregs_reg[16][18]/CK
-     DFFHQX1   rise    0.001   4.962   0.103  -      (3078.075,3455.690)    38.125  -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : example/count_cycle_reg[53]/CK
Delay     : 0.225

----------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr    Arrival  Slew    Cap    Location             Distance  Fanout  Status
                       (ns)    (ns)     (ns)    (pF)                        (um)              
-- Clockpath trace ---------------------------------------------------------------------------------
clk
-     -         rise   -        0.000   19.506  2.387  (420.000,7609.290)   -            1    
iopads/pad_clk/PAD
-     PADDI     rise    0.000   0.000   19.506  -      (420.000,7609.290)      0.000  -       
iopads/pad_clk/Y
-     PADDI     rise   -5.005  -5.005    0.317  0.075  (422.087,7450.363)    161.015     1    
example/CTS_cpc_drv_buf_00171/A
-     CLKBUFX4  rise    0.023  -4.981    0.422  -      (872.830,6704.440)   1196.665  -       
example/CTS_cpc_drv_buf_00171/Y
-     CLKBUFX4  rise    0.359  -4.623    0.161  0.027  (872.560,6704.060)      0.650     1    
example/CTS_ccl_buf_00158/A
-     CLKBUFX3  rise    0.004  -4.619    0.161  -      (1303.300,6702.725)   432.075  -       
example/CTS_ccl_buf_00158/Y
-     CLKBUFX3  rise    0.140  -4.479    0.021  0.001  (1303.085,6702.140)     0.800     1    
example/CTS_ccl_buf_00156/A
-     CLKBUFX4  rise    0.000  -4.479    0.021  -      (1305.230,6701.020)     3.265  -       
example/CTS_ccl_buf_00156/Y
-     CLKBUFX4  rise    0.155  -4.324    0.159  0.028  (1304.960,6700.640)     0.650     1    
example/CTS_ccl_buf_00153/A
-     CLKBUFX3  rise    0.004  -4.321    0.159  -      (1542.300,6495.815)   442.165  -       
example/CTS_ccl_buf_00153/Y
-     CLKBUFX3  rise    0.142  -4.178    0.028  0.002  (1542.085,6496.400)     0.800     1    
example/CTS_cpc_drv_buf_00179/A
-     CLKBUFX4  rise    0.000  -4.178    0.028  -      (1560.230,6495.820)    18.725  -       
example/CTS_cpc_drv_buf_00179/Y
-     CLKBUFX4  rise    0.156  -4.022    0.157  0.027  (1559.960,6495.440)     0.650     1    
example/CTS_ccl_buf_00150/A
-     CLKBUFX4  rise    0.004  -4.018    0.157  -      (1766.830,6270.100)   432.210  -       
example/CTS_ccl_buf_00150/Y
-     CLKBUFX4  rise    0.217  -3.800    0.146  0.025  (1766.560,6269.720)     0.650     1    
example/CTS_ccl_buf_00147/A
-     CLKBUFX4  rise    0.003  -3.797    0.146  -      (1942.230,6047.800)   397.590  -       
example/CTS_ccl_buf_00147/Y
-     CLKBUFX4  rise    0.217  -3.581    0.158  0.027  (1941.960,6047.420)     0.650     1    
example/CTS_ccl_buf_00144/A
-     CLKBUFX4  rise    0.003  -3.577    0.158  -      (2175.030,5849.440)   431.050  -       
example/CTS_ccl_buf_00144/Y
-     CLKBUFX4  rise    0.222  -3.355    0.156  0.027  (2174.760,5849.060)     0.650     1    
example/CTS_ccl_buf_00141/A
-     CLKBUFX3  rise    0.003  -3.352    0.156  -      (2374.100,5623.715)   424.685  -       
example/CTS_ccl_buf_00141/Y
-     CLKBUFX3  rise    0.137  -3.215    0.021  0.001  (2373.885,5624.300)     0.800     1    
example/CTS_cpc_drv_buf_00182/A
-     CLKBUFX4  rise    0.000  -3.215    0.021  -      (2376.230,5623.720)     2.925  -       
example/CTS_cpc_drv_buf_00182/Y
-     CLKBUFX4  rise    0.154  -3.061    0.160  0.028  (2375.960,5623.340)     0.650     1    
example/CTS_ccl_buf_00138/A
-     CLKBUFX4  rise    0.004  -3.056    0.160  -      (2603.230,5408.260)   442.350  -       
example/CTS_ccl_buf_00138/Y
-     CLKBUFX4  rise    0.204  -2.852    0.120  0.020  (2602.960,5407.880)     0.650     1    
example/CTS_ccl_buf_00136/A
-     CLKBUFX4  rise    0.002  -2.850    0.120  -      (2765.830,5257.780)   312.970  -       
example/CTS_ccl_buf_00136/Y
-     CLKBUFX4  rise    0.202  -2.647    0.156  0.027  (2765.560,5257.400)     0.650     1    
example/CTS_ccl_buf_00132/A
-     CLKBUFX4  rise    0.003  -2.644    0.156  -      (2969.830,5035.480)   426.190  -       
example/CTS_ccl_buf_00132/Y
-     CLKBUFX4  rise    0.197  -2.447    0.111  0.018  (2969.560,5035.100)     0.650     1    
example/CTS_ccl_buf_00131/A
-     CLKBUFX4  rise    0.002  -2.445    0.111  -      (3125.030,4908.940)   281.630  -       
example/CTS_ccl_buf_00131/Y
-     CLKBUFX4  rise    0.190  -2.255    0.138  0.024  (3124.760,4908.560)     0.650     2    
example/CTS_ccl_buf_00124/A
-     CLKBUFX4  rise    0.002  -2.253    0.138  -      (3137.830,4698.600)   223.030  -       
example/CTS_ccl_buf_00124/Y
-     CLKBUFX4  rise    0.207  -2.046    0.145  0.025  (3137.560,4698.980)     0.650     1    
example/CTS_ccl_buf_00118/A
-     CLKBUFX4  rise    0.003  -2.043    0.145  -      (2926.030,4515.640)   394.870  -       
example/CTS_ccl_buf_00118/Y
-     CLKBUFX4  rise    0.217  -1.826    0.160  0.028  (2925.760,4515.260)     0.650     1    
example/CTS_ccl_buf_00112/A
-     CLKBUFX4  rise    0.004  -1.823    0.160  -      (2699.830,4303.600)   437.590  -       
example/CTS_ccl_buf_00112/Y
-     CLKBUFX4  rise    0.220  -1.602    0.151  0.026  (2699.560,4303.220)     0.650     1    
example/CTS_ccl_buf_00106/A
-     CLKBUFX4  rise    0.003  -1.599    0.151  -      (2505.030,4088.140)   409.610  -       
example/CTS_ccl_buf_00106/Y
-     CLKBUFX4  rise    0.219  -1.380    0.158  0.027  (2504.760,4087.760)     0.650     1    
example/CTS_ccl_buf_00100/A
-     CLKBUFX3  rise    0.003  -1.376    0.158  -      (2287.500,3872.675)   432.345  -       
example/CTS_ccl_buf_00100/Y
-     CLKBUFX3  rise    0.150  -1.226    0.043  0.004  (2287.285,3873.260)     0.800     1    
example/CTS_cpc_drv_buf_00190/A
-     CLKBUFX4  rise    0.000  -1.226    0.043  -      (2288.430,3819.660)    54.745  -       
example/CTS_cpc_drv_buf_00190/Y
-     CLKBUFX4  rise    0.163  -1.062    0.156  0.027  (2288.160,3820.040)     0.650     1    
example/CTS_ccl_buf_00094/A
-     CLKBUFX4  rise    0.004  -1.058    0.156  -      (2082.830,3602.500)   422.870  -       
example/CTS_ccl_buf_00094/Y
-     CLKBUFX4  rise    0.213  -0.845    0.140  0.024  (2082.560,3602.120)     0.650     2    
example/CTS_ccl_buf_00088/A
-     CLKBUFX4  rise    0.002  -0.843    0.140  -      (2056.830,3513.580)   114.270  -       
example/CTS_ccl_buf_00088/Y
-     CLKBUFX4  rise    0.186  -0.657    0.105  0.017  (2056.560,3513.200)     0.650     1    
example/CTS_ccl_buf_00082/A
-     CLKBUFX4  rise    0.001  -0.656    0.105  -      (2317.830,3510.160)   264.310  -       
example/CTS_ccl_buf_00082/Y
-     CLKBUFX4  rise    0.162  -0.494    0.094  0.015  (2317.560,3509.780)     0.650     1    
example/CTS_ccl_buf_00073/A
-     CLKBUFX4  rise    0.001  -0.493    0.094  -      (2547.030,3510.160)   229.850  -       
example/CTS_ccl_buf_00073/Y
-     CLKBUFX4  rise    0.157  -0.336    0.095  0.015  (2546.760,3509.780)     0.650     1    
example/CTS_ccl_buf_00070/A
-     CLKBUFX4  rise    0.001  -0.335    0.095  -      (2774.430,3510.160)   228.050  -       
example/CTS_ccl_buf_00070/Y
-     CLKBUFX4  rise    0.183  -0.152    0.140  0.024  (2774.160,3509.780)     0.650     4    
example/CTS_ccl_a_buf_00054/A
-     CLKBUFX4  rise    0.002  -0.149    0.140  -      (3022.430,3559.740)   298.230  -       
example/CTS_ccl_a_buf_00054/Y
-     CLKBUFX4  rise    0.199   0.050    0.129  0.022  (3022.160,3560.120)     0.650     9    
example/CTS_ccl_a_buf_00045/A
-     CLKBUFX3  rise    0.002   0.051    0.129  -      (3173.100,3593.945)   184.765  -       
example/CTS_ccl_a_buf_00045/Y
-     CLKBUFX3  rise    0.174   0.225    0.111  0.014  (3172.885,3593.360)     0.800    23    
example/count_cycle_reg[53]/CK
-     DFFHQX1   rise    0.000   0.225    0.111  -      (3172.275,3597.110)     4.360  -       
----------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : example/cpuregs_reg[15][18]/CK
Delay     : 0.421

----------------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr    Arrival  Slew    Cap    Location             Distance  Fanout  Status
                       (ns)    (ns)     (ns)    (pF)                        (um)              
-- Clockpath trace ---------------------------------------------------------------------------------
clk
-     -         rise   -        0.000   19.506  2.387  (420.000,7609.290)   -            1    
iopads/pad_clk/PAD
-     PADDI     rise    0.000   0.000   19.506  -      (420.000,7609.290)      0.000  -       
iopads/pad_clk/Y
-     PADDI     rise   -5.005  -5.005    0.317  0.075  (422.087,7450.363)    161.015     1    
example/CTS_cpc_drv_buf_00171/A
-     CLKBUFX4  rise    0.023  -4.981    0.422  -      (872.830,6704.440)   1196.665  -       
example/CTS_cpc_drv_buf_00171/Y
-     CLKBUFX4  rise    0.359  -4.623    0.161  0.027  (872.560,6704.060)      0.650     1    
example/CTS_ccl_buf_00158/A
-     CLKBUFX3  rise    0.004  -4.619    0.161  -      (1303.300,6702.725)   432.075  -       
example/CTS_ccl_buf_00158/Y
-     CLKBUFX3  rise    0.140  -4.479    0.021  0.001  (1303.085,6702.140)     0.800     1    
example/CTS_ccl_buf_00156/A
-     CLKBUFX4  rise    0.000  -4.479    0.021  -      (1305.230,6701.020)     3.265  -       
example/CTS_ccl_buf_00156/Y
-     CLKBUFX4  rise    0.155  -4.324    0.159  0.028  (1304.960,6700.640)     0.650     1    
example/CTS_ccl_buf_00153/A
-     CLKBUFX3  rise    0.004  -4.321    0.159  -      (1542.300,6495.815)   442.165  -       
example/CTS_ccl_buf_00153/Y
-     CLKBUFX3  rise    0.142  -4.178    0.028  0.002  (1542.085,6496.400)     0.800     1    
example/CTS_cpc_drv_buf_00179/A
-     CLKBUFX4  rise    0.000  -4.178    0.028  -      (1560.230,6495.820)    18.725  -       
example/CTS_cpc_drv_buf_00179/Y
-     CLKBUFX4  rise    0.156  -4.022    0.157  0.027  (1559.960,6495.440)     0.650     1    
example/CTS_ccl_buf_00150/A
-     CLKBUFX4  rise    0.004  -4.018    0.157  -      (1766.830,6270.100)   432.210  -       
example/CTS_ccl_buf_00150/Y
-     CLKBUFX4  rise    0.217  -3.800    0.146  0.025  (1766.560,6269.720)     0.650     1    
example/CTS_ccl_buf_00147/A
-     CLKBUFX4  rise    0.003  -3.797    0.146  -      (1942.230,6047.800)   397.590  -       
example/CTS_ccl_buf_00147/Y
-     CLKBUFX4  rise    0.217  -3.581    0.158  0.027  (1941.960,6047.420)     0.650     1    
example/CTS_ccl_buf_00144/A
-     CLKBUFX4  rise    0.003  -3.577    0.158  -      (2175.030,5849.440)   431.050  -       
example/CTS_ccl_buf_00144/Y
-     CLKBUFX4  rise    0.222  -3.355    0.156  0.027  (2174.760,5849.060)     0.650     1    
example/CTS_ccl_buf_00141/A
-     CLKBUFX3  rise    0.003  -3.352    0.156  -      (2374.100,5623.715)   424.685  -       
example/CTS_ccl_buf_00141/Y
-     CLKBUFX3  rise    0.137  -3.215    0.021  0.001  (2373.885,5624.300)     0.800     1    
example/CTS_cpc_drv_buf_00182/A
-     CLKBUFX4  rise    0.000  -3.215    0.021  -      (2376.230,5623.720)     2.925  -       
example/CTS_cpc_drv_buf_00182/Y
-     CLKBUFX4  rise    0.154  -3.061    0.160  0.028  (2375.960,5623.340)     0.650     1    
example/CTS_ccl_buf_00138/A
-     CLKBUFX4  rise    0.004  -3.056    0.160  -      (2603.230,5408.260)   442.350  -       
example/CTS_ccl_buf_00138/Y
-     CLKBUFX4  rise    0.204  -2.852    0.120  0.020  (2602.960,5407.880)     0.650     1    
example/CTS_ccl_buf_00136/A
-     CLKBUFX4  rise    0.002  -2.850    0.120  -      (2765.830,5257.780)   312.970  -       
example/CTS_ccl_buf_00136/Y
-     CLKBUFX4  rise    0.202  -2.647    0.156  0.027  (2765.560,5257.400)     0.650     1    
example/CTS_ccl_buf_00132/A
-     CLKBUFX4  rise    0.003  -2.644    0.156  -      (2969.830,5035.480)   426.190  -       
example/CTS_ccl_buf_00132/Y
-     CLKBUFX4  rise    0.197  -2.447    0.111  0.018  (2969.560,5035.100)     0.650     1    
example/CTS_ccl_buf_00131/A
-     CLKBUFX4  rise    0.002  -2.445    0.111  -      (3125.030,4908.940)   281.630  -       
example/CTS_ccl_buf_00131/Y
-     CLKBUFX4  rise    0.190  -2.255    0.138  0.024  (3124.760,4908.560)     0.650     2    
example/CTS_ccl_buf_00124/A
-     CLKBUFX4  rise    0.002  -2.253    0.138  -      (3137.830,4698.600)   223.030  -       
example/CTS_ccl_buf_00124/Y
-     CLKBUFX4  rise    0.207  -2.046    0.145  0.025  (3137.560,4698.980)     0.650     1    
example/CTS_ccl_buf_00118/A
-     CLKBUFX4  rise    0.003  -2.043    0.145  -      (2926.030,4515.640)   394.870  -       
example/CTS_ccl_buf_00118/Y
-     CLKBUFX4  rise    0.217  -1.826    0.160  0.028  (2925.760,4515.260)     0.650     1    
example/CTS_ccl_buf_00112/A
-     CLKBUFX4  rise    0.004  -1.823    0.160  -      (2699.830,4303.600)   437.590  -       
example/CTS_ccl_buf_00112/Y
-     CLKBUFX4  rise    0.220  -1.602    0.151  0.026  (2699.560,4303.220)     0.650     1    
example/CTS_ccl_buf_00106/A
-     CLKBUFX4  rise    0.003  -1.599    0.151  -      (2505.030,4088.140)   409.610  -       
example/CTS_ccl_buf_00106/Y
-     CLKBUFX4  rise    0.219  -1.380    0.158  0.027  (2504.760,4087.760)     0.650     1    
example/CTS_ccl_buf_00100/A
-     CLKBUFX3  rise    0.003  -1.376    0.158  -      (2287.500,3872.675)   432.345  -       
example/CTS_ccl_buf_00100/Y
-     CLKBUFX3  rise    0.150  -1.226    0.043  0.004  (2287.285,3873.260)     0.800     1    
example/CTS_cpc_drv_buf_00190/A
-     CLKBUFX4  rise    0.000  -1.226    0.043  -      (2288.430,3819.660)    54.745  -       
example/CTS_cpc_drv_buf_00190/Y
-     CLKBUFX4  rise    0.163  -1.062    0.156  0.027  (2288.160,3820.040)     0.650     1    
example/CTS_ccl_buf_00094/A
-     CLKBUFX4  rise    0.004  -1.058    0.156  -      (2082.830,3602.500)   422.870  -       
example/CTS_ccl_buf_00094/Y
-     CLKBUFX4  rise    0.213  -0.845    0.140  0.024  (2082.560,3602.120)     0.650     2    
example/CTS_ccl_buf_00088/A
-     CLKBUFX4  rise    0.002  -0.843    0.140  -      (2056.830,3513.580)   114.270  -       
example/CTS_ccl_buf_00088/Y
-     CLKBUFX4  rise    0.186  -0.657    0.105  0.017  (2056.560,3513.200)     0.650     1    
example/CTS_ccl_buf_00082/A
-     CLKBUFX4  rise    0.001  -0.656    0.105  -      (2317.830,3510.160)   264.310  -       
example/CTS_ccl_buf_00082/Y
-     CLKBUFX4  rise    0.162  -0.494    0.094  0.015  (2317.560,3509.780)     0.650     1    
example/CTS_ccl_buf_00073/A
-     CLKBUFX4  rise    0.001  -0.493    0.094  -      (2547.030,3510.160)   229.850  -       
example/CTS_ccl_buf_00073/Y
-     CLKBUFX4  rise    0.157  -0.336    0.095  0.015  (2546.760,3509.780)     0.650     1    
example/CTS_ccl_buf_00070/A
-     CLKBUFX4  rise    0.001  -0.335    0.095  -      (2774.430,3510.160)   228.050  -       
example/CTS_ccl_buf_00070/Y
-     CLKBUFX4  rise    0.183  -0.152    0.140  0.024  (2774.160,3509.780)     0.650     4    
example/CTS_ccl_a_buf_00053/A
-     CLKBUFX4  rise    0.002  -0.149    0.140  -      (3019.230,3510.160)   245.450  -       
example/CTS_ccl_a_buf_00053/Y
-     CLKBUFX4  rise    0.209   0.059    0.146  0.025  (3018.960,3509.780)     0.650    12    
example/CTS_ccl_a_buf_00022/A
-     CLKBUFX4  rise    0.001   0.060    0.146  -      (3072.630,3491.340)    72.110  -       
example/CTS_ccl_a_buf_00022/Y
-     CLKBUFX4  rise    0.191   0.251    0.108  0.017  (3072.360,3491.720)     0.650    27    
example/CTS_cpc_drv_buf_00288/A
-     CLKBUFX4  rise    0.000   0.251    0.108  -      (3072.830,3487.920)     4.270  -       
example/CTS_cpc_drv_buf_00288/Y
-     CLKBUFX4  rise    0.169   0.420    0.104  0.017  (3072.560,3488.300)     0.650    27    
example/cpuregs_reg[15][18]/CK
-     DFFHQX1   rise    0.001   0.421    0.104  -      (3077.275,3469.370)    23.645  -       
----------------------------------------------------------------------------------------------------


<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3931.02 (MB), peak = 12271.50 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort    medium
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           41.7
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setDesignMode -process                          45
setExtractRCMode -coupling_c_th                 0.1
setExtractRCMode -engine                        preRoute
setExtractRCMode -relative_c_th                 1
setExtractRCMode -total_c_th                    0
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=4519.5M, init mem=4519.5M)
TechSite Violation:	512
*info: Placed = 15776          (Fixed = 132)
*info: Unplaced = 0           
Placement Density:0.08%(42847/52044705)
Placement Density (including fixed std cells):0.08%(42847/52044705)
Finished checkPlace (total: cpu=0:00:04.1, real=0:00:04.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=4519.5M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (132) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4519.5M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Jan 20 23:03:46 2024
#
#Generating timing data, please wait...
#17016 total nets, 16574 already routed, 16574 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3861.44 (MB), peak = 12271.50 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -37183.629 -> -3718.363, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3907.00 (MB), peak = 12271.50 (MB)
#Library Standard Delay: 41.70ps
#Slack threshold: 83.40ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3907.04 (MB), peak = 12271.50 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3914.45 (MB), peak = 12271.50 (MB)
#Default setup view is reset to default_emulate_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3914.46 (MB), peak = 12271.50 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
#Generating timing data took: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 3913.70 (MB), peak = 12271.50 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=17177)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Sat Jan 20 23:04:41 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.000 - 0.900] has 17102 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3953.29 (MB), peak = 12271.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 3994.34 (MB), peak = 12271.50 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 71
#	(Metal8)71 
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 71
#	net priority                  : 71
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |        71 |
#| Preferred Layer Effort   |        71 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| Metal8 (8)     |       71 |
#+----------------+----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3994.37 (MB), peak = 12271.50 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 601 (skipped).
#Total number of routable nets = 16576.
#Total number of nets in the design = 17177.
#16530 routable nets do not have any wires.
#46 routable nets have routed wires.
#16530 nets will be global routed.
#158 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#46 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Connectivity extraction summary:
#132 routed net(s) are imported.
#16444 (95.73%) nets are without wires.
#601 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 17177.
#
#
#Finished routing data preparation on Sat Jan 20 23:04:54 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.11 (MB)
#Total memory = 3994.48 (MB)
#Peak memory = 12271.50 (MB)
#
#
#Start global routing on Sat Jan 20 23:04:54 2024
#
#
#Start global routing initialization on Sat Jan 20 23:04:54 2024
#
#Number of eco nets is 86
#
#Start global routing data preparation on Sat Jan 20 23:04:54 2024
#
#Start routing resource analysis on Sat Jan 20 23:04:54 2024
#
#Routing resource analysis is done on Sat Jan 20 23:05:13 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H       28280       12194     7346654    10.44%
#  Metal2         V       34638        4162     7346654    10.35%
#  Metal3         H       36166        4308     7346654    10.38%
#  Metal4         V       34638        4162     7346654    10.35%
#  Metal5         H       36163        4311     7346654    10.38%
#  Metal6         V       34637        4163     7346654    10.35%
#  Metal7         H       36166        4308     7346654    10.38%
#  Metal8         V       34638        4162     7346654    10.35%
#  Metal9         H       36154        4320     7346654    10.38%
#  Metal10        V       13841        1678     7346654    10.42%
#  Metal11        H       14372        1817     7346654    10.67%
#  --------------------------------------------------------------
#  Total                 339694      12.52%    80813194    10.40%
#
#
#
#
#Global routing data preparation is done on Sat Jan 20 23:05:14 2024
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 5035.03 (MB), peak = 12271.50 (MB)
#
#
#Global routing initialization is done on Sat Jan 20 23:05:17 2024
#
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 5241.56 (MB), peak = 12271.50 (MB)
#
#Route nets in 1/3 round...
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 5242.48 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 5242.93 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 5241.21 (MB), peak = 12271.50 (MB)
#
#Route nets in 2/3 round...
#start global routing iteration 4...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 5241.75 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 5...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 5241.75 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 6...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 5241.67 (MB), peak = 12271.50 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 7...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 5245.99 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 8...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 5245.51 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 9...
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 5275.88 (MB), peak = 12271.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 601 (skipped).
#Total number of routable nets = 16576.
#Total number of nets in the design = 17177.
#
#16576 routable nets have routed wires.
#158 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#46 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------
#      Default          140                71             69           16372  
#       NDR_13           18                 0             18               0  
#---------------------------------------------------------------------------
#        Total          158                71             87           16372  
#---------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#---------------------------------------------------------------------------
#      Default          151                71             80           16372  
#       NDR_13           53                 0             53               0  
#---------------------------------------------------------------------------
#        Total          204                71            133           16372  
#---------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       43(0.00%)     10(0.00%)      1(0.00%)   (0.00%)
#  Metal3        4(0.00%)      1(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     47(0.00%)     11(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.35 |              2.60 |  3228.47  3502.08  3283.20  3556.80 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     0.35 | (Metal1)     2.60 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1674615 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 158808 um.
#Total wire length on LAYER Metal2 = 789651 um.
#Total wire length on LAYER Metal3 = 437649 um.
#Total wire length on LAYER Metal4 = 81749 um.
#Total wire length on LAYER Metal5 = 92001 um.
#Total wire length on LAYER Metal6 = 14394 um.
#Total wire length on LAYER Metal7 = 798 um.
#Total wire length on LAYER Metal8 = 97065 um.
#Total wire length on LAYER Metal9 = 2499 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 104322
#Total number of multi-cut vias = 5201 (  5.0%)
#Total number of single cut vias = 99121 ( 95.0%)
#Up-Via Summary (total 104322):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         52506 ( 99.2%)       403 (  0.8%)      52909
# Metal2         32259 ( 93.9%)      2113 (  6.1%)      34372
# Metal3          8968 ( 88.8%)      1135 ( 11.2%)      10103
# Metal4          4145 ( 82.0%)       908 ( 18.0%)       5053
# Metal5           696 ( 52.0%)       642 ( 48.0%)       1338
# Metal6           218 (100.0%)         0 (  0.0%)        218
# Metal7           169 (100.0%)         0 (  0.0%)        169
# Metal8           160 (100.0%)         0 (  0.0%)        160
#-----------------------------------------------------------
#                99121 ( 95.0%)      5201 (  5.0%)     104322 
#
#Total number of involved regular nets 2735
#Maximum src to sink distance  2101.9
#Average of max src_to_sink distance  94.8
#Average of ave src_to_sink distance  64.2
#Total number of involved priority nets 158
#Maximum src to sink distance for priority net 2290.6
#Average of max src_to_sink distance for priority net 680.9
#Average of ave src_to_sink distance for priority net 646.4
#Max overcon = 5 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:01:53
#Elapsed time = 00:01:52
#Increased memory = 577.41 (MB)
#Total memory = 4571.89 (MB)
#Peak memory = 12271.50 (MB)
#
#Finished global routing on Sat Jan 20 23:06:47 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3548.68 (MB), peak = 12271.50 (MB)
#Start Track Assignment.
#Done with 23712 horizontal wires in 85 hboxes and 24093 vertical wires in 85 hboxes.
#Done with 5450 horizontal wires in 85 hboxes and 5333 vertical wires in 85 hboxes.
#Done with 85 horizontal wires in 85 hboxes and 85 vertical wires in 85 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1    159137.04 	  0.02%  	  0.00% 	  0.02%
# Metal2    787575.37 	  0.01%  	  0.00% 	  0.00%
# Metal3    433814.97 	  0.03%  	  0.00% 	  0.00%
# Metal4     80583.30 	  0.03%  	  0.00% 	  0.00%
# Metal5     77369.85 	  0.01%  	  0.00% 	  0.00%
# Metal6      7539.50 	  0.00%  	  0.00% 	  0.00%
# Metal7       798.59 	  0.01%  	  0.00% 	  0.00%
# Metal8     97052.18 	  0.00%  	  0.00% 	  0.00%
# Metal9      2511.80 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1646382.61  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1671322 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 159083 um.
#Total wire length on LAYER Metal2 = 788156 um.
#Total wire length on LAYER Metal3 = 435915 um.
#Total wire length on LAYER Metal4 = 81368 um.
#Total wire length on LAYER Metal5 = 92077 um.
#Total wire length on LAYER Metal6 = 14373 um.
#Total wire length on LAYER Metal7 = 796 um.
#Total wire length on LAYER Metal8 = 97044 um.
#Total wire length on LAYER Metal9 = 2510 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 104322
#Total number of multi-cut vias = 5201 (  5.0%)
#Total number of single cut vias = 99121 ( 95.0%)
#Up-Via Summary (total 104322):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         52506 ( 99.2%)       403 (  0.8%)      52909
# Metal2         32259 ( 93.9%)      2113 (  6.1%)      34372
# Metal3          8968 ( 88.8%)      1135 ( 11.2%)      10103
# Metal4          4145 ( 82.0%)       908 ( 18.0%)       5053
# Metal5           696 ( 52.0%)       642 ( 48.0%)       1338
# Metal6           218 (100.0%)         0 (  0.0%)        218
# Metal7           169 (100.0%)         0 (  0.0%)        169
# Metal8           160 (100.0%)         0 (  0.0%)        160
#-----------------------------------------------------------
#                99121 ( 95.0%)      5201 (  5.0%)     104322 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 3547.09 (MB), peak = 12271.50 (MB)
#
#number of short segments in preferred routing layers
#	Metal5    Metal6    Metal8    Metal9    Total 
#	54        21        15        29        119       
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3553.12 (MB), peak = 12271.50 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.24 (MB)
#Total memory = 3558.23 (MB)
#Peak memory = 12271.50 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 6459 horizontal wires in 85 hboxes and 6337 vertical wires in 85 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#92x91 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#127/1000 hboxes pruned.
#444/2000 hboxes pruned.
#621/3000 hboxes pruned.
#954/4000 hboxes pruned.
#1143/5000 hboxes pruned.
#1411/6000 hboxes pruned.
#1599/7000 hboxes pruned.
#1895/8000 hboxes pruned.
#Complete generating extraction boxes.
#Extract 6198 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 16574 nets were built. 34575 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:07:12, elapsed time = 00:07:11 .
#   Increased memory =    37.03 (MB), total memory =  4294.20 (MB), peak memory = 12271.50 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4258.14 (MB), peak = 12271.50 (MB)
#RC Statistics: 107982 Res, 83810 Ground Cap, 7849 XCap (Edge to Edge)
#RC V/H edge ratio: 0.86, Avg V/H Edge Length: 15682.88 (80328), Avg L-Edge Length: 15845.57 (12982)
#Register nets and terms for rcdb /tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_jxg7XI.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 137224 nodes, 120650 edges, and 18250 xcaps
#34575 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_jxg7XI.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4852.289M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_jxg7XI.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32_chip has rcdb /tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_jxg7XI.rcdb.d specified
Cell picorv32_chip, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 4832.289M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:07:22
#Elapsed time = 00:07:22
#Increased memory = 712.41 (MB)
#Total memory = 4259.89 (MB)
#Peak memory = 12271.50 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -39531.197 -> -3953.120, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4269.34 (MB), peak = 12271.50 (MB)
#Library Standard Delay: 41.70ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4270.39 (MB), peak = 12271.50 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4271.03 (MB), peak = 12271.50 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 4.164290 (late)
*** writeDesignTiming (0:00:01.1) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4271.52 (MB), peak = 12271.50 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 16574
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Max Expansion Ratio      |        71 |
#| Preferred Layer Effort   |        71 |
#+--------------------------+-----------+
#  Bottom Preferred Layer
#+----------------+----------+
#|      Layer     | OPT_LA   |
#+----------------+----------+
#| Metal8 (8)     |       71 |
#+----------------+----------+
#
#----------------------------------------------------
Current (total cpu=2:10:08, real=3:34:30, peak res=12271.5M, current mem=4192.2M)
picorv32_chip
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4202.6M, current mem=4202.6M)
Current (total cpu=2:10:08, real=3:34:31, peak res=12271.5M, current mem=4202.6M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4202.64 (MB), peak = 12271.50 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 16574
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 742 horizontal wires in 85 hboxes and 739 vertical wires in 85 hboxes.
#Done with 117 horizontal wires in 85 hboxes and 156 vertical wires in 85 hboxes.
#Done with 85 horizontal wires in 85 hboxes and 85 vertical wires in 85 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1    159137.44 	  0.02%  	  0.00% 	  0.02%
# Metal2    787559.60 	  0.00%  	  0.00% 	  0.00%
# Metal3    433836.33 	  0.02%  	  0.00% 	  0.00%
# Metal4     80583.87 	  0.01%  	  0.00% 	  0.00%
# Metal5     77371.35 	  0.00%  	  0.00% 	  0.00%
# Metal6      7533.23 	  0.00%  	  0.00% 	  0.00%
# Metal7       798.16 	  0.01%  	  0.00% 	  0.00%
# Metal8     97052.18 	  0.00%  	  0.00% 	  0.00%
# Metal9      2511.80 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1646383.97  	  0.01% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1671356 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 159084 um.
#Total wire length on LAYER Metal2 = 788152 um.
#Total wire length on LAYER Metal3 = 435951 um.
#Total wire length on LAYER Metal4 = 81372 um.
#Total wire length on LAYER Metal5 = 92080 um.
#Total wire length on LAYER Metal6 = 14368 um.
#Total wire length on LAYER Metal7 = 796 um.
#Total wire length on LAYER Metal8 = 97044 um.
#Total wire length on LAYER Metal9 = 2510 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 104322
#Total number of multi-cut vias = 5201 (  5.0%)
#Total number of single cut vias = 99121 ( 95.0%)
#Up-Via Summary (total 104322):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         52506 ( 99.2%)       403 (  0.8%)      52909
# Metal2         32259 ( 93.9%)      2113 (  6.1%)      34372
# Metal3          8968 ( 88.8%)      1135 ( 11.2%)      10103
# Metal4          4145 ( 82.0%)       908 ( 18.0%)       5053
# Metal5           696 ( 52.0%)       642 ( 48.0%)       1338
# Metal6           218 (100.0%)         0 (  0.0%)        218
# Metal7           169 (100.0%)         0 (  0.0%)        169
# Metal8           160 (100.0%)         0 (  0.0%)        160
#-----------------------------------------------------------
#                99121 ( 95.0%)      5201 (  5.0%)     104322 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4203.80 (MB), peak = 12271.50 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:09:53
#Elapsed time = 00:09:53
#Increased memory = -405.78 (MB)
#Total memory = 3528.34 (MB)
#Peak memory = 12271.50 (MB)
#Start reading timing information from file .timing_file_13147.tif.gz ...
#Read in timing information for 409 ports, 16191 instances from timing file .timing_file_13147.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 63 violations
#    elapsed time = 00:00:52, memory = 3728.21 (MB)
#    completing 20% with 88 violations
#    elapsed time = 00:01:41, memory = 3702.55 (MB)
#    completing 30% with 92 violations
#    elapsed time = 00:02:05, memory = 3701.40 (MB)
#    completing 40% with 122 violations
#    elapsed time = 00:03:12, memory = 3717.97 (MB)
#    completing 50% with 122 violations
#    elapsed time = 00:03:34, memory = 3719.26 (MB)
#    completing 60% with 138 violations
#    elapsed time = 00:04:22, memory = 3772.97 (MB)
#    completing 70% with 156 violations
#    elapsed time = 00:05:04, memory = 3741.64 (MB)
#    completing 80% with 157 violations
#    elapsed time = 00:05:28, memory = 3744.19 (MB)
#    completing 90% with 182 violations
#    elapsed time = 00:06:27, memory = 3742.89 (MB)
#    completing 100% with 182 violations
#    elapsed time = 00:06:49, memory = 3745.51 (MB)
#   number of violations = 182
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	Metal1        9       31      100        0      140
#	Metal2        0        0       41        0       41
#	Metal3        0        0        0        1        1
#	Totals        9       31      141        1      182
#11105 out of 16191 instances (68.6%) need to be verified(marked ipoed), dirty area = 0.0%.
#   number of violations = 186
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	Metal1        9       31      103        0      143
#	Metal2        0        0       42        0       42
#	Metal3        0        0        0        1        1
#	Totals        9       31      145        1      186
#cpu time = 00:09:37, elapsed time = 00:09:37, memory = 3521.91 (MB), peak = 12271.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 41
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        5        4        0        9
#	Metal2        8       23        1       32
#	Totals       13       27        1       41
#    number of process antenna violations = 118
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3535.36 (MB), peak = 12271.50 (MB)
#start 2nd optimization iteration ...
#   number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        5        1        6
#	Metal2       10       20       30
#	Totals       15       21       36
#    number of process antenna violations = 118
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3538.75 (MB), peak = 12271.50 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#    number of process antenna violations = 118
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3538.77 (MB), peak = 12271.50 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 118
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3538.98 (MB), peak = 12271.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1689930 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 164062 um.
#Total wire length on LAYER Metal2 = 799534 um.
#Total wire length on LAYER Metal3 = 435839 um.
#Total wire length on LAYER Metal4 = 82660 um.
#Total wire length on LAYER Metal5 = 91361 um.
#Total wire length on LAYER Metal6 = 15759 um.
#Total wire length on LAYER Metal7 = 1134 um.
#Total wire length on LAYER Metal8 = 97077 um.
#Total wire length on LAYER Metal9 = 2505 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115229
#Total number of multi-cut vias = 85679 ( 74.4%)
#Total number of single cut vias = 29550 ( 25.6%)
#Up-Via Summary (total 115229):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16663 ( 30.2%)     38577 ( 69.8%)      55240
# Metal2          9047 ( 22.9%)     30494 ( 77.1%)      39541
# Metal3          2718 ( 22.0%)      9619 ( 78.0%)      12337
# Metal4           865 ( 15.3%)      4804 ( 84.7%)       5669
# Metal5           208 ( 11.0%)      1675 ( 89.0%)       1883
# Metal6            38 ( 14.7%)       220 ( 85.3%)        258
# Metal7             6 (  3.7%)       157 ( 96.3%)        163
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29550 ( 25.6%)     85679 ( 74.4%)     115229 
#
#Total number of DRC violations = 0
#Cpu time = 00:09:58
#Elapsed time = 00:09:57
#Increased memory = 5.55 (MB)
#Total memory = 3533.90 (MB)
#Peak memory = 12271.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3537.66 (MB), peak = 12271.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1689931 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 164062 um.
#Total wire length on LAYER Metal2 = 799424 um.
#Total wire length on LAYER Metal3 = 435773 um.
#Total wire length on LAYER Metal4 = 82770 um.
#Total wire length on LAYER Metal5 = 91415 um.
#Total wire length on LAYER Metal6 = 15754 um.
#Total wire length on LAYER Metal7 = 1145 um.
#Total wire length on LAYER Metal8 = 97082 um.
#Total wire length on LAYER Metal9 = 2505 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115369
#Total number of multi-cut vias = 85679 ( 74.3%)
#Total number of single cut vias = 29690 ( 25.7%)
#Up-Via Summary (total 115369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16663 ( 30.2%)     38577 ( 69.8%)      55240
# Metal2          9087 ( 23.0%)     30494 ( 77.0%)      39581
# Metal3          2782 ( 22.4%)      9619 ( 77.6%)      12401
# Metal4           889 ( 15.6%)      4804 ( 84.4%)       5693
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29690 ( 25.7%)     85679 ( 74.3%)     115369 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 19
#Total number of net violated process antenna rule = 17
#
#
#start delete and reroute for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3544.31 (MB), peak = 12271.50 (MB)
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1689931 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 164062 um.
#Total wire length on LAYER Metal2 = 799424 um.
#Total wire length on LAYER Metal3 = 435773 um.
#Total wire length on LAYER Metal4 = 82770 um.
#Total wire length on LAYER Metal5 = 91415 um.
#Total wire length on LAYER Metal6 = 15754 um.
#Total wire length on LAYER Metal7 = 1145 um.
#Total wire length on LAYER Metal8 = 97082 um.
#Total wire length on LAYER Metal9 = 2505 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115369
#Total number of multi-cut vias = 85679 ( 74.3%)
#Total number of single cut vias = 29690 ( 25.7%)
#Up-Via Summary (total 115369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16663 ( 30.2%)     38577 ( 69.8%)      55240
# Metal2          9087 ( 23.0%)     30494 ( 77.0%)      39581
# Metal3          2782 ( 22.4%)      9619 ( 77.6%)      12401
# Metal4           889 ( 15.6%)      4804 ( 84.4%)       5693
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29690 ( 25.7%)     85679 ( 74.3%)     115369 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 19
#Total number of net violated process antenna rule = 17
#
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1689931 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 164062 um.
#Total wire length on LAYER Metal2 = 799424 um.
#Total wire length on LAYER Metal3 = 435773 um.
#Total wire length on LAYER Metal4 = 82770 um.
#Total wire length on LAYER Metal5 = 91415 um.
#Total wire length on LAYER Metal6 = 15754 um.
#Total wire length on LAYER Metal7 = 1145 um.
#Total wire length on LAYER Metal8 = 97082 um.
#Total wire length on LAYER Metal9 = 2505 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115369
#Total number of multi-cut vias = 85679 ( 74.3%)
#Total number of single cut vias = 29690 ( 25.7%)
#Up-Via Summary (total 115369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16663 ( 30.2%)     38577 ( 69.8%)      55240
# Metal2          9087 ( 23.0%)     30494 ( 77.0%)      39581
# Metal3          2782 ( 22.4%)      9619 ( 77.6%)      12401
# Metal4           889 ( 15.6%)      4804 ( 84.4%)       5693
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29690 ( 25.7%)     85679 ( 74.3%)     115369 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 19
#Total number of net violated process antenna rule = 17
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:02:07, elapsed time = 00:02:07, memory = 3526.94 (MB), peak = 12271.50 (MB)
#CELL_VIEW picorv32_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 19
#Total number of net violated process antenna rule = 17
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Jan 20 23:26:47 2024
#
#
#Start Post Route Wire Spread.
#Done with 3634 horizontal wires in 169 hboxes and 3172 vertical wires in 171 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1692791 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 164201 um.
#Total wire length on LAYER Metal2 = 799871 um.
#Total wire length on LAYER Metal3 = 436681 um.
#Total wire length on LAYER Metal4 = 83600 um.
#Total wire length on LAYER Metal5 = 91895 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97086 um.
#Total wire length on LAYER Metal9 = 2506 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115369
#Total number of multi-cut vias = 85679 ( 74.3%)
#Total number of single cut vias = 29690 ( 25.7%)
#Up-Via Summary (total 115369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16663 ( 30.2%)     38577 ( 69.8%)      55240
# Metal2          9087 ( 23.0%)     30494 ( 77.0%)      39581
# Metal3          2782 ( 22.4%)      9619 ( 77.6%)      12401
# Metal4           889 ( 15.6%)      4804 ( 84.4%)       5693
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29690 ( 25.7%)     85679 ( 74.3%)     115369 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:02:09, elapsed time = 00:02:08, memory = 3525.15 (MB), peak = 12271.50 (MB)
#CELL_VIEW picorv32_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 19
#Total number of net violated process antenna rule = 17
#   number of violations = 0
#cpu time = 00:02:14, elapsed time = 00:02:14, memory = 3525.20 (MB), peak = 12271.50 (MB)
#CELL_VIEW picorv32_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 19
#Total number of net violated process antenna rule = 17
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 54
#Total wire length = 1692791 um.
#Total half perimeter of net bounding box = 1667902 um.
#Total wire length on LAYER Metal1 = 164201 um.
#Total wire length on LAYER Metal2 = 799871 um.
#Total wire length on LAYER Metal3 = 436681 um.
#Total wire length on LAYER Metal4 = 83600 um.
#Total wire length on LAYER Metal5 = 91895 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97086 um.
#Total wire length on LAYER Metal9 = 2506 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115369
#Total number of multi-cut vias = 85679 ( 74.3%)
#Total number of single cut vias = 29690 ( 25.7%)
#Up-Via Summary (total 115369):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16663 ( 30.2%)     38577 ( 69.8%)      55240
# Metal2          9087 ( 23.0%)     30494 ( 77.0%)      39581
# Metal3          2782 ( 22.4%)      9619 ( 77.6%)      12401
# Metal4           889 ( 15.6%)      4804 ( 84.4%)       5693
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29690 ( 25.7%)     85679 ( 74.3%)     115369 
#
#detailRoute Statistics:
#Cpu time = 00:14:28
#Elapsed time = 00:14:27
#Increased memory = -3.14 (MB)
#Total memory = 3525.20 (MB)
#Peak memory = 12271.50 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:25:17
#Elapsed time = 00:25:16
#Increased memory = -528.78 (MB)
#Total memory = 3404.59 (MB)
#Peak memory = 12271.50 (MB)
#Number of warnings = 23
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jan 20 23:29:02 2024
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:25:22, elapsed time = 00:25:21, memory = 3389.84 (MB), peak = 12271.50 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 1 error(s)

<CMD> zoomBox 747.24250 4250.34150 5682.08500 8253.11800
<CMD> zoomBox 90.43950 3662.26100 5896.13700 8371.41000
<CMD> zoomBox -683.59450 2971.72700 6146.63800 8511.90250
<CMD> zoomBox -1594.22300 2159.33400 6441.34500 8677.18800
<CMD> zoomBox -2520.62800 1161.38500 6932.98150 8829.44850
<CMD> zoomBox -3386.06450 -42.88750 7735.82950 8978.36400
<CMD> zoomBox -4391.52900 -1459.67850 8693.05200 9153.55850
<CMD> zoomBox -3185.47950 -908.70450 7936.41450 8112.54700
<CMD> zoomBox -2160.33750 -433.90200 7293.27250 7234.16200
<CMD> zoomBox -79.18750 920.49700 5726.51100 5629.64700
<CMD> zoomBox 2123.65900 2641.17250 3984.83350 4150.81850
<CMD> zoomBox 2790.48450 3247.87050 3387.13550 3731.82950
<CMD> zoomBox 2837.14350 3292.90900 3344.29700 3704.27400
<CMD> zoomBox 2876.80400 3331.28950 3307.88450 3680.95000
<CMD> zoomBox 3001.82600 3452.27850 3193.09950 3607.42550
<CMD> zoomBox 3063.93550 3512.38550 3136.07500 3570.89950
<CMD> zoomBox 3069.57700 3517.84500 3130.89550 3567.58200
<CMD> zoomBox 3074.37200 3522.48550 3126.49300 3564.76200
<CMD> zoomBox 3069.57700 3517.84500 3130.89550 3567.58200
<CMD> zoomBox 3001.82450 3452.27750 3193.10100 3607.42650
<CMD> zoomBox 2939.16550 3391.64000 3250.62850 3644.27550
<CMD> zoomBox 2837.13600 3292.90250 3344.30250 3704.27800
<CMD> zoomBox 2790.47550 3247.74700 3387.14200 3731.71850
<CMD> zoomBox 2400.47150 2870.32400 3745.21000 3961.07550
<CMD> zoomBox 2276.75250 2750.59550 3858.79800 4033.83300
<CMD> zoomBox 1758.50700 2249.06850 4334.60550 4338.60750
<CMD> zoomBox 1521.50050 2019.70700 4552.20450 4477.98850
<CMD> zoomBox 1242.66850 1749.87000 4808.20350 4641.96650
<CMD> zoomBox 914.63100 1432.41500 5109.37850 4834.88150
<CMD> zoomBox 528.70550 1058.93850 5463.70250 5061.84050
<CMD> zoomBox 74.67500 619.55450 5880.55400 5328.85100
<CMD> zoomBox -459.47850 102.63200 6370.96750 5642.98100
<CMD> zoomBox -1087.89450 -505.51200 6947.92450 6012.54550
<CMD> zoomBox -1401.59800 -1266.83950 8052.30700 6401.46400
<CMD> zoomBox -1768.50300 -2162.51850 9353.73900 6859.01550
<CMD> zoomBox -2339.80800 -2584.01450 10745.18300 8029.55500
<CMD> setDelayCalMode -engine aae -SIAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3394.2M, totSessionCpu=2:24:54 **
*** optDesign #2 [begin] : totSession cpu/real = 2:24:54.3/3:50:10.1 (0.6), mem = 4315.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 2:24:54.3/3:50:10.1 (0.6), mem = 4315.1M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { default_emulate_view }
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { default_emulate_view}
setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -holdTargetSlack                                     0
setOptMode -leakageToDynamicRatio                               1
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         none
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     false
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 3375.5M, totSessionCpu=2:25:00 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4279.6M, init mem=4279.6M)
TechSite Violation:	512
*info: Placed = 15776          (Fixed = 132)
*info: Unplaced = 0           
Placement Density:0.08%(42847/52044705)
Placement Density (including fixed std cells):0.08%(42847/52044705)
Finished checkPlace (total: cpu=0:00:01.8, real=0:00:02.0; vio checks: cpu=0:00:00.8, real=0:00:00.0; mem=4279.6M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:11.7/0:00:11.7 (1.0), totSession cpu/real = 2:25:06.0/3:50:21.7 (0.6), mem = 4279.6M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=17177)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sat Jan 20 23:30:24 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3393.08 (MB), peak = 12271.50 (MB)
#Start routing data preparation on Sat Jan 20 23:30:25 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.000 - 0.900] has 17102 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3437.93 (MB), peak = 12271.50 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3441.42 (MB), peak = 12271.50 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3441.42 (MB)
#Peak memory = 12271.50 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#92x91 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#127/1000 hboxes pruned.
#444/2000 hboxes pruned.
#621/3000 hboxes pruned.
#954/4000 hboxes pruned.
#1143/5000 hboxes pruned.
#1411/6000 hboxes pruned.
#1599/7000 hboxes pruned.
#1895/8000 hboxes pruned.
#Complete generating extraction boxes.
#Extract 6198 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 16574 nets were built. 34045 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:07:25, elapsed time = 00:07:25 .
#   Increased memory =    33.62 (MB), total memory =  3475.05 (MB), peak memory = 12271.50 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_b5hg7f.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3448.25 (MB), peak = 12271.50 (MB)
#RC Statistics: 124961 Res, 88401 Ground Cap, 21277 XCap (Edge to Edge)
#RC V/H edge ratio: 0.86, Avg V/H Edge Length: 15693.56 (81564), Avg L-Edge Length: 8548.15 (25371)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_b5hg7f.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 141815 nodes, 125241 edges, and 44964 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3442.57 (MB), peak = 12271.50 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_b5hg7f.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4362.316M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_b5hg7f.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32_chip has rcdb /tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_b5hg7f.rcdb.d specified
Cell picorv32_chip, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.9 real: 0:00:00.0 mem: 4355.055M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:07:29
#Elapsed time = 00:07:29
#Increased memory = -2.00 (MB)
#Total memory = 3442.75 (MB)
#Peak memory = 12271.50 (MB)
#
#34045 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(22377400)
#Calculate SNet Signature in MT (68982424)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  3372.62 (MB), peak memory = 12271.50 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3372.61 (MB), peak memory = 12271.50 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3372.61 (MB), peak memory = 12271.50 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3372.61 (MB), peak memory = 12271.50 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  3372.61 (MB), peak memory = 12271.50 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.01 (MB), total memory =  3372.60 (MB), peak memory = 12271.50 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=4317.95 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 2:32:40.8/3:57:56.1 (0.6), mem = 4317.9M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=4317.95 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=4317.95)
Total number of fetched objects 17016
End delay calculation. (MEM=4389.97 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4353.35 CPU=0:00:03.9 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=2:32:47 mem=4377.4M)
Done building cte hold timing graph (HoldAware) cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=2:32:47 mem=4377.4M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4348.89)
Total number of fetched objects 17016
AAE_INFO-618: Total number of nets in the design is 17177,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=4345.23 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=4345.23 CPU=0:00:05.6 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4369.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4369.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4312.35)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 74. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 17016. 
Total number of fetched objects 17016
AAE_INFO-618: Total number of nets in the design is 17177,  13.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4350.51 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4350.51 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=2:33:00 mem=4374.5M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.450 |  6.504  | -30.450 |
|           TNS (ns):|-38920.2 |  0.000  |-38920.2 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     80 (91)      |   -0.182   |    183 (194)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.082%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:25.5/0:00:25.5 (1.0), totSession cpu/real = 2:33:06.4/3:58:21.6 (0.6), mem = 4389.8M
**optDesign ... cpu = 0:08:12, real = 0:08:11, mem = 3435.0M, totSessionCpu=2:33:06 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 2:33:08.2/3:58:23.5 (0.6), mem = 4351.8M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       134 (unrouted=1, trialRouted=0, noStatus=0, routed=133, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17043 (unrouted=600, trialRouted=0, noStatus=0, routed=16443, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 133 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.0 real=0:00:02.0)
**WARN: (IMPCCOPT-2406):	Clock halo disabled on instance 'iopads/pad_clk'. Clock halo defined by properties 'cell_density' and 'adjacent_rows_legal'. Physical cell width = '60.000um' and height = '240.000um'. To avoid this please specify clock halo via the property pairs (cell_halo_x and cell_halo_y) or (cell_halo_sites and cell_halo_rows).
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cannot_merge_reason is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        original_names is set for at least one object
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): l_route_ccopt_autotrimmed (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): t_route_ccopt_autotrimmed (default: default)
        source_driver: BUFX2/A BUFX2/Y (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 52044705.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
      Slew time target (leaf):    0.200ns
      Slew time target (trunk):   0.200ns
      Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.142ns
      Buffer max distance: 145.732um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------------
    Cell     Instance count    Source         Eligible library cells
    ----------------------------------------------------------------
    PADDI          1           library set    {PADDI}
    ----------------------------------------------------------------
    
    
**WARN: (IMPCCOPT-2168):	Cannot get non-ILM net parasitics from RCDB for net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree clk has 1 max_capacitance violation and 1 slew violation.
    Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
      Sources:                     pin clk
      Total number of sinks:       1961
      Delay constrained sinks:     1961
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_emulate_delay_corner:both.late:
      Skew target:                 0.200ns
    
    Clock Tree Violations Report
    ============================
    
    The clock tree has violations that CCOpt may not be able to correct due to the design settings.
    A common cause is that the violation occurs in a part of the design (e.g. an ILM) that CCOpt cannot change.
    Consider reviewing your design and relaunching CCOpt.
    
    
    Max Capacitance Violations
    --------------------------
    
    Did not meet the max_capacitance constraint of 0.300pF below the root driver for clock_tree clk at (420.000,7609.290), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net}. Achieved capacitance of 2.387pF.
    
    Max Slew Violations
    -------------------
    
    Found 2 slew violations below the root driver for clock_tree clk at (420.000,7609.290), in power domain auto-default, which drives a net clk which has internal don't touch reasons: {is_pad_net} with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin clk with a slew time target of 0.200ns. Achieved a slew time of 23.801ns.
    
    
    
    Primary reporting skew groups are:
    skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=132, i=0, icg=0, dcg=0, l=1, total=133
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=293.778um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14693.778um^2
      hp wire lengths  : top=0.000um, trunk=16658.590um, leaf=5262.245um, total=21920.835um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX4: 81 CLKBUFX3: 37 CLKBUFX2: 14 
     Logics: PADDI: 1 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:48.9 real=0:00:48.8)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
**WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=132, i=0, icg=0, dcg=0, l=1, total=133
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=293.778um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14693.778um^2
    cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.435pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.702pF, leaf=0.718pF, total=1.420pF
    wire lengths     : top=0.000um, trunk=16812.040um, leaf=9774.620um, total=26586.660um
    hp wire lengths  : top=0.000um, trunk=16658.590um, leaf=5262.245um, total=21920.835um
  Clock DAG net violations PRO initial state:
    Unfixable Transition : {count=1, worst=[23.601ns]} avg=23.601ns sd=0.000ns sum=23.601ns
    Remaining Transition : {count=1, worst=[0.238ns]} avg=0.238ns sd=0.000ns sum=0.238ns
    Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.200ns count=62 avg=0.483ns sd=3.011ns min=0.022ns max=23.801ns {33 <= 0.120ns, 27 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
    Leaf  : target=0.200ns count=72 avg=0.128ns sd=0.034ns min=0.024ns max=0.196ns {31 <= 0.120ns, 29 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX4: 81 CLKBUFX3: 37 CLKBUFX2: 14 
   Logics: PADDI: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.919, max=-0.700, avg=-0.802, sd=0.070], skew [0.219 vs 0.200*], 99.6% {-0.897, -0.700} (wid=0.049 ws=0.008) (gid=-0.744 gs=0.216)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.2)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 134, tested: 134, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 2, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=132, i=0, icg=0, dcg=0, l=1, total=133
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=293.778um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14693.778um^2
      cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.435pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.702pF, leaf=0.718pF, total=1.420pF
      wire lengths     : top=0.000um, trunk=16812.040um, leaf=9774.620um, total=26586.660um
      hp wire lengths  : top=0.000um, trunk=16658.590um, leaf=5262.245um, total=21920.835um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Unfixable Transition : {count=1, worst=[23.601ns]} avg=23.601ns sd=0.000ns sum=23.601ns
      Remaining Transition : {count=1, worst=[0.238ns]} avg=0.238ns sd=0.000ns sum=0.238ns
      Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.200ns count=62 avg=0.483ns sd=3.011ns min=0.022ns max=23.801ns {33 <= 0.120ns, 27 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
      Leaf  : target=0.200ns count=72 avg=0.128ns sd=0.034ns min=0.024ns max=0.196ns {31 <= 0.120ns, 29 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX4: 81 CLKBUFX3: 37 CLKBUFX2: 14 
     Logics: PADDI: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/default_emulate_constraint_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.919, max=-0.700], skew [0.219 vs 0.200*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
**WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2168):	Cannot get non-ILM net parasitics from RCDB for net 'clk' in RC corner default_emulate_rc_corner.
**WARN: (IMPCCOPT-2171):	Unable to get/extract RC parasitics for net 'clk'. Using estimated values, based on estimated route, as a fallback.
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=132, i=0, icg=0, dcg=0, l=1, total=133
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=293.778um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=14400.000um^2, total=14693.778um^2
    cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=2.387pF, total=2.435pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.702pF, leaf=0.718pF, total=1.420pF
    wire lengths     : top=0.000um, trunk=16812.040um, leaf=9774.620um, total=26586.660um
    hp wire lengths  : top=0.000um, trunk=16658.590um, leaf=5262.245um, total=21920.835um
  Clock DAG net violations PRO final:
    Unfixable Transition : {count=1, worst=[23.601ns]} avg=23.601ns sd=0.000ns sum=23.601ns
    Remaining Transition : {count=1, worst=[0.238ns]} avg=0.238ns sd=0.000ns sum=0.238ns
    Capacitance          : {count=1, worst=[2.087pF]} avg=2.087pF sd=0.000pF sum=2.087pF
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.200ns count=62 avg=0.483ns sd=3.011ns min=0.022ns max=23.801ns {33 <= 0.120ns, 27 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 2 > 0.300ns}
    Leaf  : target=0.200ns count=72 avg=0.128ns sd=0.034ns min=0.024ns max=0.196ns {31 <= 0.120ns, 29 <= 0.160ns, 8 <= 0.180ns, 1 <= 0.190ns, 3 <= 0.200ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX4: 81 CLKBUFX3: 37 CLKBUFX2: 14 
   Logics: PADDI: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=-0.919, max=-0.700, avg=-0.802, sd=0.070], skew [0.219 vs 0.200*], 99.6% {-0.897, -0.700} (wid=0.049 ws=0.008) (gid=-0.744 gs=0.216)
PRO done.
Net route status summary:
  Clock:       134 (unrouted=0, trialRouted=0, noStatus=0, routed=133, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 17043 (unrouted=600, trialRouted=0, noStatus=0, routed=16443, fixed=0, [crossesIlmBoundary=0, tooFewTerms=193, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:53.3 real=0:00:53.2)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.6 real=0:00:00.6)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:53.9/0:00:53.9 (1.0), totSession cpu/real = 2:34:02.1/3:59:17.3 (0.6), mem = 4348.0M
**INFO: Start fixing DRV (Mem = 4342.98M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 2:34:02.8/3:59:17.9 (0.6), mem = 4343.0M
Info: 409 io nets excluded
Info: 134 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|   184|   198|   -23.53|   101|   101|    -2.09|     0|     0|     0|     0|     0|     0|   -30.45|-38926.04|       0|       0|       0|  0.08%|          |         |
|   171|   172|   -23.53|   101|   101|    -2.09|     0|     0|     0|     0|     0|     0|   -30.45|-38926.00|       0|       0|      14|  0.08%| 0:00:12.0|  5519.2M|
|   170|   170|   -23.53|   101|   101|    -2.09|     0|     0|     0|     0|     0|     0|   -30.45|-38926.00|       0|       0|       1|  0.08%| 0:00:11.0|  5520.2M|
|   170|   170|   -23.52|   101|   101|    -2.09|     0|     0|     0|     0|     0|     0|   -30.45|-38926.00|       0|       0|       0|  0.08%| 0:00:11.0|  5520.2M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         71 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 170 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    69 net(s): Could not be fixed because the gain is not enough.
*info:   101 net(s): Could not be fixed as the violating term's net is not routed.


*** Finish DRV Fixing (cpu=0:00:35.3 real=0:00:35.0 mem=5520.2M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:57.3/0:00:57.2 (1.0), totSession cpu/real = 2:35:00.0/4:00:15.1 (0.6), mem = 4912.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:35:02 mem=4912.1M) ***
Move report: Detail placement moves 10 insts, mean move: 2.37 um, max move: 8.04 um 
	Max move on inst (example/FE_OFC7140_n_4811): (3143.40, 3427.22) --> (3142.20, 3434.06)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4915.1MB
Summary Report:
Instances move: 10 (out of 15644 movable)
Instances flipped: 0
Mean displacement: 2.37 um
Max displacement: 8.04 um (Instance: example/FE_OFC7140_n_4811) (3143.4, 3427.22) -> (3142.2, 3434.06)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 4915.1MB
*** Finished refinePlace (2:35:03 mem=4915.1M) ***
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:10:10, real = 0:10:08, mem = 3967.2M, totSessionCpu=2:35:04 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:01:01, Mem = 4912.14M).

------------------------------------------------------------------
     SI Timing Summary (cpu=1.02min real=1.02min mem=4912.1M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.450 |  6.503  | -30.450 |
|           TNS (ns):|-38926.0 |  0.000  |-38926.0 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     69 (69)      |   -0.182   |    172 (172)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.082%
------------------------------------------------------------------
**optDesign ... cpu = 0:10:16, real = 0:10:14, mem = 3969.1M, totSessionCpu=2:35:10 **
*** Timing NOT met, worst failing slack is -30.450
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 409 io nets excluded
Info: 134 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #2) : totSession cpu/real = 2:35:10.4/4:00:25.4 (0.6), mem = 4950.5M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -30.450 TNS Slack -38926.001 Density 0.08
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.450|-38926.001|
|reg2reg   |  6.503|     0.000|
|HEPG      |  6.503|     0.000|
|All Paths |-30.450|-38926.001|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.450|  -30.450|-38926.001|-38926.001|    0.08%|   0:00:00.0| 5498.7M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.437|  -30.437|-38925.312|-38925.312|    0.08%|   0:00:02.0| 5534.4M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.424|  -30.424|-38922.215|-38922.215|    0.08%|   0:00:01.0| 5535.9M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.416|  -30.416|-38922.102|-38922.102|    0.08%|   0:00:03.0| 5538.9M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.403|  -30.403|-38921.984|-38921.984|    0.08%|   0:00:02.0| 5538.9M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.403|  -30.403|-38921.973|-38921.973|    0.08%|   0:00:01.0| 5538.9M|default_emulate_view|  default| mem_la_addr[20]                                    |
| -30.403|  -30.403|-38921.972|-38921.972|    0.08%|   0:00:00.0| 5538.9M|default_emulate_view|  default| mem_la_addr[20]                                    |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.4 real=0:00:09.0 mem=5538.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.4 real=0:00:09.0 mem=5538.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.403|-38921.972|
|reg2reg   |  6.503|     0.000|
|HEPG      |  6.503|     0.000|
|All Paths |-30.403|-38921.972|
+----------+-------+----------+

** GigaOpt Optimizer WNS Slack -30.403 TNS Slack -38921.972 Density 0.08
Update Timing Windows (Threshold 0.042) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.403|-38921.972|
|reg2reg   |  6.503|     0.000|
|HEPG      |  6.503|     0.000|
|All Paths |-30.403|-38921.972|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         71 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:10.1 real=0:00:10.0 mem=5538.9M) ***
*** WnsOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:30.1/0:00:30.0 (1.0), totSession cpu/real = 2:35:40.4/4:00:55.5 (0.6), mem = 4930.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:35:42 mem=4930.8M) ***
Move report: Detail placement moves 3 insts, mean move: 0.90 um, max move: 1.71 um 
	Max move on inst (example/FE_OFC6454_n_6846): (3015.60, 3540.08) --> (3015.60, 3541.79)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 4933.8MB
Summary Report:
Instances move: 3 (out of 15646 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 1.71 um (Instance: example/FE_OFC6454_n_6846) (3015.6, 3540.08) -> (3015.6, 3541.79)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 4933.8MB
*** Finished refinePlace (2:35:44 mem=4933.8M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 409 io nets excluded
Info: 134 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #2) : totSession cpu/real = 2:35:44.5/4:00:59.6 (0.6), mem = 4926.8M
*info: 409 io nets excluded
*info: 134 clock nets excluded
*info: 86 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -30.403 TNS Slack -38921.972 Density 0.08
OptDebug: Start of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.403|-38921.972|
|reg2reg   |  6.503|     0.000|
|HEPG      |  6.503|     0.000|
|All Paths |-30.403|-38921.972|
+----------+-------+----------+

Active Path Group: default 
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |   TNS    | All TNS  | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
| -30.403|  -30.403|-38921.972|-38921.972|    0.08%|   0:00:00.0| 5498.1M|default_emulate_view|  default| mem_la_addr[20]                                    |
Dumping Information for Job 49 **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform -threshold 0' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
Type 'man IMPESI-3140' for more detail.
 
| -30.403|  -30.403|-38921.953|-38921.953|    0.08%|   0:00:02.0| 5532.7M|default_emulate_view|  default| mem_la_addr[31]                                    |
| -30.403|  -30.403|-38921.953|-38921.953|    0.08%|   0:00:01.0| 5532.7M|default_emulate_view|  default| mem_la_write                                       |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:00.0| 5532.7M|default_emulate_view|  default| example/mem_rdata_q_reg[31]/D                      |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:00.0| 5532.7M|default_emulate_view|  default| example/reg_op1_reg[14]/D                          |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:01.0| 5532.7M|default_emulate_view|  default| example/reg_op1_reg[28]/D                          |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:00.0| 5532.7M|default_emulate_view|  default| example/mem_rdata_q_reg[4]/D                       |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:00.0| 5532.7M|default_emulate_view|  default| example/reg_op2_reg[8]/D                           |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:01.0| 5532.7M|default_emulate_view|  default| example/cpuregs_reg[25][11]/D                      |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:02.0| 5536.2M|default_emulate_view|  default| example/cpuregs_reg[11][16]/D                      |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:00.0| 5536.2M|default_emulate_view|  default| example/last_mem_valid_reg/D                       |
| -30.403|  -30.403|-38921.918|-38921.918|    0.08%|   0:00:00.0| 5536.2M|default_emulate_view|  default| example/instr_bne_reg/D                            |
| -30.403|  -30.403|-38921.917|-38921.917|    0.08%|   0:00:00.0| 5536.2M|default_emulate_view|  default| mem_la_addr[20]                                    |
+--------+---------+----------+----------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:07.0 mem=5536.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:10.0 mem=5536.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.403|-38921.917|
|reg2reg   |  6.503|     0.000|
|HEPG      |  6.503|     0.000|
|All Paths |-30.403|-38921.917|
+----------+-------+----------+

Update Timing Windows (Threshold 0.042) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-------+----------+
|Path Group|    WNS|       TNS|
+----------+-------+----------+
|default   |-30.403|-38921.917|
|reg2reg   |  6.503|     0.000|
|HEPG      |  6.503|     0.000|
|All Paths |-30.403|-38921.917|
+----------+-------+----------+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         80 | default  |
| Metal8 (z=8)  |         71 |          0 | default  |
+---------------+------------+------------+----------+
| Metal5 (z=5)  |          0 |         54 | NDR_13   |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:11.4 real=0:00:11.0 mem=5536.2M) ***
*** TnsOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:31.9/0:00:31.8 (1.0), totSession cpu/real = 2:36:16.4/4:01:31.4 (0.6), mem = 4961.2M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:36:22 mem=4961.2M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 2:36:22.1/4:01:37.1 (0.6), mem = 4961.2M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4939.96)
Total number of fetched objects 17018
AAE_INFO-618: Total number of nets in the design is 17179,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=4939.38 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=4939.38 CPU=0:00:05.6 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4963.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 4963.4M)

Executing IPO callback for view pruning ..

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4919.76)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 74. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 17018. 
Total number of fetched objects 17018
AAE_INFO-618: Total number of nets in the design is 17179,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=4926.65 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4926.65 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=2:36:33 mem=4950.6M)
Done building cte hold timing graph (fixHold) cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=2:36:33 mem=4950.6M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.9 real=0:00:11.0 totSessionCpu=2:36:34 mem=4965.9M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:12.6 real=0:00:12.0 totSessionCpu=2:36:35 mem=4982.5M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: default_emulate_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.403 |  6.503  | -30.403 |
|           TNS (ns):|-38921.9 |  0.000  |-38921.9 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.435  |  6.714  |  3.435  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     69 (69)      |   -0.182   |    172 (172)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.082%
------------------------------------------------------------------
**optDesign ... cpu = 0:11:48, real = 0:11:47, mem = 4052.8M, totSessionCpu=2:36:42 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:19.9/0:00:19.9 (1.0), totSession cpu/real = 2:36:42.1/4:01:57.1 (0.6), mem = 4976.6M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 2:36:42.1/4:01:57.1 (0.6), mem = 4976.6M
*info: Run optDesign holdfix with 1 thread.
Info: 409 io nets excluded
Info: 134 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 2:36:42.3/4:01:57.3 (0.6), mem = 5014.7M
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:11:48, real = 0:11:47, mem = 4046.9M, totSessionCpu=2:36:42 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=4976.86M, totSessionCpu=2:36:45).
**optDesign ... cpu = 0:11:51, real = 0:11:50, mem = 4055.1M, totSessionCpu=2:36:45 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:36:46 mem=5015.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 5015.0MB
Summary Report:
Instances move: 0 (out of 15646 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 5015.0MB
*** Finished refinePlace (2:36:48 mem=5015.0M) ***
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13" "NDR_S13"
Worst Slack : 6.503 ns

Start Layer Assignment ...
WNS(6.503ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 17179.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(17177) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13" "NDR_S13"
Worst Slack : -30.403 ns

Start Layer Assignment ...
WNS(-30.403ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 292 cadidates out of 17179.
Total Assign Layers on 9 Nets (cpu 0:00:04.6).
GigaOpt: setting up router preferences
GigaOpt: 94 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 511 (3.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.403 |  6.503  | -30.403 |
|           TNS (ns):|-38921.9 |  0.000  |-38921.9 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     69 (69)      |   -0.182   |    172 (172)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.082%
------------------------------------------------------------------
**optDesign ... cpu = 0:12:07, real = 0:12:06, mem = 3559.6M, totSessionCpu=2:37:01 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 17
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 17
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 2:37:01.1/4:02:16.1 (0.6), mem = 4467.5M

globalDetailRoute

#Start globalDetailRoute on Sat Jan 20 23:42:18 2024
#
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 7760.00000 7690.00000 ).
#num needed restored net=0
#need_extraction net=0 (total=17179)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 601 (skipped).
#Total number of routable nets = 16578.
#Total number of nets in the design = 17179.
#117 routable nets do not have any wires.
#16461 routable nets have routed wires.
#117 nets will be global routed.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#306 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Sat Jan 20 23:42:19 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.000 - 0.900] has 17104 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 65/0 dirty instances, 11/9 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(39 insts marked dirty, reset pre-exisiting dirty flag on 40 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3551.60 (MB), peak = 12271.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3592.65 (MB), peak = 12271.50 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Jan 20 23:42:23 2024
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 61.18 (MB)
#Total memory = 3592.66 (MB)
#Peak memory = 12271.50 (MB)
#
#
#Start global routing on Sat Jan 20 23:42:23 2024
#
#
#Start global routing initialization on Sat Jan 20 23:42:23 2024
#
#Number of eco nets is 118
#
#Start global routing data preparation on Sat Jan 20 23:42:23 2024
#
#Start routing resource analysis on Sat Jan 20 23:42:23 2024
#
#Routing resource analysis is done on Sat Jan 20 23:42:42 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H       28258       12216     7346654    10.44%
#  Metal2         V       34516        4284     7346654    10.35%
#  Metal3         H       36096        4378     7346654    10.38%
#  Metal4         V       34622        4178     7346654    10.35%
#  Metal5         H       36148        4326     7346654    10.38%
#  Metal6         V       34634        4166     7346654    10.35%
#  Metal7         H       36166        4308     7346654    10.38%
#  Metal8         V       34625        4175     7346654    10.35%
#  Metal9         H       36153        4321     7346654    10.38%
#  Metal10        V       13841        1678     7346654    10.42%
#  Metal11        H       14372        1817     7346654    10.67%
#  --------------------------------------------------------------
#  Total                 339434      12.58%    80813194    10.40%
#
#  94 nets (0.55%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Jan 20 23:42:43 2024
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4629.52 (MB), peak = 12271.50 (MB)
#
#
#Global routing initialization is done on Sat Jan 20 23:42:46 2024
#
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 4835.98 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4837.26 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4837.26 (MB), peak = 12271.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4817.31 (MB), peak = 12271.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 601 (skipped).
#Total number of routable nets = 16578.
#Total number of nets in the design = 17179.
#
#16578 routable nets have routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#306 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             116  
#       NDR_13                  0               0  
#------------------------------------------------
#        Total                  1             116  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#----------------------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Avoid Detour   Unconstrained  
#----------------------------------------------------------------------------------------------
#      Default                 94          160                80             80           16271  
#       NDR_13                  0           53                 0             53               0  
#----------------------------------------------------------------------------------------------
#        Total                 94          213                80            133           16271  
#----------------------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        5(0.00%)      3(0.00%)      3(0.00%)   (0.00%)
#  Metal3        1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      6(0.00%)      3(0.00%)      3(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 1692951 um.
#Total half perimeter of net bounding box = 1668063 um.
#Total wire length on LAYER Metal1 = 164200 um.
#Total wire length on LAYER Metal2 = 799900 um.
#Total wire length on LAYER Metal3 = 436702 um.
#Total wire length on LAYER Metal4 = 83702 um.
#Total wire length on LAYER Metal5 = 91903 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97086 um.
#Total wire length on LAYER Metal9 = 2506 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115388
#Total number of multi-cut vias = 85580 ( 74.2%)
#Total number of single cut vias = 29808 ( 25.8%)
#Up-Via Summary (total 115388):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16711 ( 30.3%)     38512 ( 69.7%)      55223
# Metal2          9124 ( 23.0%)     30463 ( 77.0%)      39587
# Metal3          2811 ( 22.6%)      9616 ( 77.4%)      12427
# Metal4           893 ( 15.7%)      4804 ( 84.3%)       5697
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29808 ( 25.8%)     85580 ( 74.2%)     115388 
#
#Max overcon = 3 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:44
#Increased memory = 1025.20 (MB)
#Total memory = 4617.86 (MB)
#Peak memory = 12271.50 (MB)
#
#Finished global routing on Sat Jan 20 23:43:07 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3593.21 (MB), peak = 12271.50 (MB)
#Start Track Assignment.
#Done with 21 horizontal wires in 85 hboxes and 46 vertical wires in 85 hboxes.
#Done with 1 horizontal wires in 85 hboxes and 1 vertical wires in 85 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 1692945 um.
#Total half perimeter of net bounding box = 1668063 um.
#Total wire length on LAYER Metal1 = 164200 um.
#Total wire length on LAYER Metal2 = 799904 um.
#Total wire length on LAYER Metal3 = 436696 um.
#Total wire length on LAYER Metal4 = 83701 um.
#Total wire length on LAYER Metal5 = 91901 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97086 um.
#Total wire length on LAYER Metal9 = 2506 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115388
#Total number of multi-cut vias = 85580 ( 74.2%)
#Total number of single cut vias = 29808 ( 25.8%)
#Up-Via Summary (total 115388):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16711 ( 30.3%)     38512 ( 69.7%)      55223
# Metal2          9124 ( 23.0%)     30463 ( 77.0%)      39587
# Metal3          2811 ( 22.6%)      9616 ( 77.4%)      12427
# Metal4           893 ( 15.7%)      4804 ( 84.3%)       5697
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29808 ( 25.8%)     85580 ( 74.2%)     115388 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3593.21 (MB), peak = 12271.50 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:51
#Elapsed time = 00:00:51
#Increased memory = 62.12 (MB)
#Total memory = 3593.60 (MB)
#Peak memory = 12271.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    completing 10% with 3 violations
#    elapsed time = 00:00:01, memory = 3657.45 (MB)
#    completing 20% with 6 violations
#    elapsed time = 00:00:02, memory = 3668.19 (MB)
#    completing 30% with 6 violations
#    elapsed time = 00:00:03, memory = 3668.40 (MB)
#    completing 40% with 8 violations
#    elapsed time = 00:00:04, memory = 3680.45 (MB)
#    completing 50% with 8 violations
#    elapsed time = 00:00:04, memory = 3680.62 (MB)
#    completing 60% with 8 violations
#    elapsed time = 00:00:05, memory = 3690.66 (MB)
#    completing 70% with 8 violations
#    elapsed time = 00:00:06, memory = 3691.84 (MB)
#    completing 80% with 8 violations
#    elapsed time = 00:00:06, memory = 3691.87 (MB)
#    completing 90% with 10 violations
#    elapsed time = 00:00:08, memory = 3701.37 (MB)
#    completing 100% with 10 violations
#    elapsed time = 00:00:08, memory = 3701.55 (MB)
# ECO: 0.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        1        1        0        2
#	Metal2        0        7        1        8
#	Totals        1        8        1       10
#39 out of 16193 instances (0.2%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        1        1        0        2
#	Metal2        0        7        1        8
#	Totals        1        8        1       10
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3631.27 (MB), peak = 12271.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 41
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3646.73 (MB), peak = 12271.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 1692992 um.
#Total half perimeter of net bounding box = 1668063 um.
#Total wire length on LAYER Metal1 = 164193 um.
#Total wire length on LAYER Metal2 = 799861 um.
#Total wire length on LAYER Metal3 = 436748 um.
#Total wire length on LAYER Metal4 = 83743 um.
#Total wire length on LAYER Metal5 = 91903 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97086 um.
#Total wire length on LAYER Metal9 = 2506 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115512
#Total number of multi-cut vias = 85658 ( 74.2%)
#Total number of single cut vias = 29854 ( 25.8%)
#Up-Via Summary (total 115512):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16732 ( 30.3%)     38508 ( 69.7%)      55240
# Metal2          9157 ( 23.1%)     30500 ( 76.9%)      39657
# Metal3          2807 ( 22.5%)      9655 ( 77.5%)      12462
# Metal4           889 ( 15.6%)      4810 ( 84.4%)       5699
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8             5 (  3.6%)       133 ( 96.4%)        138
#-----------------------------------------------------------
#                29854 ( 25.8%)     85658 ( 74.2%)     115512 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 46.95 (MB)
#Total memory = 3640.55 (MB)
#Peak memory = 12271.50 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3645.13 (MB), peak = 12271.50 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 1692994 um.
#Total half perimeter of net bounding box = 1668063 um.
#Total wire length on LAYER Metal1 = 164193 um.
#Total wire length on LAYER Metal2 = 799858 um.
#Total wire length on LAYER Metal3 = 436748 um.
#Total wire length on LAYER Metal4 = 83746 um.
#Total wire length on LAYER Metal5 = 91903 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97075 um.
#Total wire length on LAYER Metal9 = 2508 um.
#Total wire length on LAYER Metal10 = 11 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115544
#Total number of multi-cut vias = 85658 ( 74.1%)
#Total number of single cut vias = 29886 ( 25.9%)
#Up-Via Summary (total 115544):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16732 ( 30.3%)     38508 ( 69.7%)      55240
# Metal2          9159 ( 23.1%)     30500 ( 76.9%)      39659
# Metal3          2809 ( 22.5%)      9655 ( 77.5%)      12464
# Metal4           889 ( 15.6%)      4810 ( 84.4%)       5699
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8            29 ( 17.9%)       133 ( 82.1%)        162
# Metal9             4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                29886 ( 25.9%)     85658 ( 74.1%)     115544 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 10
#
#
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 1692994 um.
#Total half perimeter of net bounding box = 1668063 um.
#Total wire length on LAYER Metal1 = 164193 um.
#Total wire length on LAYER Metal2 = 799858 um.
#Total wire length on LAYER Metal3 = 436748 um.
#Total wire length on LAYER Metal4 = 83746 um.
#Total wire length on LAYER Metal5 = 91903 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97075 um.
#Total wire length on LAYER Metal9 = 2508 um.
#Total wire length on LAYER Metal10 = 11 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115544
#Total number of multi-cut vias = 85658 ( 74.1%)
#Total number of single cut vias = 29886 ( 25.9%)
#Up-Via Summary (total 115544):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16732 ( 30.3%)     38508 ( 69.7%)      55240
# Metal2          9159 ( 23.1%)     30500 ( 76.9%)      39659
# Metal3          2809 ( 22.5%)      9655 ( 77.5%)      12464
# Metal4           889 ( 15.6%)      4810 ( 84.4%)       5699
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8            29 ( 17.9%)       133 ( 82.1%)        162
# Metal9             4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                29886 ( 25.9%)     85658 ( 74.1%)     115544 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 10
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Jan 20 23:43:29 2024
#
#
#Start Post Route Wire Spread.
#Done with 163 horizontal wires in 169 hboxes and 328 vertical wires in 171 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 1693058 um.
#Total half perimeter of net bounding box = 1668063 um.
#Total wire length on LAYER Metal1 = 164198 um.
#Total wire length on LAYER Metal2 = 799867 um.
#Total wire length on LAYER Metal3 = 436768 um.
#Total wire length on LAYER Metal4 = 83766 um.
#Total wire length on LAYER Metal5 = 91912 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97075 um.
#Total wire length on LAYER Metal9 = 2508 um.
#Total wire length on LAYER Metal10 = 11 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115544
#Total number of multi-cut vias = 85658 ( 74.1%)
#Total number of single cut vias = 29886 ( 25.9%)
#Up-Via Summary (total 115544):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16732 ( 30.3%)     38508 ( 69.7%)      55240
# Metal2          9159 ( 23.1%)     30500 ( 76.9%)      39659
# Metal3          2809 ( 22.5%)      9655 ( 77.5%)      12464
# Metal4           889 ( 15.6%)      4810 ( 84.4%)       5699
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8            29 ( 17.9%)       133 ( 82.1%)        162
# Metal9             4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                29886 ( 25.9%)     85658 ( 74.1%)     115544 
#
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3645.14 (MB), peak = 12271.50 (MB)
#CELL_VIEW picorv32_chip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 11
#Total number of net violated process antenna rule = 10
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 1693058 um.
#Total half perimeter of net bounding box = 1668063 um.
#Total wire length on LAYER Metal1 = 164198 um.
#Total wire length on LAYER Metal2 = 799867 um.
#Total wire length on LAYER Metal3 = 436768 um.
#Total wire length on LAYER Metal4 = 83766 um.
#Total wire length on LAYER Metal5 = 91912 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97075 um.
#Total wire length on LAYER Metal9 = 2508 um.
#Total wire length on LAYER Metal10 = 11 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115544
#Total number of multi-cut vias = 85658 ( 74.1%)
#Total number of single cut vias = 29886 ( 25.9%)
#Up-Via Summary (total 115544):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16732 ( 30.3%)     38508 ( 69.7%)      55240
# Metal2          9159 ( 23.1%)     30500 ( 76.9%)      39659
# Metal3          2809 ( 22.5%)      9655 ( 77.5%)      12464
# Metal4           889 ( 15.6%)      4810 ( 84.4%)       5699
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8            29 ( 17.9%)       133 ( 82.1%)        162
# Metal9             4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                29886 ( 25.9%)     85658 ( 74.1%)     115544 
#
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:24
#Increased memory = 51.54 (MB)
#Total memory = 3645.14 (MB)
#Peak memory = 12271.50 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:01:18
#Increased memory = -75.31 (MB)
#Total memory = 3484.31 (MB)
#Peak memory = 12271.50 (MB)
#Number of warnings = 22
#Total number of warnings = 93
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Jan 20 23:43:35 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:01:17.6/0:01:17.6 (1.0), totSession cpu/real = 2:38:18.8/4:03:33.6 (0.6), mem = 4371.3M
**optDesign ... cpu = 0:13:25, real = 0:13:23, mem = 3482.8M, totSessionCpu=2:38:19 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=17179)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Sat Jan 20 23:43:39 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3533.79 (MB), peak = 12271.50 (MB)
#Start routing data preparation on Sat Jan 20 23:43:40 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.000 - 0.900] has 17104 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3578.66 (MB), peak = 12271.50 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3588.94 (MB), peak = 12271.50 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.04 (MB)
#Total memory = 3588.97 (MB)
#Peak memory = 12271.50 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#92x91 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#127/1000 hboxes pruned.
#444/2000 hboxes pruned.
#621/3000 hboxes pruned.
#954/4000 hboxes pruned.
#1143/5000 hboxes pruned.
#1411/6000 hboxes pruned.
#1599/7000 hboxes pruned.
#1895/8000 hboxes pruned.
#Complete generating extraction boxes.
#Extract 6198 hboxes with single thread on machine with  2.30GHz 512KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 16576 nets were built. 34028 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:07:25, elapsed time = 00:07:25 .
#   Increased memory =    33.67 (MB), total memory =  3622.70 (MB), peak memory = 12271.50 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_M0EE6X.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3594.16 (MB), peak = 12271.50 (MB)
#RC Statistics: 125030 Res, 88465 Ground Cap, 21300 XCap (Edge to Edge)
#RC V/H edge ratio: 0.85, Avg V/H Edge Length: 15682.48 (81609), Avg L-Edge Length: 8557.20 (25432)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_M0EE6X.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 141883 nodes, 125307 edges, and 45022 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3587.19 (MB), peak = 12271.50 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_M0EE6X.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4451.949M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_M0EE6X.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32_chip has rcdb /tmp/innovus_temp_13147_cn93.it.auth.gr_paschalk_bUsqhV/nr13147_M0EE6X.rcdb.d specified
Cell picorv32_chip, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 4451.953M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:07:30
#Elapsed time = 00:07:29
#Increased memory = 2.41 (MB)
#Total memory = 3587.83 (MB)
#Peak memory = 12271.50 (MB)
#
#34028 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(61572026)
#Calculate SNet Signature in MT (89341248)
#Run time and memory report for RC extraction:
#RC extraction running on  2.30GHz 512KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3518.85 (MB), peak memory = 12271.50 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3518.84 (MB), peak memory = 12271.50 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3518.84 (MB), peak memory = 12271.50 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3518.84 (MB), peak memory = 12271.50 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3518.84 (MB), peak memory = 12271.50 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.02 (MB), total memory =  3518.84 (MB), peak memory = 12271.50 (MB)
**optDesign ... cpu = 0:21:03, real = 0:21:01, mem = 3518.8M, totSessionCpu=2:45:57 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4381.96)
Reading RCDB with compressed RC data.
Total number of fetched objects 17018
AAE_INFO-618: Total number of nets in the design is 17179,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=4392.45 CPU=0:00:05.1 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=4392.45 CPU=0:00:05.7 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4416.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 4416.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4323.57)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 76. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 17018. 
Total number of fetched objects 17018
AAE_INFO-618: Total number of nets in the design is 17179,  13.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4361.73 CPU=0:00:01.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4361.73 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=2:46:09 mem=4385.7M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.400 |  6.504  | -30.400 |
|           TNS (ns):|-38916.4 |  0.000  |-38916.4 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     71 (73)      |   -0.182   |    174 (176)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.082%
------------------------------------------------------------------
**optDesign ... cpu = 0:21:21, real = 0:21:20, mem = 3523.7M, totSessionCpu=2:46:16 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing NOT met, worst failing slack is -30.400
*** Check timing (0:00:00.0)
VT info 11.992853621 9
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:21:21, real = 0:21:20, mem = 3523.8M, totSessionCpu=2:46:16 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4362.30M, totSessionCpu=2:46:16).
**optDesign ... cpu = 0:21:22, real = 0:21:20, mem = 3523.8M, totSessionCpu=2:46:16 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:21:23, real = 0:21:21, mem = 3521.8M, totSessionCpu=2:46:17 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32_chip
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4349.12)
Total number of fetched objects 17018
AAE_INFO-618: Total number of nets in the design is 17179,  99.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=4364.54 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=4364.54 CPU=0:00:05.7 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4388.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 4388.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4314.66)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 76. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 17018. 
Total number of fetched objects 17018
AAE_INFO-618: Total number of nets in the design is 17179,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=4352.81 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4352.81 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.9 real=0:00:10.0 totSessionCpu=2:46:32 mem=4376.8M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -30.400 |  6.504  | -30.400 |
|           TNS (ns):|-38916.4 |  0.000  |-38916.4 |
|    Violating Paths:|  1772   |    0    |  1772   |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.435  |  6.714  |  3.435  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2230   |  1996   |  1974   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |    102 (102)     |
|   max_tran     |     71 (73)      |   -0.182   |    174 (176)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 0.082%
------------------------------------------------------------------
**optDesign ... cpu = 0:21:51, real = 0:21:51, mem = 3552.2M, totSessionCpu=2:46:45 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:21:50.7/0:21:51.3 (1.0), totSession cpu/real = 2:46:45.0/4:12:01.4 (0.7), mem = 4372.9M
<CMD> selectInst iopads/pad_eoi12
<CMD> deselectAll
<CMD> zoomBox -7984.62300 -343.95550 13322.10350 16938.47350
<CMD> zoomBox -10119.99800 -2012.36900 14946.73950 18319.90050
<CMD> zoomBox -7965.16650 -951.97850 13341.56050 16330.45100
<CMD> zoomBox -6133.56000 -170.54800 11977.15800 14519.51700
<CMD> zoomBox -4769.98500 219.54700 10624.12550 12706.10250
<CMD> zoomBox -3610.94600 551.12800 9474.04800 11164.70000
<CMD> zoomBox -2625.76300 832.97150 8496.48200 9854.50800
<CMD> zoomBox -1881.16250 1255.99100 7572.74600 8924.29700
<CMD> zoomBox -1251.92100 1615.55750 6783.90100 8133.61750
<CMD> zoomBox -717.06600 1921.18850 6113.38300 7461.54000
<CMD> zoomBox -1091.30900 1423.75700 6944.51400 7941.81800
<CMD> zoomBox -1458.21400 600.05600 7995.69550 8268.36300
<CMD> zoomBox -1889.86650 -369.00400 9232.38000 8652.53350
<CMD> zoomBox -2273.27550 -1590.32650 10811.72050 9023.24700
<CMD> zoomBox -2506.27850 -2334.14300 30611.97550 10192.24400
<CMD> zoomBox -2365.87950 -1545.51850 25784.63650 9101.91050
<CMD> zoomBox -2033.25300 -735.53500 21894.68550 8314.77950
<CMD> report_power > report_power_step15.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3612.28MB/5948.52MB/12079.08MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3612.28MB/5948.52MB/12079.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3612.28MB/5948.52MB/12079.08MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT)
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 10%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 20%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 30%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 40%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 50%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 60%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 70%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 80%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 90%

Finished Levelizing
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT)

Starting Activity Propagation
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT)
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 10%
2024-Jan-20 23:53:51 (2024-Jan-20 21:53:51 GMT): 20%

Finished Activity Propagation
2024-Jan-20 23:53:52 (2024-Jan-20 21:53:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=3612.41MB/5948.52MB/12079.08MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-20 23:53:52 (2024-Jan-20 21:53:52 GMT)
 ... Calculating switching power
2024-Jan-20 23:53:52 (2024-Jan-20 21:53:52 GMT): 10%
2024-Jan-20 23:53:52 (2024-Jan-20 21:53:52 GMT): 20%
2024-Jan-20 23:53:52 (2024-Jan-20 21:53:52 GMT): 30%
2024-Jan-20 23:53:52 (2024-Jan-20 21:53:52 GMT): 40%
2024-Jan-20 23:53:52 (2024-Jan-20 21:53:52 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-20 23:53:52 (2024-Jan-20 21:53:52 GMT): 60%
2024-Jan-20 23:53:53 (2024-Jan-20 21:53:53 GMT): 70%
2024-Jan-20 23:53:53 (2024-Jan-20 21:53:53 GMT): 80%
2024-Jan-20 23:53:54 (2024-Jan-20 21:53:54 GMT): 90%

Finished Calculating power
2024-Jan-20 23:53:54 (2024-Jan-20 21:53:54 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=3612.44MB/5948.52MB/12079.08MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3612.44MB/5948.52MB/12079.08MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=3612.44MB/5948.52MB/12079.08MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3612.44MB/5948.52MB/12079.08MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-20 23:53:54 (2024-Jan-20 21:53:54 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32_chip
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/giolib045/lan/flow/rfkit/reference_libs/GPDK045/giolib045_v3.5/timing/pads_SS_s1vg.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
  6 instances have no static power
** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_vss (PADVSS) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_vdd (PADVDD) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner0 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner1 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner2 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

** WARN:  (VOLTUS_POWR-2152): Instance iopads/pad_corner3 (padIORINGCORNER) has no static power. This might be because either the duty cycle and activity of all the connected nets
is 0 or the instance is connected to power off rails. If this is not the expected behaviour and static power is required, ensure that the instance is connected
to power on rails and that the duty cycle and activity of at least one net is not 0.

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       80.11605381 	   76.5243%
Total Switching Power:       1.14243577 	    1.0912%
Total Leakage Power:        23.43511676 	   22.3845%
Total Power:               104.69360634
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4355     0.04544   0.0002348      0.4812      0.4596
Macro                                  0           0           0           0           0
IO                                 79.27     0.04646       23.43       102.7       98.14
Combinational                     0.3716      0.9019    0.001076       1.275       1.217
Clock (Combinational)            0.04356      0.1486   1.334e-05      0.1922      0.1836
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              80.12       1.142       23.44       104.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      80.12       1.142       23.44       104.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.458      0.1524   0.0002167       1.611       1.539
-----------------------------------------------------------------------------------------
Total                              1.458      0.1524   0.0002167       1.611       1.539
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:            iopads/pad_clk (PADDI):            1.419
*              Highest Leakage Power:           iopads/pad_trap (PADDO):          0.07626
*                Total Cap:      1.09685e-10 F
*                Total instances in design: 16193
*                Total instances in design with no power:     6
*                Total instances in design with no activty:     6

*                Total Fillers and Decap:     6
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 6 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3616.26MB/5948.52MB/12079.08MB)

<CMD> report_area > report_area_step15.txt
<CMD> report_timing > report_timing_step15.txt
<CMD> zoomBox -832.36900 4748.14800 8192.04350 8161.47050
<CMD> zoomBox -427.29250 5822.86800 5114.82550 7919.07500
<CMD> zoomBox -311.69350 6292.66500 3692.48800 7807.17500
<CMD> zoomBox -262.57450 6472.52800 3140.98000 7759.86150
<CMD> zoomBox -221.13000 6612.51800 2671.89100 7706.75150
<CMD> zoomBox -93.18900 6995.61950 1416.98700 7566.81650
<CMD> zoomBox -30.90500 7104.23100 1060.19750 7516.92100
<CMD> zoomBox -66.79800 7070.30650 1216.85200 7555.82400
<CMD> zoomBox -198.31050 6918.73800 1578.36800 7590.73500
<CMD> zoomBox -123.63300 7015.05050 1386.54450 7586.24800
<CMD> zoomBox -59.20300 7098.82300 1224.44800 7584.34100
<CMD> zoomBox -3.39550 7171.53450 1087.70800 7584.22500
<CMD> zoomBox -60.59350 7162.15600 1223.05900 7647.67450
<CMD> zoomBox -127.88450 7151.12250 1382.29550 7722.32100
<CMD> zoomBox -64.81700 7211.73850 1218.83650 7697.25750
<CMD> zoomBox -11.20950 7262.91500 1079.89600 7675.60600
<CMD> zoomBox 34.45500 7306.21800 961.89500 7657.00550
<CMD> zoomBox 106.26350 7372.02800 776.33900 7625.47200
<CMD> zoomBox 132.73600 7383.81350 702.30050 7599.24100
<CMD> zoomBox 46.02550 7326.49500 834.35100 7624.66500
<CMD> zoomBox -103.49750 7209.14050 1180.15900 7694.66050
<CMD> zoomBox -171.87800 7155.47150 1338.30600 7726.67150
<CMD> zoomBox -252.32550 7092.33150 1524.36150 7764.33150
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32_chip.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report picorv32_chip.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 4443.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 2 Viols.

 Violation Summary By Layer and Type:

	           Short   Totals
	Metal10        2        2
	Totals         2        2

 *** End Verify DRC (CPU: 0:00:19.7  ELAPSED TIME: 19.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -918.69600 6559.76650 2484.87850 7847.10750
<CMD> zoomBox -2440.63750 5199.92950 5230.16300 8101.27250
<CMD> zoomBox -2771.11850 4781.53700 6253.35250 8194.88150
<CMD> zoomBox -3158.00450 4289.31050 7459.02000 8305.01000
<CMD> zoomBox -4120.15000 3027.61300 10574.69350 8585.67450
<CMD> zoomBox -4729.85800 2224.54500 12558.19350 8763.44100
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Jan 20 23:56:39 2024

Design Name: picorv32_chip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (7760.0000, 7690.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 23:56:39 **** Processed 5000 nets.
Net VSS: has an unconnected terminal, has special routes with opens, has regular routing with opens.
Net VDD: has an unconnected terminal, has special routes with opens, has regular routing with opens.
**** 23:56:40 **** Processed 10000 nets.
**** 23:56:41 **** Processed 15000 nets.

Begin Summary 
    830 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
    6 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    838 total info(s) created.
End Summary

End Time: Sat Jan 20 23:56:41 2024
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 838 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.8  MEM: 0.000M)

<CMD> zoomBox 126.82800 4769.76800 9151.30100 8183.11350
<CMD> zoomBox 3016.70550 6510.45500 6420.28250 7797.79700
<CMD> zoomBox 4141.65100 7262.73650 5232.76150 7675.42950
<CMD> zoomBox 4292.47400 7354.29300 5080.80200 7652.46400
<CMD> zoomBox 4345.44750 7384.86850 5015.52700 7638.31400
<CMD> zoomBox 4390.47550 7410.79750 4960.04300 7626.22600
<CMD> zoomBox 4488.93400 7467.49350 4838.72050 7599.79400
<CMD> zoomBox 4577.50750 7509.38200 4732.71100 7568.08500
<CMD> zoomBox 4597.65600 7518.60150 4709.79100 7561.01450
<CMD> zoomBox 4612.21300 7525.26250 4693.23200 7555.90650
<CMD> zoomBox 4630.32850 7533.55250 4672.62250 7549.54950
<CMD> zoomBox 4633.23150 7535.11650 4669.18150 7548.71400
<CMD> zoomBox 4635.69850 7536.44600 4666.25650 7548.00400
<CMD> selectMarker 4649.0000 7543.5150 4650.0000 7544.5050 4 3 21
<CMD> zoomBox 4606.06100 7520.47800 4701.38600 7556.53300
<CMD> zoomBox 4598.35300 7518.36400 4710.50000 7560.78150
<CMD> zoomBox 4578.61600 7512.95100 4733.83700 7571.66050
<CMD> zoomBox 4566.65750 7509.62400 4749.27050 7578.69400
<CMD> zoomBox 4553.07300 7505.78700 4767.91200 7587.04600
<CMD> zoomBox 4537.09150 7501.27300 4789.84350 7596.87200
<CMD> zoomBox 4518.28950 7495.96250 4815.64550 7608.43200
<CMD> zoomBox 4496.17000 7489.71500 4846.00050 7622.03200
<CMD> zoomBox 4470.14650 7482.36450 4881.71250 7638.03200
<CMD> zoomBox 4439.53050 7473.71700 4923.72650 7656.85550
<CMD> zoomBox 4403.51250 7463.54350 4973.15500 7679.00050
<CMD> zoomBox 4361.13850 7451.57450 5031.30600 7705.05350
<CMD> zoomBox 4311.28600 7437.49350 5099.71900 7735.70400
<CMD> zoomBox 4255.39750 7397.58500 5182.96600 7748.42100
<CMD> zoomBox 4189.64650 7350.63400 5280.90350 7763.38250
<CMD> zoomBox 4253.42900 7357.91800 5180.99750 7708.75400
<CMD> zoomBox 4307.30950 7370.13300 5095.74250 7668.34350
<CMD> zoomBox 4353.10800 7380.51600 5023.27600 7633.99500
<CMD> zoomBox 4425.12550 7396.84250 4909.32300 7579.98150
<CMD> zoomBox 4453.25150 7403.21900 4864.81950 7558.88700
<CMD> zoomBox 4477.15850 7408.63850 4826.99150 7540.95650
<CMD> zoomBox 4499.08850 7414.12900 4796.44700 7526.59950
<CMD> zoomBox 4517.72900 7418.82250 4770.48400 7514.42250
<CMD> zoomBox 4547.02200 7426.30700 4729.63800 7495.37800
<CMD> zoomBox 4576.00650 7433.97200 4688.15600 7476.39050
<CMD> zoomBox 4582.73350 7436.02550 4678.06050 7472.08100
<CMD> zoomBox 4593.31100 7439.25400 4662.18550 7465.30450
<CMD> zoomBox 4610.46400 7444.49000 4636.44100 7454.31550
<CMD> zoomBox 4613.32600 7446.11550 4632.09550 7453.21450
<CMD> zoomBox 4616.20350 7447.74800 4627.73200 7452.10850
<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        142685934
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeSiEffort                                 high
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45

#% Begin detailRoute (date=01/20 23:57:55, mem=3560.2M)

detailRoute -fix_drc

#Start detailRoute on Sat Jan 20 23:57:55 2024
#
#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option routeWithEco combined with routeWithTimingDriven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_clk is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_resetn is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_wait is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_pcpi_ready is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_trap is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_valid is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_instr is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VSSIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VDDIOR of instance iopads/pad_mem_la_read is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=17179)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
#WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
#Start routing data preparation on Sat Jan 20 23:57:59 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.000] has 74 nets.
#Voltage range [0.000 - 0.900] has 17104 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3577.19 (MB), peak = 12271.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3618.24 (MB), peak = 12271.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3653.75 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3653.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:01, memory = 3653.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:02, memory = 3653.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:02, memory = 3653.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:02, memory = 3653.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:03, memory = 3653.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:03, memory = 3653.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:03, memory = 3653.79 (MB)
#   Improving pin accessing ...
#    elapsed time = 00:00:03, memory = 3653.79 (MB)
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3651.92 (MB), peak = 12271.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 148
#Total wire length = 1693058 um.
#Total half perimeter of net bounding box = 1668058 um.
#Total wire length on LAYER Metal1 = 164198 um.
#Total wire length on LAYER Metal2 = 799867 um.
#Total wire length on LAYER Metal3 = 436768 um.
#Total wire length on LAYER Metal4 = 83766 um.
#Total wire length on LAYER Metal5 = 91912 um.
#Total wire length on LAYER Metal6 = 15806 um.
#Total wire length on LAYER Metal7 = 1147 um.
#Total wire length on LAYER Metal8 = 97075 um.
#Total wire length on LAYER Metal9 = 2508 um.
#Total wire length on LAYER Metal10 = 11 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 115544
#Total number of multi-cut vias = 85658 ( 74.1%)
#Total number of single cut vias = 29886 ( 25.9%)
#Up-Via Summary (total 115544):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         16732 ( 30.3%)     38508 ( 69.7%)      55240
# Metal2          9159 ( 23.1%)     30500 ( 76.9%)      39659
# Metal3          2809 ( 22.5%)      9655 ( 77.5%)      12464
# Metal4           889 ( 15.6%)      4810 ( 84.4%)       5699
# Metal5           212 ( 11.2%)      1675 ( 88.8%)       1887
# Metal6            44 ( 16.7%)       220 ( 83.3%)        264
# Metal7             8 (  4.8%)       157 ( 95.2%)        165
# Metal8            29 ( 17.9%)       133 ( 82.1%)        162
# Metal9             4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                29886 ( 25.9%)     85658 ( 74.1%)     115544 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 92.46 (MB)
#Total memory = 3651.92 (MB)
#Peak memory = 12271.50 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -46.09 (MB)
#Total memory = 3514.16 (MB)
#Peak memory = 12271.50 (MB)
#Number of warnings = 24
#Total number of warnings = 139
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Sat Jan 20 23:58:09 2024
#
#% End detailRoute (date=01/20 23:58:09, total cpu=0:00:13.6, real=0:00:14.0, peak res=3560.2M, current mem=3514.3M)
<CMD> zoomBox 4554.53650 7419.87750 4709.81000 7478.60700
<CMD> zoomBox 4538.71850 7413.41850 4721.39350 7482.51200
<CMD> zoomBox 4521.52450 7406.16850 4736.43600 7487.45500
<CMD> zoomBox 4378.35950 7345.84900 4862.72100 7529.05000
<CMD> zoomBox 4221.34600 7281.60950 5010.04800 7579.92200
<CMD> zoomBox 4071.27300 7219.49400 5162.90300 7632.38350
<CMD> zoomBox 3979.18100 7178.95000 5263.45150 7664.70250
<CMD> zoomBox 3416.99550 6931.44750 5877.25750 7861.99750
<CMD> zoomBox 1916.45250 6111.62000 7461.26600 8208.84650
<CMD> zoomBox -1398.50750 3845.90950 11098.10750 8572.53050
<CMD> zoomBox -3687.25800 2281.59300 13609.09500 8823.62900
<CMD> zoomBox -5142.74350 1286.79750 15205.90750 8983.31050
<CMD> zoomBox -6855.07950 116.44950 17084.51000 9171.17100
<CMD> zoomBox -8869.59200 -1260.43050 19294.63100 9392.18300
<CMD> zoomBox -6961.77500 -782.84100 16977.81450 8271.88050
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report picorv32_chip.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report picorv32_chip.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 4359.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 2 Viols.

 Violation Summary By Layer and Type:

	           Short   Totals
	Metal10        2        2
	Totals         2        2

 *** End Verify DRC (CPU: 0:00:18.5  ELAPSED TIME: 19.00  MEM: 256.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}

--------------------------------------------------------------------------------
Exiting Innovus on Sun Jan 21 00:03:46 2024
  Total CPU time:     2:49:16
  Total real time:    4:23:49
  Peak memory (main): 12079.08MB


*** Memory Usage v#1 (Current mem = 4615.418M, initial mem = 476.039M) ***
*** Message Summary: 187 warning(s), 18 error(s)

--- Ending "Innovus" (totcpu=2:49:00, real=4:23:47, mem=4615.4M) ---
