{
  "Top": "myip_v1_0_HLS",
  "RtlTop": "myip_v1_0_HLS",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-i"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_sdx -optimization_level=none",
      "config_sdx -target=none"
    ],
    "DirectiveTcl": [
      "set_directive_unroll myip_v1_0_HLS\/myip_v1_0_HLS_label1 ",
      "set_directive_unroll myip_v1_0_HLS\/myip_v1_0_HLS_label2 "
    ],
    "DirectiveInfo": [
      "unroll myip_v1_0_HLS\/myip_v1_0_HLS_label1 {} {}",
      "unroll myip_v1_0_HLS\/myip_v1_0_HLS_label2 {} {}"
    ]
  },
  "Args": {
    "S_AXIS": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXIS_wLAST",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    },
    "M_AXIS": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "AXIS_wLAST",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "float"
          },
          "last": {
            "order": "1",
            "dataType": "bool"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "15",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "25836",
    "Uncertainty": "1.875"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 15.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myip_v1_0_HLS",
    "Version": "1.0",
    "DisplayName": "Myip_v1_0_hls",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/myip_v1_0_HLS.cpp"],
    "Vhdl": [
      "impl\/vhdl\/myip_v1_0_HLS_bias1.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_bias2.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_fadShg.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_fcmUhA.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_fmuThq.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_input.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_v.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_v2.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiAem.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiBew.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weibkb.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiCeG.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weicud.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weidEe.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiDeQ.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiEe0.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weieOg.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiFfa.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weifYi.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weig8j.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiGfk.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weihbi.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiHfu.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiibs.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiIfE.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weijbC.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiJfO.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weikbM.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiKfY.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weilbW.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiLf8.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weimb6.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiMgi.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weincg.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiNgs.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiocq.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiOgC.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weipcA.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiPgM.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiqcK.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiQgW.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weircU.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiRg6.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weisc4.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weitde.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiudo.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weivdy.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiwdI.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weixdS.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weiyd2.vhd",
      "impl\/vhdl\/myip_v1_0_HLS_weizec.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/myip_v1_0_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myip_v1_0_HLS_bias1.v",
      "impl\/verilog\/myip_v1_0_HLS_bias1_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_bias2.v",
      "impl\/verilog\/myip_v1_0_HLS_bias2_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_fadShg.v",
      "impl\/verilog\/myip_v1_0_HLS_fcmUhA.v",
      "impl\/verilog\/myip_v1_0_HLS_fmuThq.v",
      "impl\/verilog\/myip_v1_0_HLS_input.v",
      "impl\/verilog\/myip_v1_0_HLS_v.v",
      "impl\/verilog\/myip_v1_0_HLS_v2.v",
      "impl\/verilog\/myip_v1_0_HLS_weiAem.v",
      "impl\/verilog\/myip_v1_0_HLS_weiAem_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiBew.v",
      "impl\/verilog\/myip_v1_0_HLS_weiBew_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weibkb.v",
      "impl\/verilog\/myip_v1_0_HLS_weibkb_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiCeG.v",
      "impl\/verilog\/myip_v1_0_HLS_weiCeG_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weicud.v",
      "impl\/verilog\/myip_v1_0_HLS_weicud_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weidEe.v",
      "impl\/verilog\/myip_v1_0_HLS_weidEe_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiDeQ.v",
      "impl\/verilog\/myip_v1_0_HLS_weiDeQ_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiEe0.v",
      "impl\/verilog\/myip_v1_0_HLS_weiEe0_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weieOg.v",
      "impl\/verilog\/myip_v1_0_HLS_weieOg_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiFfa.v",
      "impl\/verilog\/myip_v1_0_HLS_weiFfa_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weifYi.v",
      "impl\/verilog\/myip_v1_0_HLS_weifYi_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weig8j.v",
      "impl\/verilog\/myip_v1_0_HLS_weig8j_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiGfk.v",
      "impl\/verilog\/myip_v1_0_HLS_weiGfk_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weihbi.v",
      "impl\/verilog\/myip_v1_0_HLS_weihbi_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiHfu.v",
      "impl\/verilog\/myip_v1_0_HLS_weiHfu_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiibs.v",
      "impl\/verilog\/myip_v1_0_HLS_weiibs_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiIfE.v",
      "impl\/verilog\/myip_v1_0_HLS_weiIfE_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weijbC.v",
      "impl\/verilog\/myip_v1_0_HLS_weijbC_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiJfO.v",
      "impl\/verilog\/myip_v1_0_HLS_weiJfO_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weikbM.v",
      "impl\/verilog\/myip_v1_0_HLS_weikbM_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiKfY.v",
      "impl\/verilog\/myip_v1_0_HLS_weiKfY_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weilbW.v",
      "impl\/verilog\/myip_v1_0_HLS_weilbW_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiLf8.v",
      "impl\/verilog\/myip_v1_0_HLS_weiLf8_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weimb6.v",
      "impl\/verilog\/myip_v1_0_HLS_weimb6_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiMgi.v",
      "impl\/verilog\/myip_v1_0_HLS_weiMgi_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weincg.v",
      "impl\/verilog\/myip_v1_0_HLS_weincg_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiNgs.v",
      "impl\/verilog\/myip_v1_0_HLS_weiNgs_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiocq.v",
      "impl\/verilog\/myip_v1_0_HLS_weiocq_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiOgC.v",
      "impl\/verilog\/myip_v1_0_HLS_weiOgC_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weipcA.v",
      "impl\/verilog\/myip_v1_0_HLS_weipcA_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiPgM.v",
      "impl\/verilog\/myip_v1_0_HLS_weiPgM_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiqcK.v",
      "impl\/verilog\/myip_v1_0_HLS_weiqcK_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiQgW.v",
      "impl\/verilog\/myip_v1_0_HLS_weiQgW_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weircU.v",
      "impl\/verilog\/myip_v1_0_HLS_weircU_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiRg6.v",
      "impl\/verilog\/myip_v1_0_HLS_weiRg6_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weisc4.v",
      "impl\/verilog\/myip_v1_0_HLS_weisc4_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weitde.v",
      "impl\/verilog\/myip_v1_0_HLS_weitde_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiudo.v",
      "impl\/verilog\/myip_v1_0_HLS_weiudo_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weivdy.v",
      "impl\/verilog\/myip_v1_0_HLS_weivdy_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiwdI.v",
      "impl\/verilog\/myip_v1_0_HLS_weiwdI_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weixdS.v",
      "impl\/verilog\/myip_v1_0_HLS_weixdS_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weiyd2.v",
      "impl\/verilog\/myip_v1_0_HLS_weiyd2_rom.dat",
      "impl\/verilog\/myip_v1_0_HLS_weizec.v",
      "impl\/verilog\/myip_v1_0_HLS_weizec_rom.dat",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/myip_v1_0_HLS.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/myip_v1_0_HLS_ap_fadd_1_full_dsp_32_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/myip_v1_0_HLS_ap_fmul_0_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/CG4002\/cg4002\/solution1\/.autopilot\/db\/myip_v1_0_HLS.design.xml",
    "DebugDir": "D:\/CG4002\/cg4002\/solution1\/.debug",
    "ProtoInst": ["D:\/CG4002\/cg4002\/solution1\/.debug\/myip_v1_0_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "myip_v1_0_HLS_ap_fadd_1_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myip_v1_0_HLS_ap_fadd_1_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name myip_v1_0_HLS_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "myip_v1_0_HLS_ap_fmul_0_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name myip_v1_0_HLS_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "S_AXIS M_AXIS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "M_AXIS": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "M_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "S_AXIS": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "S_AXIS",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "null",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "S_AXIS_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "S_AXIS_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "S_AXIS_TLAST": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "M_AXIS_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "M_AXIS_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "M_AXIS_TLAST": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "myip_v1_0_HLS"},
    "Info": {"myip_v1_0_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"myip_v1_0_HLS": {
        "Latency": {
          "LatencyBest": "25836",
          "LatencyAvg": "25836",
          "LatencyWorst": "25836",
          "PipelineII": "25837",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.88",
          "Estimate": "13.857"
        },
        "Loops": [
          {
            "Name": "myip_v1_0_HLS_for1",
            "TripCount": "42",
            "Latency": "42",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "myip_v1_0_HLS_for2",
            "TripCount": "172",
            "Latency": "23048",
            "PipelineII": "",
            "PipelineDepth": "134"
          },
          {
            "Name": "myip_v1_0_HLS_for3",
            "TripCount": "5",
            "Latency": "2620",
            "PipelineII": "",
            "PipelineDepth": "524"
          },
          {
            "Name": "myip_v1_0_HLS_for5",
            "TripCount": "5",
            "Latency": "15",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "59",
          "DSP48E": "35",
          "FF": "10229",
          "LUT": "9738",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myip_v1_0_HLS",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-11-09 22:41:04 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
