// -p minimize-regs -p dead-cell-removal
import "primitives/std.lib";
component main() -> () {
  cells {
    x = std_reg(1);
    y = std_reg(1);
    z = std_reg(1);
  }

  wires {
    group wr_x {
      x.in = 1'd1;
      x.write_en = 1'd1;
      wr_x[done] = x.done;
    }

    group cond {
      y.in = 1'd1;
      y.write_en = 1'd1;
      cond[done] = y.done;
    }

    group some_math {
      y.in = 1'd0;
      y.write_en = 1'd1;
      some_math[done] = y.done;
    }

    group wr_z {
      z.in = 1'd1;
      z.write_en = 1'd1;
      wr_z[done] = z.done;
    }

    group cond1 {
      z.in = 1'd1;
      z.write_en = 1'd1;
      cond1[done] = z.done;
    }

    group some_math1 {
      z.in = 1'd0;
      z.write_en = 1'd1;
      some_math[done] = z.done;
    }
  }

  control {
    seq {
      wr_x;
      if y.out with cond {
        some_math;
      }
      wr_z;
      while z.out with cond1 {
        some_math1;
      }
    }
  }
}
