#####################################################################################
# 1. SETUP SECTION
#####################################################################################
# 
# set VSIM_RTL 1
# 1
# 
# Create libraries and map paths to names
# 
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# vmap work work
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Modifying modelsim.ini
# 
# source input/0_setup_design.tcl 
# input/datatypes_tb.sv
# 
#####################################################################################
# 2. COMPILATION (ANALYSIS)
#####################################################################################
# 
# Compile RTL model and testbench to 'work'
# 
# if { [info exists RTL_FILES ] } {
#     eval vlog -work work ${RTL_FILES}
# }
# eval vlog -timescale 1ns/1ps -work work ${TESTBENCH_FILES}
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 03:23:39 on Jul 28,2024
# vlog -reportprogress 300 -timescale 1ns/1ps -work work input/datatypes_tb.sv 
# -- Compiling module datatypes_tb
# 
# Top level modules:
# 	datatypes_tb
# End time: 03:23:39 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vdir -l
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# OPTIMIZED DESIGN datatypes_opt
#     Compile time: Sat Jul 27 02:48:46 2024
#     Version string: 04;T3^N0i[QD82K]QM1`K0
#     Top-level model: work datatypes_tb fast 0
#     Compile options: -work work +acc -debugdb
#     Compile defaults: CvgOpt=0
#     Short name: datatypes_opt
#     Opcode format: 2022.4_1; VCOM/VLOG SE-64 Object version 75
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab1_datatypes/workdir
# MODULE datatypes_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 03:23:39 2024
#     Debug Symbol file exists
#     DU Coverage Signature: k2V=1T;L=2a^05>Z>jl5?0
#     Verilog version: dJ9i`3?DXRVVZB`NP5d2]2
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab1_datatypes/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/datatypes_tb.sv
#     Source file: input/datatypes_tb.sv
#     Start location: input/datatypes_tb.sv:1:168
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# 
#####################################################################################
# 3. ELABORATION
#####################################################################################
# 
# Code optimization
# vopt -work work +acc -debugdb ${DESIGN_NAME}_tb -o ${DESIGN_NAME}_opt
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 03:23:39 on Jul 28,2024
# vopt -reportprogress 300 -work work "+acc" -debugdb datatypes_tb -o datatypes_opt 
# 
# Top level modules:
# 	datatypes_tb
# 
# Analyzing design...
# -- Loading module datatypes_tb
# Incremental compilation check found no design-units have changed.
# Optimized design name is datatypes_opt
# End time: 03:23:39 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# Elaboration
# vsim +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug ${DESIGN_NAME}_opt
# vsim "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug datatypes_opt 
# Start time: 03:23:39 on Jul 28,2024
# Loading sv_std.std
# Loading work.datatypes_tb(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 
# Set up data logging (log all data)
# add log -r /*
# 
# Setup and configure Wave window
# source input/vsim_waves.tcl
# ** Info: Q1
#    Time: 10 ns  Scope: datatypes_tb File: input/datatypes_tb.sv Line: 49
# ** Info: Q2.a
#    Time: 50 ns  Scope: datatypes_tb File: input/datatypes_tb.sv Line: 63
# ** Info: Q2.b
#    Time: 70 ns  Scope: datatypes_tb File: input/datatypes_tb.sv Line: 75
# ** Info: Q2.c
#    Time: 90 ns  Scope: datatypes_tb File: input/datatypes_tb.sv Line: 86
# ** Info: Q2.d
#    Time: 120 ns  Scope: datatypes_tb File: input/datatypes_tb.sv Line: 100
# ** Info: Q3
#    Time: 130 ns  Scope: datatypes_tb File: input/datatypes_tb.sv Line: 109
# ** Info: Q4
#    Time: 170 ns  Scope: datatypes_tb File: input/datatypes_tb.sv Line: 127
# 0 ps
# 220500 ps
# 
# Start switching activity recording
# power add -r /${DESIGN_NAME}_tb/DUT/*
# ** UI-Msg (Error) (suppressible): (vsim-3561) No objects found matching 'DUT'.
# ** UI-Msg (Warning): (vsim-8431) The 'power add' command works only on nets/signals
# 
# power on -r /${DESIGN_NAME}_tb/DUT/*
# ** UI-Msg (Warning): (vsim-3315) Power checking is not enabled.
# 
# 
#####################################################################################
# 4. SIMULATION
#####################################################################################
# 
# Simulate
# run -all
# 
# Zoom to results
# 
# wave zoom full
# 0 ps
# 220500 ps
# 
# power report -bsaif output/${DESIGN_NAME}.saif
# ** UI-Msg (Warning): (vsim-3315) Power checking is not enabled.
# 
# 
# 
# End time: 03:44:01 on Jul 28,2024, Elapsed time: 0:20:22
# Errors: 0, Warnings: 0
