INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vulcan/Design_Tool/Vivado/VC707/key_debounce/key_debounce.srcs/sources_1/new/key_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vulcan/Design_Tool/Vivado/VC707/key_fsm/key_fsm.srcs/sim_1/new/tb_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_key_debounce
