# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../thinpad_top.srcs/sim_1/new/include" --include "../../../../thinpad_top.srcs/sources_1/ip/pll_example" \
"../../../../thinpad_top.srcs/sim_1/new/clock.v" \
"../../../../thinpad_top.srcs/sources_1/new/ex.v" \
"../../../../thinpad_top.srcs/sources_1/new/ex_mem.v" \
"../../../../thinpad_top.srcs/sources_1/new/id.v" \
"../../../../thinpad_top.srcs/sources_1/new/id_ex.v" \
"../../../../thinpad_top.srcs/sim_1/new/test_id_ex.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
