// Seed: 626132335
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26#(id_27, 1 + 1),
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46
);
  inout wire id_45;
  output wire id_44;
  input wire id_43;
  output wire id_42;
  input wire id_41;
  inout wire id_40;
  output wire id_39;
  input wire id_38;
  input wire id_37;
  output wire id_36;
  input wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_32 = id_45;
  parameter id_47 = 1'b0;
endmodule
macromodule module_1 #(
    parameter id_0 = 32'd24
) (
    input  tri1  _id_0,
    output tri0  id_1,
    input  uwire id_2
);
  logic [-1 : -1] id_4;
  bit id_5;
  assign id_4 = id_5;
  wor id_6;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_6,
      id_6,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_6,
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_4
  );
  parameter id_7 = 1;
  logic [id_0 : 1] id_8[1 : 1  -  -1];
  always begin : LABEL_0
    if (id_7) id_5 <= -1;
  end
  assign id_5 = ~-1;
  assign id_6 = -1;
endmodule
