# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab 10.srcs/sources_1/new/Mux_2way_4bit.vhd" \
"../../../../lab 10.srcs/sim_1/new/Mux1Sim.vhd" \

# Do not sort compile order
nosort
