TimeQuest Timing Analyzer report for cam_proj
Sun Nov 29 17:38:15 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 15. Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 16. Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 17. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 19. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'
 20. Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'
 21. Slow 1200mV 85C Model Setup: 'PCLK_cam'
 22. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'PCLK_cam'
 24. Slow 1200mV 85C Model Hold: 'clk50'
 25. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 26. Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 27. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'
 28. Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 29. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'
 33. Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 34. Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 35. Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'clk50'
 44. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 46. Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 47. Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 48. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 50. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 51. Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 52. Slow 1200mV 0C Model Setup: 'PCLK_cam'
 53. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'PCLK_cam'
 55. Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 56. Slow 1200mV 0C Model Hold: 'clk50'
 57. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 58. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 59. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 61. Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 62. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 64. Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 65. Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 66. Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'clk50'
 74. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 76. Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 77. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 79. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 80. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 81. Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 82. Fast 1200mV 0C Model Setup: 'PCLK_cam'
 83. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Hold: 'PCLK_cam'
 85. Fast 1200mV 0C Model Hold: 'clk50'
 86. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 87. Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 88. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 89. Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 90. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 93. Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 94. Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 95. Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 96. Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; cam_proj                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.56        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  22.6%      ;
;     Processor 3            ;  18.1%      ;
;     Processor 4            ;  15.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; clk50                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { clk50 }                                                       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble }       ;
; PCLK_cam                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { PCLK_cam }                                                    ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; 6.990  ; 143.06 MHz ; 0.000 ; 3.495  ; 50.00      ; 36        ; 103         ;       ;        ;           ;            ; false    ; clk50  ; pll2|altpll_component|auto_generated|pll1|inclk[0]            ; { pll2|altpll_component|auto_generated|pll1|clk[0] }            ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] } ;
; sdram_controller:SDRAM|busy                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|busy }                                 ;
; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|rd_ready_r }                           ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|conv_TOP:conv|STOP }                             ;
; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|memorywork:block|step[0] }                       ;
; TOP:neiroset|nextstep                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|nextstep }                                       ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 45.09 MHz  ; 45.09 MHz       ; clk50                                                       ;                                                               ;
; 113.05 MHz ; 113.05 MHz      ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 127.05 MHz ; 127.05 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 128.14 MHz ; 128.14 MHz      ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 137.46 MHz ; 137.46 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 193.24 MHz ; 193.24 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 195.39 MHz ; 195.39 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 224.62 MHz ; 224.62 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 249.07 MHz ; 249.07 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 364.96 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 601.32 MHz ; 500.0 MHz       ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -18.637 ; -6362.731     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -10.438 ; -83.296       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -6.275  ; -2880.891     ;
; TOP:neiroset|memorywork:block|step[0]                       ; -5.880  ; -95.956       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -4.776  ; -62.537       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.839  ; -138.809      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -3.431  ; -228.883      ;
; sdram_controller:SDRAM|busy                                 ; -3.015  ; -232.526      ;
; TOP:neiroset|nextstep                                       ; -2.407  ; -12.035       ;
; PCLK_cam                                                    ; -1.740  ; -88.081       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.129  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.208 ; 0.000         ;
; clk50                                                       ; 0.302 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.305 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.341 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.342 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.356 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.357 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.358 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.401 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.519 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.323 ; -16.591       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.225 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -119.176      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.484 ; -24.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.174 ; -659.176      ;
; sdram_controller:SDRAM|busy                                 ; -2.174 ; -152.176      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.174 ; -135.176      ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.401 ; -23.895       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.248  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.747  ; 0.000         ;
; clk50                                                       ; 9.408  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.743 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -18.637 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.666     ; 15.456     ;
; -18.602 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.666     ; 15.421     ;
; -18.521 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.666     ; 15.340     ;
; -18.496 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.701     ; 15.280     ;
; -18.486 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.666     ; 15.305     ;
; -18.476 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.624     ; 15.337     ;
; -18.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.672     ; 15.285     ;
; -18.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.672     ; 15.285     ;
; -18.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.672     ; 15.285     ;
; -18.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.672     ; 15.285     ;
; -18.472 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.672     ; 15.285     ;
; -18.461 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.701     ; 15.245     ;
; -18.441 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.624     ; 15.302     ;
; -18.417 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.664     ; 15.238     ;
; -18.411 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.665     ; 15.231     ;
; -18.382 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.664     ; 15.203     ;
; -18.380 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.701     ; 15.164     ;
; -18.376 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.665     ; 15.196     ;
; -18.360 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.624     ; 15.221     ;
; -18.357 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.696     ; 15.146     ;
; -18.345 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.701     ; 15.129     ;
; -18.337 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.632     ; 15.190     ;
; -18.331 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.707     ; 15.109     ;
; -18.331 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.707     ; 15.109     ;
; -18.331 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.707     ; 15.109     ;
; -18.331 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.707     ; 15.109     ;
; -18.331 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.707     ; 15.109     ;
; -18.325 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.624     ; 15.186     ;
; -18.322 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.696     ; 15.111     ;
; -18.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.630     ; 15.166     ;
; -18.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.630     ; 15.166     ;
; -18.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.630     ; 15.166     ;
; -18.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.630     ; 15.166     ;
; -18.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.630     ; 15.166     ;
; -18.302 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.632     ; 15.155     ;
; -18.301 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.664     ; 15.122     ;
; -18.295 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.665     ; 15.115     ;
; -18.266 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.664     ; 15.087     ;
; -18.260 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.665     ; 15.080     ;
; -18.252 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.670     ; 15.067     ;
; -18.252 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.670     ; 15.067     ;
; -18.252 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.670     ; 15.067     ;
; -18.252 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.670     ; 15.067     ;
; -18.252 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.670     ; 15.067     ;
; -18.246 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.671     ; 15.060     ;
; -18.246 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.671     ; 15.060     ;
; -18.246 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.671     ; 15.060     ;
; -18.246 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.671     ; 15.060     ;
; -18.246 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.671     ; 15.060     ;
; -18.241 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.696     ; 15.030     ;
; -18.224 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.699     ; 15.010     ;
; -18.223 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.683     ; 15.025     ;
; -18.221 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.632     ; 15.074     ;
; -18.206 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.696     ; 14.995     ;
; -18.192 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.975     ;
; -18.192 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.975     ;
; -18.192 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.975     ;
; -18.192 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.975     ;
; -18.192 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.975     ;
; -18.189 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.699     ; 14.975     ;
; -18.186 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.632     ; 15.039     ;
; -18.178 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.707     ; 15.456     ;
; -18.172 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.638     ; 15.019     ;
; -18.172 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.638     ; 15.019     ;
; -18.172 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.638     ; 15.019     ;
; -18.172 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.638     ; 15.019     ;
; -18.172 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.638     ; 15.019     ;
; -18.143 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.707     ; 15.421     ;
; -18.116 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.899     ;
; -18.108 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.699     ; 14.894     ;
; -18.104 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.681     ; 14.908     ;
; -18.098 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.779     ; 14.804     ;
; -18.082 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.718     ; 14.849     ;
; -18.081 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.864     ;
; -18.073 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.699     ; 14.859     ;
; -18.063 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.779     ; 14.769     ;
; -18.062 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.707     ; 15.340     ;
; -18.062 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.641     ; 14.906     ;
; -18.059 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.705     ; 14.839     ;
; -18.059 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.705     ; 14.839     ;
; -18.059 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.705     ; 14.839     ;
; -18.059 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.705     ; 14.839     ;
; -18.059 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.705     ; 14.839     ;
; -18.057 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.840     ;
; -18.037 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.742     ; 15.280     ;
; -18.027 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.707     ; 15.305     ;
; -18.022 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.702     ; 14.805     ;
; -18.017 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.665     ; 15.337     ;
; -18.013 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.713     ; 15.285     ;
; -18.013 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.713     ; 15.285     ;
; -18.013 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.713     ; 15.285     ;
; -18.013 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.713     ; 15.285     ;
; -18.013 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.713     ; 15.285     ;
; -18.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[1]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.674     ; 14.823     ;
; -18.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[0]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.674     ; 14.823     ;
; -18.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[2]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.674     ; 14.823     ;
; -18.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.674     ; 14.823     ;
; -18.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[3]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.674     ; 14.823     ;
; -18.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.674     ; 14.823     ;
; -18.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.674     ; 14.823     ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -10.438 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.519      ;
; -10.437 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.518      ;
; -10.436 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.517      ;
; -10.436 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.517      ;
; -10.435 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.516      ;
; -10.435 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.516      ;
; -10.434 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.515      ;
; -10.433 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.514      ;
; -10.357 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.438      ;
; -10.356 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.437      ;
; -10.355 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.436      ;
; -10.355 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.436      ;
; -10.354 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.435      ;
; -10.354 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.435      ;
; -10.353 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.434      ;
; -10.352 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.433      ;
; -10.112 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.543      ;
; -10.112 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.543      ;
; -10.111 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.542      ;
; -10.111 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.542      ;
; -10.108 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.539      ;
; -10.107 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.538      ;
; -10.107 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.538      ;
; -10.106 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.537      ;
; -10.075 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.156      ;
; -10.073 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.154      ;
; -10.073 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.154      ;
; -10.071 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.152      ;
; -10.047 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.128      ;
; -10.046 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.127      ;
; -10.044 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.125      ;
; -10.044 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.125      ;
; -10.031 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.462      ;
; -10.031 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.462      ;
; -10.030 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.461      ;
; -10.030 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.461      ;
; -10.027 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.458      ;
; -10.026 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.457      ;
; -10.026 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.457      ;
; -10.025 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.456      ;
; -9.962  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.043      ;
; -9.961  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.042      ;
; -9.959  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.040      ;
; -9.959  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 8.040      ;
; -9.860  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 7.941      ;
; -9.859  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 7.940      ;
; -9.857  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 7.938      ;
; -9.857  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 7.938      ;
; -9.803  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 7.884      ;
; -9.802  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 7.883      ;
; -9.800  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 7.881      ;
; -9.800  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.864     ; 7.881      ;
; -9.778  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.873     ; 7.850      ;
; -9.777  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.873     ; 7.849      ;
; -9.775  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.873     ; 7.847      ;
; -9.775  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.873     ; 7.847      ;
; -9.749  ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.180      ;
; -9.749  ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.180      ;
; -9.745  ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.176      ;
; -9.744  ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.175      ;
; -9.738  ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.169      ;
; -9.725  ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.156      ;
; -9.724  ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.155      ;
; -9.722  ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.153      ;
; -9.653  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.084      ;
; -9.644  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.713      ;
; -9.643  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.712      ;
; -9.641  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.710      ;
; -9.641  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.710      ;
; -9.640  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.071      ;
; -9.639  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.070      ;
; -9.637  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 8.068      ;
; -9.591  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.660      ;
; -9.590  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.659      ;
; -9.588  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.657      ;
; -9.588  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.657      ;
; -9.570  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.639      ;
; -9.569  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.638      ;
; -9.567  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.636      ;
; -9.567  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.636      ;
; -9.551  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 7.982      ;
; -9.547  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.616      ;
; -9.545  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.614      ;
; -9.545  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.614      ;
; -9.543  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.612      ;
; -9.538  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 7.969      ;
; -9.537  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 7.968      ;
; -9.535  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 7.966      ;
; -9.494  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 7.925      ;
; -9.481  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 7.912      ;
; -9.480  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 7.911      ;
; -9.478  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.514     ; 7.909      ;
; -9.470  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.539      ;
; -9.469  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.523     ; 7.891      ;
; -9.469  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.538      ;
; -9.467  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.536      ;
; -9.467  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.876     ; 7.536      ;
; -9.456  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.523     ; 7.878      ;
; -9.455  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.523     ; 7.877      ;
; -9.453  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.523     ; 7.875      ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -6.275 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 7.291      ;
; -6.268 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 7.286      ;
; -6.265 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 7.294      ;
; -6.247 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.273      ;
; -6.237 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 7.257      ;
; -6.230 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.256      ;
; -6.227 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.251      ;
; -6.223 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 7.240      ;
; -6.219 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.243      ;
; -6.206 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 7.225      ;
; -6.197 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 7.214      ;
; -6.197 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.223      ;
; -6.175 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 7.200      ;
; -6.163 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.189      ;
; -6.160 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 7.176      ;
; -6.159 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 7.175      ;
; -6.156 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 7.179      ;
; -6.152 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 7.170      ;
; -6.151 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 7.170      ;
; -6.149 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 7.178      ;
; -6.146 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 7.164      ;
; -6.143 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 7.172      ;
; -6.131 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.157      ;
; -6.125 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.151      ;
; -6.121 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 7.146      ;
; -6.121 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 7.141      ;
; -6.115 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 7.135      ;
; -6.114 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.140      ;
; -6.111 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.135      ;
; -6.107 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 7.124      ;
; -6.105 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.129      ;
; -6.103 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.127      ;
; -6.102 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.126      ;
; -6.101 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 7.118      ;
; -6.090 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 7.109      ;
; -6.084 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.059      ; 7.138      ;
; -6.084 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 7.103      ;
; -6.081 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 7.098      ;
; -6.081 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.107      ;
; -6.080 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.058      ; 7.133      ;
; -6.075 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 7.092      ;
; -6.075 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.101      ;
; -6.075 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.066     ; 7.004      ;
; -6.075 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.066     ; 7.004      ;
; -6.059 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 7.084      ;
; -6.047 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.073      ;
; -6.044 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 7.060      ;
; -6.043 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 7.059      ;
; -6.040 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 7.063      ;
; -6.039 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.019      ; 7.053      ;
; -6.036 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_5_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 7.061      ;
; -6.036 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 7.054      ;
; -6.035 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 7.054      ;
; -6.034 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 7.057      ;
; -6.033 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 7.062      ;
; -6.032 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.056      ;
; -6.032 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 7.048      ;
; -6.030 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 7.048      ;
; -6.029 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 7.048      ;
; -6.029 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 7.056      ;
; -6.027 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 7.056      ;
; -6.015 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.041      ;
; -6.013 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 7.035      ;
; -6.012 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.038      ;
; -6.011 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.059      ; 7.065      ;
; -6.011 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.035      ;
; -6.009 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.035      ;
; -6.005 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 7.030      ;
; -6.005 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 7.025      ;
; -6.003 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.027      ;
; -6.001 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 7.019      ;
; -5.999 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 7.019      ;
; -5.998 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 7.024      ;
; -5.995 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.019      ;
; -5.994 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.018      ;
; -5.991 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 7.008      ;
; -5.991 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 7.013      ;
; -5.989 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.013      ;
; -5.987 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.011      ;
; -5.987 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.020      ; 7.002      ;
; -5.986 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 7.010      ;
; -5.985 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 7.002      ;
; -5.983 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 7.005      ;
; -5.975 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_9_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 7.003      ;
; -5.974 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.993      ;
; -5.972 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.998      ;
; -5.970 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_25_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.992      ;
; -5.970 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.987      ;
; -5.969 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_5_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.994      ;
; -5.968 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.059      ; 7.022      ;
; -5.968 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.987      ;
; -5.965 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.982      ;
; -5.965 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.991      ;
; -5.964 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.058      ; 7.017      ;
; -5.962 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.058      ; 7.015      ;
; -5.961 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.020      ; 6.976      ;
; -5.961 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 6.985      ;
; -5.959 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.976      ;
; -5.959 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.985      ;
; -5.958 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 6.974      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -5.880 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.657      ; 8.252      ;
; -5.792 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.657      ; 8.164      ;
; -5.713 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.835      ; 8.151      ;
; -5.634 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.695      ; 8.037      ;
; -5.631 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.806      ; 8.022      ;
; -5.625 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.835      ; 8.063      ;
; -5.573 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.809      ; 7.985      ;
; -5.571 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.731      ; 8.017      ;
; -5.546 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.695      ; 7.949      ;
; -5.543 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.806      ; 7.934      ;
; -5.542 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.806      ; 7.919      ;
; -5.493 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.726      ; 8.092      ;
; -5.490 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.726      ; 7.929      ;
; -5.485 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.809      ; 7.897      ;
; -5.483 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.731      ; 7.929      ;
; -5.482 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.731      ; 7.929      ;
; -5.470 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.730      ; 7.908      ;
; -5.442 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.805      ; 7.837      ;
; -5.419 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.731      ; 7.866      ;
; -5.405 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.726      ; 8.004      ;
; -5.391 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.729      ; 7.833      ;
; -5.382 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.730      ; 7.820      ;
; -5.303 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.729      ; 7.745      ;
; -5.275 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.657      ; 7.647      ;
; -5.187 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.806      ; 7.564      ;
; -5.170 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.697      ; 7.563      ;
; -5.145 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.726      ; 7.584      ;
; -5.108 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.835      ; 7.546      ;
; -5.087 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.805      ; 7.482      ;
; -5.082 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.697      ; 7.475      ;
; -5.029 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.695      ; 7.432      ;
; -5.028 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.729      ; 7.465      ;
; -5.026 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.806      ; 7.417      ;
; -5.024 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.664      ; 7.375      ;
; -5.016 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.729      ; 7.453      ;
; -5.006 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 7.390      ;
; -4.993 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.664      ; 7.344      ;
; -4.968 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.809      ; 7.380      ;
; -4.966 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.731      ; 7.412      ;
; -4.922 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 7.306      ;
; -4.905 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.132      ; 8.252      ;
; -4.888 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.726      ; 7.487      ;
; -4.865 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.730      ; 7.303      ;
; -4.817 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.132      ; 8.164      ;
; -4.814 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.731      ; 7.261      ;
; -4.786 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.729      ; 7.228      ;
; -4.738 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.310      ; 8.151      ;
; -4.659 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.170      ; 8.037      ;
; -4.656 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.281      ; 8.022      ;
; -4.650 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.310      ; 8.063      ;
; -4.598 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.284      ; 7.985      ;
; -4.596 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.206      ; 8.017      ;
; -4.571 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.170      ; 7.949      ;
; -4.568 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.281      ; 7.934      ;
; -4.567 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.281      ; 7.919      ;
; -4.565 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.697      ; 6.958      ;
; -4.561 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.726      ; 7.000      ;
; -4.518 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.201      ; 8.092      ;
; -4.518 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.805      ; 6.913      ;
; -4.515 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.201      ; 7.929      ;
; -4.510 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.284      ; 7.897      ;
; -4.508 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.206      ; 7.929      ;
; -4.507 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.206      ; 7.929      ;
; -4.495 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.205      ; 7.908      ;
; -4.467 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.280      ; 7.837      ;
; -4.457 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.729      ; 6.894      ;
; -4.450 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.806      ; 6.827      ;
; -4.444 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.206      ; 7.866      ;
; -4.434 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.664      ; 6.785      ;
; -4.430 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.201      ; 8.004      ;
; -4.416 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.204      ; 7.833      ;
; -4.407 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.205      ; 7.820      ;
; -4.401 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 6.785      ;
; -4.328 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.204      ; 7.745      ;
; -4.300 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.132      ; 7.647      ;
; -4.212 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.281      ; 7.564      ;
; -4.210 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.924      ; 7.869      ;
; -4.195 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.172      ; 7.563      ;
; -4.170 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.201      ; 7.584      ;
; -4.133 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.310      ; 7.546      ;
; -4.112 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.280      ; 7.482      ;
; -4.107 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.172      ; 7.475      ;
; -4.075 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.924      ; 7.734      ;
; -4.054 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.170      ; 7.432      ;
; -4.053 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.204      ; 7.465      ;
; -4.051 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.281      ; 7.417      ;
; -4.049 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.139      ; 7.375      ;
; -4.043 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.102      ; 7.768      ;
; -4.041 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.204      ; 7.453      ;
; -4.031 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.171      ; 7.390      ;
; -4.018 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.139      ; 7.344      ;
; -3.993 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.284      ; 7.380      ;
; -3.991 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.206      ; 7.412      ;
; -3.964 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.962      ; 7.654      ;
; -3.961 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.073      ; 7.639      ;
; -3.960 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.073      ; 7.624      ;
; -3.956 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.924      ; 7.615      ;
; -3.947 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.171      ; 7.306      ;
; -3.935 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.993      ; 7.661      ;
; -3.917 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.073      ; 7.581      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.776 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.182     ; 5.397      ;
; -4.767 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 5.389      ;
; -4.764 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.182     ; 5.385      ;
; -4.757 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.182     ; 5.378      ;
; -4.755 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 5.377      ;
; -4.748 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 5.370      ;
; -4.731 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.182     ; 5.352      ;
; -4.722 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 5.344      ;
; -4.452 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.292      ; 5.739      ;
; -4.443 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.293      ; 5.731      ;
; -4.400 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.045     ; 5.350      ;
; -4.391 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 5.342      ;
; -4.334 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.045     ; 5.284      ;
; -4.325 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 5.276      ;
; -4.307 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.045     ; 5.257      ;
; -4.298 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.044     ; 5.249      ;
; -4.254 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.292      ; 5.541      ;
; -4.245 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.293      ; 5.533      ;
; -3.955 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.052     ; 4.898      ;
; -3.946 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.051     ; 4.890      ;
; -3.923 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 4.093      ;
; -3.911 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 4.081      ;
; -3.904 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 4.074      ;
; -3.878 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 4.048      ;
; -3.858 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.182     ; 4.479      ;
; -3.849 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 4.471      ;
; -3.822 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.052     ; 4.765      ;
; -3.813 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.051     ; 4.757      ;
; -3.779 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 3.949      ;
; -3.767 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 3.937      ;
; -3.760 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 3.930      ;
; -3.734 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 3.904      ;
; -3.609 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 4.597      ;
; -3.605 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.552     ; 3.856      ;
; -3.599 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.341      ; 4.435      ;
; -3.597 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 4.585      ;
; -3.593 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.552     ; 3.844      ;
; -3.590 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 4.578      ;
; -3.586 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.552     ; 3.837      ;
; -3.564 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 4.552      ;
; -3.560 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.552     ; 3.811      ;
; -3.547 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.004      ; 4.046      ;
; -3.537 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.552     ; 3.788      ;
; -3.525 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.552     ; 3.776      ;
; -3.518 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.552     ; 3.769      ;
; -3.510 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 4.498      ;
; -3.498 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 4.486      ;
; -3.492 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.552     ; 3.743      ;
; -3.491 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 4.479      ;
; -3.481 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.004      ; 3.980      ;
; -3.465 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 4.453      ;
; -3.455 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.341      ; 4.291      ;
; -3.454 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.004      ; 3.953      ;
; -3.403 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.004      ; 3.902      ;
; -3.401 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.341      ; 4.237      ;
; -3.337 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.004      ; 3.836      ;
; -3.310 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.004      ; 3.809      ;
; -3.307 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.224      ;
; -3.285 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.169      ; 4.939      ;
; -3.257 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.341      ; 4.093      ;
; -3.233 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.832      ; 4.550      ;
; -3.229 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.415     ; 3.809      ;
; -3.213 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.130      ;
; -3.186 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.169      ; 4.840      ;
; -3.167 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.832      ; 4.484      ;
; -3.161 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.415     ; 3.741      ;
; -3.142 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.415     ; 3.722      ;
; -3.140 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.832      ; 4.457      ;
; -3.134 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.832      ; 4.451      ;
; -3.103 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.052     ; 4.046      ;
; -3.102 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 3.594      ;
; -3.094 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.051     ; 4.038      ;
; -3.087 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.169      ; 4.741      ;
; -3.083 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.000      ;
; -3.075 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.200     ; 3.678      ;
; -3.068 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.832      ; 4.385      ;
; -3.068 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.415     ; 3.648      ;
; -3.063 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.200     ; 3.666      ;
; -3.056 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.200     ; 3.659      ;
; -3.053 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.415     ; 3.633      ;
; -3.041 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.832      ; 4.358      ;
; -3.030 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.200     ; 3.633      ;
; -3.015 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 3.932      ;
; -3.005 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 3.175      ;
; -2.988 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.169      ; 4.642      ;
; -2.969 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 3.461      ;
; -2.964 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.194     ; 3.573      ;
; -2.958 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 3.450      ;
; -2.887 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.194     ; 3.496      ;
; -2.880 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.194     ; 3.489      ;
; -2.861 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.133     ; 3.031      ;
; -2.854 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.194     ; 3.463      ;
; -2.827 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.688      ; 3.808      ;
; -2.825 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 3.317      ;
; -2.823 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.688      ; 3.804      ;
; -2.817 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.688      ; 3.798      ;
; -2.813 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.688      ; 3.794      ;
; -2.811 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.688      ; 3.792      ;
; -2.801 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.688      ; 3.782      ;
; -2.788 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.825      ; 4.098      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.839 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.848     ; 1.946      ;
; -3.839 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.848     ; 1.946      ;
; -3.657 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.972      ;
; -3.655 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.970      ;
; -3.652 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.967      ;
; -3.643 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.958      ;
; -3.617 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.932      ;
; -3.616 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.931      ;
; -3.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.104     ; 1.455      ;
; -3.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.104     ; 1.446      ;
; -3.564 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 2.011      ;
; -3.562 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 2.009      ;
; -3.557 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 2.004      ;
; -3.556 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.871      ;
; -3.554 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 2.001      ;
; -3.551 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.866      ;
; -3.549 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.996      ;
; -3.541 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.988      ;
; -3.540 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.855      ;
; -3.539 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.854      ;
; -3.539 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.854      ;
; -3.538 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.853      ;
; -3.538 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.853      ;
; -3.537 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.852      ;
; -3.537 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.984      ;
; -3.536 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.983      ;
; -3.535 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.850      ;
; -3.535 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.982      ;
; -3.529 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.976      ;
; -3.520 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.835      ;
; -3.520 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.835      ;
; -3.518 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.833      ;
; -3.518 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.833      ;
; -3.517 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.966      ;
; -3.514 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.829      ;
; -3.513 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.828      ;
; -3.513 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.828      ;
; -3.512 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.640     ; 0.827      ;
; -3.489 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.537     ; 1.907      ;
; -3.440 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.902      ;
; -3.437 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.886      ;
; -3.437 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.886      ;
; -3.437 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.886      ;
; -3.429 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.890      ;
; -3.350 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.799      ;
; -3.350 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.799      ;
; -3.349 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.798      ;
; -3.346 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.795      ;
; -3.345 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.794      ;
; -3.345 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.794      ;
; -3.345 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.794      ;
; -3.265 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.727      ;
; -3.263 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.742     ; 1.476      ;
; -3.258 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.744     ; 1.469      ;
; -3.249 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.744     ; 1.460      ;
; -3.241 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.702      ;
; -3.240 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.702      ;
; -3.240 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.701      ;
; -3.239 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.744     ; 1.450      ;
; -3.238 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.699      ;
; -3.229 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.690      ;
; -3.224 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.685      ;
; -3.219 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.514     ; 1.660      ;
; -3.217 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.742     ; 1.430      ;
; -3.214 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.675      ;
; -3.208 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.741     ; 1.422      ;
; -3.200 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.661      ;
; -3.200 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.661      ;
; -3.198 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.659      ;
; -3.197 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.659      ;
; -3.193 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.744     ; 1.404      ;
; -3.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.741     ; 1.401      ;
; -3.159 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.608      ;
; -3.159 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.608      ;
; -3.156 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.506     ; 1.605      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.154 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.619      ;
; -3.122 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.755     ; 1.322      ;
; -3.120 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.324      ;
; -3.111 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.315      ;
; -3.088 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.550      ;
; -3.086 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                               ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.548      ;
; -3.077 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.539      ;
; -3.065 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.527      ;
; -3.051 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.513      ;
; -3.047 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.509      ;
; -3.037 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.499      ;
; -3.035 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.482      ;
; -3.032 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.479      ;
; -3.007 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                              ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.493     ; 1.469      ;
; -2.946 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.739     ; 1.162      ;
; -2.932 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.393      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.431 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.364      ;
; -3.426 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.808      ; 6.192      ;
; -3.408 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.059     ; 4.344      ;
; -3.320 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.059     ; 4.256      ;
; -3.314 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.801      ; 6.073      ;
; -3.296 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.230      ;
; -3.291 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.059     ; 4.227      ;
; -3.264 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.802      ; 6.024      ;
; -3.243 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.811      ; 6.012      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.215 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.148      ;
; -3.208 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.059     ; 4.144      ;
; -3.208 ; x_sdram[0]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.142      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.207 ; rd_addr[5]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.140      ;
; -3.179 ; x_sdram[3]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.113      ;
; -3.178 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.059     ; 4.114      ;
; -3.176 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.059     ; 4.112      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.147 ; rd_addr[2]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.080      ;
; -3.128 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.811      ; 5.897      ;
; -3.118 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.811      ; 5.887      ;
; -3.110 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.410      ; 4.515      ;
; -3.110 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.059     ; 4.046      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.102 ; rd_addr[3]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.035      ;
; -3.096 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.059     ; 4.032      ;
; -3.096 ; x_sdram[2]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.030      ;
; -3.075 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.804      ; 5.837      ;
; -3.073 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.802      ; 5.833      ;
; -3.066 ; x_sdram[7]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.000      ;
; -3.064 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.998      ;
; -3.062 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.812      ; 5.832      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.059 ; rd_addr[9]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.992      ;
; -3.044 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.810      ; 5.812      ;
; -3.036 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.808      ; 5.802      ;
; -2.998 ; x_sdram[6]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.932      ;
; -2.993 ; rd_addr[4]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.926      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.015 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.952      ;
; -3.014 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.951      ;
; -2.988 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.925      ;
; -2.987 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.924      ;
; -2.956 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.893      ;
; -2.955 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.892      ;
; -2.930 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.857      ;
; -2.846 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.777      ;
; -2.845 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 3.777      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.838 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.772      ;
; -2.831 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.762      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.752      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.751      ;
; -2.817 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 3.749      ;
; -2.769 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.700      ;
; -2.746 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.683      ;
; -2.745 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.682      ;
; -2.739 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.670      ;
; -2.722 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.653      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.710 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.644      ;
; -2.701 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 3.633      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.677 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.611      ;
; -2.649 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.583      ;
; -2.648 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.582      ;
; -2.631 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 3.563      ;
; -2.606 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.065     ; 3.536      ;
; -2.606 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.537      ;
; -2.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 3.527      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.576 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.510      ;
; -2.571 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.508      ;
; -2.571 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.508      ;
; -2.571 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.508      ;
; -2.571 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.508      ;
; -2.571 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.508      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.407 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.290     ; 2.112      ;
; -2.407 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.290     ; 2.112      ;
; -2.407 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.290     ; 2.112      ;
; -2.407 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.290     ; 2.112      ;
; -2.407 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.290     ; 2.112      ;
; -0.663 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.635      ;
; -0.569 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.541      ;
; -0.547 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.519      ;
; -0.541 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.513      ;
; -0.538 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.510      ;
; -0.531 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.503      ;
; -0.458 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.430      ;
; -0.453 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.425      ;
; -0.415 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.387      ;
; -0.413 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.043     ; 1.385      ;
; -0.023 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.000      ;
; -0.016 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.993      ;
; -0.006 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.983      ;
; 0.003  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.974      ;
; 0.278  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.699      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.740 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.055     ; 2.700      ;
; -1.739 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.055     ; 2.699      ;
; -1.666 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.157     ; 2.524      ;
; -1.615 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.040     ; 2.590      ;
; -1.614 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.040     ; 2.589      ;
; -1.611 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.157     ; 2.469      ;
; -1.608 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.136      ; 2.792      ;
; -1.608 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.136      ; 2.792      ;
; -1.606 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.141      ; 2.795      ;
; -1.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.209     ; 2.410      ;
; -1.595 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.171      ; 2.814      ;
; -1.595 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.171      ; 2.814      ;
; -1.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 2.806      ;
; -1.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 2.806      ;
; -1.594 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.156      ; 2.798      ;
; -1.594 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.156      ; 2.798      ;
; -1.593 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.176      ; 2.817      ;
; -1.592 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.161      ; 2.801      ;
; -1.566 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 2.778      ;
; -1.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 2.777      ;
; -1.552 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.209     ; 2.358      ;
; -1.528 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.095      ; 2.638      ;
; -1.527 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.069      ; 2.644      ;
; -1.527 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.069      ; 2.644      ;
; -1.525 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.049      ; 2.622      ;
; -1.525 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.049      ; 2.622      ;
; -1.525 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.074      ; 2.647      ;
; -1.523 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.054      ; 2.625      ;
; -1.522 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.084      ; 2.654      ;
; -1.522 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.084      ; 2.654      ;
; -1.520 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.089      ; 2.657      ;
; -1.516 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.156      ; 2.720      ;
; -1.516 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.156      ; 2.720      ;
; -1.514 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.136      ; 2.698      ;
; -1.514 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.136      ; 2.698      ;
; -1.514 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.161      ; 2.723      ;
; -1.513 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.453      ; 3.014      ;
; -1.513 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.453      ; 3.014      ;
; -1.512 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.141      ; 2.701      ;
; -1.511 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.171      ; 2.730      ;
; -1.511 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.171      ; 2.730      ;
; -1.511 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.458      ; 3.017      ;
; -1.510 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 2.755      ;
; -1.510 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 2.755      ;
; -1.509 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.176      ; 2.733      ;
; -1.508 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.202      ; 2.758      ;
; -1.485 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.014      ; 2.514      ;
; -1.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.095      ; 2.583      ;
; -1.472 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.095      ; 2.582      ;
; -1.464 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.511      ;
; -1.461 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.110      ; 2.619      ;
; -1.461 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.110      ; 2.619      ;
; -1.459 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.115      ; 2.622      ;
; -1.454 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.033      ; 2.535      ;
; -1.454 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.033      ; 2.535      ;
; -1.452 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.013      ; 2.513      ;
; -1.452 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.013      ; 2.513      ;
; -1.452 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.038      ; 2.538      ;
; -1.450 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 2.695      ;
; -1.450 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 2.695      ;
; -1.450 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.018      ; 2.516      ;
; -1.449 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.048      ; 2.545      ;
; -1.449 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.048      ; 2.545      ;
; -1.448 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.202      ; 2.698      ;
; -1.447 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.053      ; 2.548      ;
; -1.444 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.014      ; 2.473      ;
; -1.436 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.095      ; 2.546      ;
; -1.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.366      ; 2.836      ;
; -1.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.366      ; 2.836      ;
; -1.421 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.040     ; 2.396      ;
; -1.420 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.371      ; 2.839      ;
; -1.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.042     ; 2.389      ;
; -1.411 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.453      ; 2.912      ;
; -1.411 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.453      ; 2.912      ;
; -1.409 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.458      ; 2.915      ;
; -1.396 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.040     ; 2.371      ;
; -1.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.040     ; 2.370      ;
; -1.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.209     ; 2.197      ;
; -1.390 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.014      ; 2.419      ;
; -1.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.074      ; 2.510      ;
; -1.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.074      ; 2.510      ;
; -1.386 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.079      ; 2.513      ;
; -1.373 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.403      ; 2.824      ;
; -1.373 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.403      ; 2.824      ;
; -1.371 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.418      ;
; -1.371 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.408      ; 2.827      ;
; -1.370 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.417      ;
; -1.370 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.042     ; 2.343      ;
; -1.363 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.010      ; 2.388      ;
; -1.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.406      ;
; -1.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.405      ;
; -1.358 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.405      ;
; -1.357 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.404      ;
; -1.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.055     ; 2.316      ;
; -1.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.213     ; 2.157      ;
; -1.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.330      ; 2.727      ;
; -1.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.330      ; 2.727      ;
; -1.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.335      ; 2.730      ;
; -1.346 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.157     ; 2.204      ;
; -1.345 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.392      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 32.129 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.491      ;
; 32.245 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.375      ;
; 32.248 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.372      ;
; 32.590 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.030      ;
; 32.598 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.022      ;
; 32.605 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 7.015      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.667 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.953      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.680 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.391     ; 6.924      ;
; 32.717 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.903      ;
; 32.718 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.904      ;
; 32.718 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.904      ;
; 32.718 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.904      ;
; 32.718 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.904      ;
; 32.718 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.904      ;
; 32.718 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.904      ;
; 32.718 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.904      ;
; 32.818 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 6.802      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.022 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.379     ; 6.594      ;
; 33.302 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.320      ;
; 33.302 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.320      ;
; 33.302 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.320      ;
; 33.302 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.320      ;
; 33.479 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.373     ; 6.143      ;
; 34.212 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.374     ; 5.409      ;
; 34.213 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.374     ; 5.408      ;
; 34.531 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.374     ; 5.090      ;
; 34.830 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 5.088      ;
; 35.017 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 4.901      ;
; 35.081 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.829      ;
; 35.098 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 4.803      ;
; 35.116 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 4.785      ;
; 35.136 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 4.765      ;
; 35.198 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.744      ;
; 35.199 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.743      ;
; 35.215 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.718      ;
; 35.216 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.717      ;
; 35.218 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.692      ;
; 35.233 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.700      ;
; 35.234 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.699      ;
; 35.240 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.694      ;
; 35.253 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.680      ;
; 35.254 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.679      ;
; 35.321 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]                                                                                ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.613      ;
; 35.335 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.607      ;
; 35.336 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.606      ;
; 35.363 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.547      ;
; 35.369 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.541      ;
; 35.372 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.562      ;
; 35.378 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.532      ;
; 35.388 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 4.522      ;
; 35.394 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 4.507      ;
; 35.413 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.523      ;
; 35.415 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.517      ;
; 35.416 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.516      ;
; 35.416 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.516      ;
; 35.417 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.515      ;
; 35.421 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.511      ;
; 35.423 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.513      ;
; 35.425 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.507      ;
; 35.428 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.504      ;
; 35.428 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.504      ;
; 35.429 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.503      ;
; 35.429 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.503      ;
; 35.430 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.497      ;
; 35.432 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.491      ;
; 35.433 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.490      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.508      ; 0.903      ;
; 0.266 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.641      ; 1.094      ;
; 0.279 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.739      ; 1.205      ;
; 0.285 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.641      ; 1.113      ;
; 0.317 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.641      ; 1.145      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.641      ; 1.184      ;
; 0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.378      ; 0.937      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.384 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.313      ; 0.884      ;
; 0.385 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.580      ;
; 0.390 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.557      ; 1.134      ;
; 0.396 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.278      ; 0.861      ;
; 0.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.313      ; 0.903      ;
; 0.404 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.524      ; 1.115      ;
; 0.413 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.278      ; 0.878      ;
; 0.425 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.557      ; 1.169      ;
; 0.427 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.228      ; 0.812      ;
; 0.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.228      ; 0.816      ;
; 0.465 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.010     ; 0.612      ;
; 0.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.256      ; 0.916      ;
; 0.474 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.010     ; 0.621      ;
; 0.475 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.010     ; 0.622      ;
; 0.475 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.455      ; 1.087      ;
; 0.492 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 0.773      ;
; 0.492 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.460      ; 1.139      ;
; 0.514 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.654      ; 1.355      ;
; 0.515 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.482      ; 1.184      ;
; 0.518 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.487      ; 1.192      ;
; 0.535 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.654      ; 1.376      ;
; 0.536 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.497      ; 1.220      ;
; 0.556 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.755      ;
; 0.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.163      ; 0.907      ;
; 0.559 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.758      ;
; 0.561 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.760      ;
; 0.561 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.147      ; 0.895      ;
; 0.564 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.584      ; 1.335      ;
; 0.575 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.313      ; 1.075      ;
; 0.580 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.099      ; 0.866      ;
; 0.593 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.313      ; 1.093      ;
; 0.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.596      ; 1.378      ;
; 0.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.099      ; 0.881      ;
; 0.600 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.596      ; 1.383      ;
; 0.610 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.596      ; 1.393      ;
; 0.614 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.596      ; 1.397      ;
; 0.618 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.084      ; 0.889      ;
; 0.621 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 0.902      ;
; 0.621 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.121      ; 0.929      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.821      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.329      ; 1.138      ;
; 0.623 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 0.904      ;
; 0.632 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.544      ; 1.363      ;
; 0.632 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.475      ; 1.294      ;
; 0.636 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.791      ; 1.614      ;
; 0.639 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.475      ; 1.301      ;
; 0.641 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.084      ; 0.912      ;
; 0.645 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.099      ; 0.901      ;
; 0.645 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 0.926      ;
; 0.646 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.010     ; 0.793      ;
; 0.656 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.272      ; 1.115      ;
; 0.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.475      ; 1.319      ;
; 0.665 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.864      ;
; 0.670 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.297      ; 1.124      ;
; 0.670 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 0.951      ;
; 0.672 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.544      ; 1.403      ;
; 0.673 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 0.954      ;
; 0.675 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.475      ; 1.337      ;
; 0.676 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.287      ; 1.150      ;
; 0.685 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 0.966      ;
; 0.685 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.544      ; 1.416      ;
; 0.687 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 0.968      ;
; 0.695 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.894      ;
; 0.700 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.302      ; 1.189      ;
; 0.701 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.116     ; 0.742      ;
; 0.709 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.544      ; 1.440      ;
; 0.712 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.125      ; 0.994      ;
; 0.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.265      ; 1.166      ;
; 0.718 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.297      ; 1.172      ;
; 0.726 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 1.007      ;
; 0.749 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.208      ; 1.144      ;
; 0.760 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.124      ; 1.041      ;
; 0.769 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.157      ; 1.083      ;
; 0.784 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.209      ; 1.150      ;
; 0.785 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.010     ; 0.932      ;
; 0.785 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.163      ; 1.135      ;
; 0.786 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.209      ; 1.152      ;
; 0.788 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.230      ; 1.205      ;
; 0.789 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.209      ; 1.155      ;
; 0.796 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.163      ; 1.116      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.302 ; TOP:neiroset|memorywork:block|dw[34]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.871      ;
; 0.303 ; TOP:neiroset|conv_TOP:conv|res1[0]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.384      ; 0.874      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[25]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.383      ; 0.874      ;
; 0.305 ; TOP:neiroset|memorywork:block|dw[91]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.873      ;
; 0.306 ; TOP:neiroset|conv_TOP:conv|res1[2]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.875      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[94]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.876      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[32]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.875      ;
; 0.308 ; TOP:neiroset|memorywork:block|dw[36]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.877      ;
; 0.309 ; TOP:neiroset|memorywork:block|dw[80]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.878      ;
; 0.309 ; TOP:neiroset|memorywork:block|dw[86]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.878      ;
; 0.310 ; TOP:neiroset|memorywork:block|dw[89]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.878      ;
; 0.311 ; TOP:neiroset|memorywork:block|dw[33]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.880      ;
; 0.311 ; TOP:neiroset|memorywork:block|dw[45]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.880      ;
; 0.311 ; TOP:neiroset|memorywork:block|dw[30]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.879      ;
; 0.312 ; TOP:neiroset|memorywork:block|dw[42]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.881      ;
; 0.313 ; TOP:neiroset|memorywork:block|dw[44]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.882      ;
; 0.313 ; TOP:neiroset|memorywork:block|dw[46]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.882      ;
; 0.314 ; TOP:neiroset|memorywork:block|dw[48]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.883      ;
; 0.314 ; TOP:neiroset|memorywork:block|dw[50]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.883      ;
; 0.317 ; TOP:neiroset|memorywork:block|dw[38]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.886      ;
; 0.317 ; TOP:neiroset|memorywork:block|dw[0]            ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.886      ;
; 0.317 ; TOP:neiroset|memorywork:block|dw[12]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.886      ;
; 0.317 ; TOP:neiroset|conv_TOP:conv|write_addresstp[1]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a12~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.378      ; 0.882      ;
; 0.318 ; TOP:neiroset|memorywork:block|dw[11]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.887      ;
; 0.319 ; TOP:neiroset|memorywork:block|dw[47]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.888      ;
; 0.320 ; TOP:neiroset|conv_TOP:conv|res1[3]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.889      ;
; 0.320 ; TOP:neiroset|memorywork:block|dw[49]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.889      ;
; 0.320 ; TOP:neiroset|memorywork:block|dw[14]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.889      ;
; 0.320 ; TOP:neiroset|conv_TOP:conv|write_addresstp[1]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a20~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.889      ;
; 0.325 ; TOP:neiroset|memorywork:block|dw[39]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.894      ;
; 0.328 ; TOP:neiroset|memorywork:block|dw[37]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.897      ;
; 0.330 ; TOP:neiroset|memorywork:block|dw[29]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.898      ;
; 0.331 ; TOP:neiroset|memorywork:block|dw[13]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.900      ;
; 0.333 ; TOP:neiroset|conv_TOP:conv|res1[15]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.901      ;
; 0.334 ; TOP:neiroset|memorywork:block|dw[35]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.903      ;
; 0.334 ; TOP:neiroset|conv_TOP:conv|write_addresstp[10] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a12~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.378      ; 0.899      ;
; 0.336 ; TOP:neiroset|memorywork:block|addrw[1]         ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.374      ; 0.897      ;
; 0.339 ; TOP:neiroset|memorywork:block|dw[31]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.907      ;
; 0.341 ; TOP:neiroset|memorywork:block|dw[93]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.909      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[75]         ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|dw[1]            ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.911      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[14]         ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|result:result|marker[2]           ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[55]         ; TOP:neiroset|memorywork:block|buff[55]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[56]         ; TOP:neiroset|memorywork:block|buff[56]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[57]         ; TOP:neiroset|memorywork:block|buff[57]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[58]         ; TOP:neiroset|memorywork:block|buff[58]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[59]         ; TOP:neiroset|memorywork:block|buff[59]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[66]         ; TOP:neiroset|memorywork:block|buff[66]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[67]         ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[68]         ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[69]         ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[70]         ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[4]          ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[5]          ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[6]          ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[9]          ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[60]         ; TOP:neiroset|memorywork:block|buff[60]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[61]         ; TOP:neiroset|memorywork:block|buff[61]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[62]         ; TOP:neiroset|memorywork:block|buff[62]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[63]         ; TOP:neiroset|memorywork:block|buff[63]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[64]         ; TOP:neiroset|memorywork:block|buff[64]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[65]         ; TOP:neiroset|memorywork:block|buff[65]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[71]         ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[72]         ; TOP:neiroset|memorywork:block|buff[72]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[74]         ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|dw[40]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.912      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[33]         ; TOP:neiroset|memorywork:block|buff[33]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[34]         ; TOP:neiroset|memorywork:block|buff[34]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[35]         ; TOP:neiroset|memorywork:block|buff[35]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[36]         ; TOP:neiroset|memorywork:block|buff[36]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[37]         ; TOP:neiroset|memorywork:block|buff[37]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[38]         ; TOP:neiroset|memorywork:block|buff[38]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[39]         ; TOP:neiroset|memorywork:block|buff[39]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[40]         ; TOP:neiroset|memorywork:block|buff[40]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[41]         ; TOP:neiroset|memorywork:block|buff[41]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[77]         ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[78]         ; TOP:neiroset|memorywork:block|buff[78]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[83]         ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[85]         ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[42]         ; TOP:neiroset|memorywork:block|buff[42]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[43]         ; TOP:neiroset|memorywork:block|buff[43]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[87]         ; TOP:neiroset|memorywork:block|buff[87]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[15]         ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[16]         ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[17]         ; TOP:neiroset|memorywork:block|buff[17]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[20]         ; TOP:neiroset|memorywork:block|buff[20]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|result:result|RESULT[0]           ; TOP:neiroset|result:result|RESULT[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|result:result|STOP                ; TOP:neiroset|result:result|STOP                                                                                ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|result:result|marker[1]           ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[95]         ; TOP:neiroset|memorywork:block|buff[95]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[97]         ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[2]          ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[3]          ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[7]          ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[8]          ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[10]         ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[73]         ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[76]         ; TOP:neiroset|memorywork:block|buff[76]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[79]         ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.305 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.388      ; 0.880      ;
; 0.332 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.390      ; 0.909      ;
; 0.335 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.391      ; 0.913      ;
; 0.352 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.390      ; 0.929      ;
; 0.354 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.393      ; 0.934      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.388      ; 0.936      ;
; 0.372 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.592      ;
; 0.377 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 0.950      ;
; 0.385 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.384      ; 0.956      ;
; 0.393 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.613      ;
; 0.407 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.293      ; 1.377      ;
; 0.407 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.293      ; 1.377      ;
; 0.409 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.629      ;
; 0.438 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.032      ;
; 0.447 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.041      ;
; 0.452 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_we_reg       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.622      ; 1.781      ;
; 0.510 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.730      ;
; 0.531 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.751      ;
; 0.560 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.779      ;
; 0.572 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.791      ;
; 0.576 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.173      ;
; 0.580 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.174      ;
; 0.580 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.174      ;
; 0.581 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.800      ;
; 0.583 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.802      ;
; 0.589 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.809      ;
; 0.590 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.809      ;
; 0.593 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.813      ;
; 0.594 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.813      ;
; 0.595 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.189      ;
; 0.597 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.816      ;
; 0.599 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.172      ;
; 0.600 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.194      ;
; 0.601 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.820      ;
; 0.603 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.822      ;
; 0.610 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.204      ;
; 0.611 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.205      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.237      ; 2.069      ;
; 0.655 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.874      ;
; 0.674 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.437      ; 1.268      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.676 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.668      ; 2.021      ;
; 0.687 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.906      ;
; 0.697 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.916      ;
; 0.700 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.293      ; 1.670      ;
; 0.704 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.923      ;
; 0.707 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.926      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.341 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.577      ;
; 0.347 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.315      ; 0.849      ;
; 0.356 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.064      ; 0.580      ;
; 0.370 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.590      ;
; 0.396 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.453      ; 1.006      ;
; 0.397 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.617      ;
; 0.400 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.453      ; 1.010      ;
; 0.416 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.315      ; 0.918      ;
; 0.472 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.692      ;
; 0.500 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.720      ;
; 0.501 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.721      ;
; 0.514 ; x_gray[6]                                                                                                                         ; x_gray[7]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.429      ; 1.100      ;
; 0.514 ; x_gray[2]                                                                                                                         ; x_gray[3]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.429      ; 1.100      ;
; 0.516 ; x_gray[2]                                                                                                                         ; x_gray[4]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.429      ; 1.102      ;
; 0.524 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[2]                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.428      ; 1.109      ;
; 0.528 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.748      ;
; 0.531 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.751      ;
; 0.533 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.769      ;
; 0.533 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.769      ;
; 0.533 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.770      ;
; 0.534 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.771      ;
; 0.535 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_26_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_25_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.771      ;
; 0.535 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.771      ;
; 0.535 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.079      ; 0.771      ;
; 0.535 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.453      ; 1.145      ;
; 0.536 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_3_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_22_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_15_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.577      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.315      ; 0.849      ;
; 0.357 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.592      ;
; 0.376 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 0.961      ;
; 0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 0.973      ;
; 0.389 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.609      ;
; 0.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.315      ; 0.924      ;
; 0.517 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.737      ;
; 0.548 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.768      ;
; 0.556 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.776      ;
; 0.560 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.780      ;
; 0.560 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.780      ;
; 0.561 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.781      ;
; 0.562 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.782      ;
; 0.569 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.789      ;
; 0.571 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.806      ;
; 0.572 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.790      ;
; 0.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.809      ;
; 0.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.794      ;
; 0.576 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.796      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.798      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.800      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.800      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.803      ;
; 0.584 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.802      ;
; 0.586 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.806      ;
; 0.592 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.316      ; 1.095      ;
; 0.593 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.813      ;
; 0.593 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.813      ;
; 0.594 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.812      ;
; 0.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.815      ;
; 0.597 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.182      ;
; 0.602 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.820      ;
; 0.612 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.832      ;
; 0.638 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.858      ;
; 0.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.316      ; 1.160      ;
; 0.664 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 1.169      ;
; 0.680 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.265      ;
; 0.681 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.313      ; 1.181      ;
; 0.689 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.274      ;
; 0.691 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 1.196      ;
; 0.692 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.277      ;
; 0.717 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.302      ;
; 0.717 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.302      ;
; 0.718 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.938      ;
; 0.721 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.306      ;
; 0.721 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.306      ;
; 0.724 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.959      ;
; 0.726 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.946      ;
; 0.731 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.428      ; 1.316      ;
; 0.740 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.287     ; 0.610      ;
; 0.741 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.961      ;
; 0.741 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.961      ;
; 0.748 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.983      ;
; 0.750 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 0.985      ;
; 0.753 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.287     ; 0.623      ;
; 0.760 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.383      ; 1.330      ;
; 0.785 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.005      ;
; 0.788 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 1.023      ;
; 0.798 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 1.033      ;
; 0.820 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 1.055      ;
; 0.820 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 1.055      ;
; 0.829 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.345      ; 1.361      ;
; 0.832 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 1.067      ;
; 0.834 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.054      ;
; 0.834 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.054      ;
; 0.835 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.078      ; 1.070      ;
; 0.836 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 1.054      ;
; 0.842 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.062      ;
; 0.844 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.064      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.356 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.580      ;
; 0.768 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.042      ; 1.497      ;
; 0.821 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.042      ; 1.550      ;
; 0.854 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 1.074      ;
; 0.937 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.158      ;
; 0.955 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.057      ; 1.169      ;
; 0.984 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.070      ; 1.211      ;
; 1.285 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.506      ;
; 1.320 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.541      ;
; 1.324 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.047      ; 2.058      ;
; 1.339 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.057      ; 1.553      ;
; 1.425 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.041      ; 2.153      ;
; 1.438 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.047      ; 2.172      ;
; 1.449 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 1.668      ;
; 1.474 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.041      ; 2.202      ;
; 1.665 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.057      ; 1.879      ;
; 1.667 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 1.886      ;
; 1.708 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 1.928      ;
; 1.711 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 1.930      ;
; 1.735 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.057      ; 1.949      ;
; 1.758 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.047      ; 2.492      ;
; 1.770 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.057      ; 1.984      ;
; 1.775 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.996      ;
; 1.782 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 2.001      ;
; 1.790 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.047      ; 2.524      ;
; 1.797 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.047      ; 2.531      ;
; 1.850 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 2.591      ;
; 1.856 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.047      ; 2.590      ;
; 1.858 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 2.077      ;
; 1.885 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 2.626      ;
; 1.951 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.057      ; 2.165      ;
; 1.952 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 2.693      ;
; 1.980 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.405      ; 3.072      ;
; 1.987 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 2.728      ;
; 2.026 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.422      ; 2.605      ;
; 2.062 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.415      ; 2.634      ;
; 2.073 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 2.813      ;
; 2.077 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 2.297      ;
; 2.094 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.405      ; 3.186      ;
; 2.105 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.070      ; 2.332      ;
; 2.133 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 2.873      ;
; 2.144 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.070      ; 2.371      ;
; 2.145 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 2.886      ;
; 2.155 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 2.895      ;
; 2.155 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.034     ; 1.944      ;
; 2.164 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 2.384      ;
; 2.165 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 2.905      ;
; 2.172 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 2.912      ;
; 2.189 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.070      ; 2.416      ;
; 2.193 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 2.413      ;
; 2.194 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 2.934      ;
; 2.249 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 2.990      ;
; 2.253 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.405      ; 3.345      ;
; 2.268 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.125      ; 2.070      ;
; 2.269 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 3.009      ;
; 2.271 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.280     ; 2.148      ;
; 2.277 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.415      ; 2.849      ;
; 2.298 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.405      ; 3.390      ;
; 2.303 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.125      ; 2.105      ;
; 2.320 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 2.540      ;
; 2.324 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.060      ; 3.071      ;
; 2.348 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.422      ; 2.927      ;
; 2.355 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 3.095      ;
; 2.379 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.125      ; 2.181      ;
; 2.394 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.280     ; 2.271      ;
; 2.405 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.415      ; 2.977      ;
; 2.414 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.125      ; 2.216      ;
; 2.419 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.405      ; 3.511      ;
; 2.426 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.060      ; 3.173      ;
; 2.432 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.053      ; 3.172      ;
; 2.484 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.405      ; 3.576      ;
; 2.498 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.280     ; 2.375      ;
; 2.514 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.060      ; 3.261      ;
; 2.536 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.318      ;
; 2.567 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.949      ; 2.869      ;
; 2.585 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.367      ;
; 2.591 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.412      ; 3.690      ;
; 2.594 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.125      ; 2.396      ;
; 2.595 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.949      ; 2.897      ;
; 2.611 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.949      ; 2.913      ;
; 2.618 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.060      ; 3.365      ;
; 2.629 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.034     ; 2.418      ;
; 2.639 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 2.859      ;
; 2.648 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.034     ; 2.437      ;
; 2.651 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.433      ;
; 2.652 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.415      ; 3.224      ;
; 2.661 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.034     ; 2.450      ;
; 2.668 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.280     ; 2.545      ;
; 2.670 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 2.905      ;
; 2.681 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.949      ; 2.983      ;
; 2.686 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.468      ;
; 2.693 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.412      ; 3.792      ;
; 2.693 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.475      ;
; 2.695 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.113      ; 2.485      ;
; 2.698 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.949      ; 3.000      ;
; 2.705 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.125      ; 2.507      ;
; 2.709 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.949      ; 3.011      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.398 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.398 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.410 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.629      ;
; 0.417 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.464 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 1.529      ;
; 0.467 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 1.532      ;
; 0.480 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.699      ;
; 0.530 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.532 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.751      ;
; 0.533 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.752      ;
; 0.534 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.754      ;
; 0.541 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.761      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.544 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.544 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.548 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.249      ;
; 0.548 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.249      ;
; 0.554 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.774      ;
; 0.555 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.256      ;
; 0.556 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.257      ;
; 0.579 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.798      ;
; 0.583 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.584 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.803      ;
; 0.601 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.603 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.822      ;
; 0.610 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.610 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.623 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.842      ;
; 0.627 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.245      ; 1.328      ;
; 0.628 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 1.693      ;
; 0.630 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.849      ;
; 0.633 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.853      ;
; 0.655 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.874      ;
; 0.663 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.882      ;
; 0.672 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.892      ;
; 0.679 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.899      ;
; 0.681 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.901      ;
; 0.682 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.901      ;
; 0.695 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.914      ;
; 0.697 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.916      ;
; 0.698 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.917      ;
; 0.699 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.918      ;
; 0.702 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.921      ;
; 0.711 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.930      ;
; 0.714 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.933      ;
; 0.720 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.939      ;
; 0.728 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.947      ;
; 0.743 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 1.808      ;
; 0.778 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.000      ;
; 0.796 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.015      ;
; 0.805 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.025      ;
; 0.810 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.017      ;
; 0.821 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.041      ;
; 0.827 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.058      ;
; 0.827 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.058      ;
; 0.831 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.062      ;
; 0.840 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.060      ;
; 0.860 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.080      ;
; 0.864 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.084      ;
; 0.870 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.089      ;
; 0.876 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.095      ;
; 0.884 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.103      ;
; 0.904 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.123      ;
; 0.906 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.125      ;
; 0.910 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.129      ;
; 0.912 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.131      ;
; 0.918 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.137      ;
; 0.923 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.142      ;
; 0.927 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.146      ;
; 0.936 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[1]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.144      ;
; 0.937 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.145      ;
; 0.937 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.156      ;
; 0.956 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.176      ;
; 0.962 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[5] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.182      ;
; 0.984 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.192      ;
; 0.986 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.205      ;
; 0.988 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.207      ;
; 0.994 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.213      ;
; 1.016 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.235      ;
; 1.018 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.237      ;
; 1.021 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.231      ;
; 1.022 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.230      ;
; 1.022 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.241      ;
; 1.027 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.609      ; 1.592      ;
; 1.030 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.240      ;
; 1.030 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.609      ; 1.595      ;
; 1.032 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.242      ;
; 1.032 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[1]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.240      ;
; 1.033 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.241      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.375      ; 0.922      ;
; 0.372 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.595      ;
; 0.381 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.601      ;
; 0.390 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.609      ;
; 0.398 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.618      ;
; 0.399 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.618      ;
; 0.401 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.621      ;
; 0.507 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.725      ;
; 0.512 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.729      ;
; 0.513 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.730      ;
; 0.516 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.737      ;
; 0.531 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.749      ;
; 0.536 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.753      ;
; 0.538 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.060      ; 0.755      ;
; 0.543 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.762      ;
; 0.546 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.765      ;
; 0.551 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.770      ;
; 0.554 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.774      ;
; 0.563 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.783      ;
; 0.571 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.792      ;
; 0.580 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.375      ; 1.142      ;
; 0.594 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.812      ;
; 0.595 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.375      ; 1.157      ;
; 0.599 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.375      ; 1.161      ;
; 0.600 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.819      ;
; 0.609 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.375      ; 1.171      ;
; 0.619 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.838      ;
; 0.621 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.840      ;
; 0.624 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.375      ; 1.186      ;
; 0.625 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.375      ; 1.187      ;
; 0.633 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.375      ; 1.195      ;
; 0.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[5]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.864      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.379 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.597      ;
; 0.385 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.604      ;
; 0.451 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.669      ;
; 0.557 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.775      ;
; 0.559 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.562 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.563 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.579 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.598 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.608 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.826      ;
; 0.613 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.832      ;
; 0.624 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.843      ;
; 0.758 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.977      ;
; 0.832 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.050      ;
; 0.833 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.051      ;
; 0.834 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.052      ;
; 0.836 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.054      ;
; 0.846 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.851 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.069      ;
; 0.852 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.874 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.091      ;
; 0.899 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.118      ;
; 0.921 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.139      ;
; 0.926 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.145      ;
; 0.940 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.159      ;
; 0.942 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.160      ;
; 0.943 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.161      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 0.945 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.163      ;
; 0.946 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.164      ;
; 0.946 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.164      ;
; 0.958 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.176      ;
; 0.960 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.178      ;
; 0.960 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.178      ;
; 0.961 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.962 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.180      ;
; 0.963 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.964 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.970 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.194      ;
; 1.016 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.235      ;
; 1.054 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.272      ;
; 1.055 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.273      ;
; 1.056 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.274      ;
; 1.056 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.274      ;
; 1.057 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.275      ;
; 1.058 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.277      ;
; 1.070 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.288      ;
; 1.072 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.290      ;
; 1.073 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.291      ;
; 1.074 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.292      ;
; 1.075 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.293      ;
; 1.086 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.305      ;
; 1.124 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.265     ; 1.016      ;
; 1.126 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.345      ;
; 1.127 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.345      ;
; 1.134 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.353      ;
; 1.157 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.376      ;
; 1.158 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.381      ;
; 1.161 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.380      ;
; 1.166 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.384      ;
; 1.167 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.385      ;
; 1.169 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.387      ;
; 1.175 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.394      ;
; 1.182 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.400      ;
; 1.184 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.402      ;
; 1.185 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.403      ;
; 1.187 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.406      ;
; 1.222 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.438      ;
; 1.238 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.462      ;
; 1.250 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.471      ;
; 1.266 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.481      ;
; 1.279 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.497      ;
; 1.294 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.512      ;
; 1.305 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.521      ;
; 1.314 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.530      ;
; 1.325 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.543      ;
; 1.352 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 1.913      ;
; 1.386 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.605      ;
; 1.389 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.607      ;
; 1.395 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.611      ;
; 1.401 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.617      ;
; 1.406 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.624      ;
; 1.437 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.657      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.401 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.596      ;
; 0.582 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.777      ;
; 0.584 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.779      ;
; 0.595 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.790      ;
; 0.604 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.799      ;
; 0.853 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.053      ;
; 0.864 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.064      ;
; 0.865 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.065      ;
; 0.866 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.066      ;
; 0.867 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.067      ;
; 0.868 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.068      ;
; 0.974 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.174      ;
; 0.976 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.176      ;
; 0.978 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.178      ;
; 0.980 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.043      ; 1.180      ;
; 2.851 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.152     ; 1.876      ;
; 2.851 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.152     ; 1.876      ;
; 2.851 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.152     ; 1.876      ;
; 2.851 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.152     ; 1.876      ;
; 2.851 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.152     ; 1.876      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.519 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.841      ; 6.559      ;
; 0.578 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.771      ; 6.548      ;
; 0.591 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.804      ; 6.594      ;
; 0.597 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.839      ; 6.635      ;
; 0.611 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.800      ; 6.610      ;
; 0.617 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.839      ; 6.655      ;
; 0.620 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.842      ; 6.661      ;
; 0.636 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.806      ; 6.641      ;
; 0.639 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.837      ; 6.675      ;
; 0.640 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.919      ; 6.758      ;
; 0.663 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.805      ; 6.667      ;
; 0.693 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.918      ; 6.810      ;
; 0.722 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.763      ; 6.684      ;
; 0.724 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.919      ; 6.842      ;
; 0.732 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.878      ; 6.809      ;
; 0.751 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.730      ; 6.680      ;
; 0.755 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.764      ; 6.718      ;
; 0.770 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.798      ; 6.767      ;
; 0.785 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.877      ; 6.861      ;
; 0.790 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.798      ; 6.787      ;
; 0.793 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.801      ; 6.793      ;
; 0.809 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.765      ; 6.773      ;
; 0.816 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.796      ; 6.811      ;
; 0.816 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.878      ; 6.893      ;
; 0.877 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.055      ; 5.942      ;
; 0.890 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.836      ; 6.925      ;
; 0.892 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.842      ; 6.933      ;
; 0.900 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.941      ; 5.851      ;
; 0.916 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.950      ; 7.065      ;
; 0.918 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.907      ; 5.835      ;
; 0.931 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.940      ; 5.881      ;
; 0.937 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.975      ; 5.922      ;
; 0.957 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.975      ; 5.942      ;
; 0.958 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.054      ; 6.022      ;
; 0.960 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.978      ; 5.948      ;
; 0.976 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.942      ; 5.928      ;
; 0.978 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.975      ; 5.963      ;
; 0.982 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.973      ; 5.965      ;
; 0.982 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.795      ; 6.976      ;
; 0.984 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.801      ; 6.984      ;
; 0.985 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.907      ; 5.902      ;
; 0.993 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.923      ; 7.115      ;
; 1.004 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.942      ; 5.956      ;
; 1.010 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.977      ; 5.997      ;
; 1.040 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.800      ; 6.559      ;
; 1.048 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.909      ; 7.156      ;
; 1.050 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.841      ; 6.610      ;
; 1.077 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.772      ; 7.048      ;
; 1.085 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.882      ; 7.166      ;
; 1.099 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.730      ; 6.548      ;
; 1.109 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.764      ; 7.072      ;
; 1.112 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.763      ; 6.594      ;
; 1.118 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.798      ; 6.635      ;
; 1.121 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.940      ; 6.071      ;
; 1.127 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.972      ; 6.109      ;
; 1.138 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.798      ; 6.655      ;
; 1.141 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.801      ; 6.661      ;
; 1.155 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.977      ; 6.142      ;
; 1.157 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.765      ; 6.641      ;
; 1.160 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.796      ; 6.675      ;
; 1.161 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.804      ; 6.684      ;
; 1.161 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.878      ; 6.758      ;
; 1.162 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.055      ; 6.227      ;
; 1.168 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.977      ; 6.155      ;
; 1.171 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.919      ; 6.809      ;
; 1.176 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.975      ; 6.161      ;
; 1.184 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.054      ; 6.248      ;
; 1.184 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.764      ; 6.667      ;
; 1.185 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.941      ; 6.136      ;
; 1.190 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.771      ; 6.680      ;
; 1.193 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.086      ; 6.289      ;
; 1.194 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.805      ; 6.718      ;
; 1.209 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.839      ; 6.767      ;
; 1.214 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.907      ; 6.131      ;
; 1.214 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.877      ; 6.810      ;
; 1.215 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.055      ; 6.280      ;
; 1.216 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.977      ; 6.203      ;
; 1.224 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.918      ; 6.861      ;
; 1.226 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.731      ; 7.156      ;
; 1.227 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.940      ; 6.177      ;
; 1.229 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.839      ; 6.787      ;
; 1.230 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.059      ; 6.299      ;
; 1.231 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.978      ; 6.219      ;
; 1.232 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.842      ; 6.793      ;
; 1.233 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.975      ; 6.218      ;
; 1.243 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.054      ; 6.307      ;
; 1.245 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.878      ; 6.842      ;
; 1.248 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.806      ; 6.773      ;
; 1.253 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.975      ; 6.238      ;
; 1.255 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.837      ; 6.811      ;
; 1.255 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.919      ; 6.893      ;
; 1.256 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.978      ; 6.244      ;
; 1.259 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.086      ; 6.355      ;
; 1.268 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.973      ; 6.251      ;
; 1.272 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.942      ; 6.224      ;
; 1.275 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.973      ; 6.258      ;
; 1.276 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.055      ; 6.341      ;
; 1.281 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.723      ; 7.203      ;
; 1.290 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.978      ; 6.278      ;
; 1.299 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.941      ; 6.250      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.323 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.699      ; 2.315      ;
; -1.323 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.699      ; 2.315      ;
; -1.323 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.699      ; 2.315      ;
; -1.323 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.699      ; 2.315      ;
; -1.323 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.699      ; 2.315      ;
; -1.107 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.818      ; 2.410      ;
; -1.021 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.829      ; 2.335      ;
; -1.021 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.829      ; 2.335      ;
; -1.021 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.829      ; 2.335      ;
; -1.018 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.818      ; 2.321      ;
; -1.016 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.836      ; 2.337      ;
; -1.016 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.836      ; 2.337      ;
; -1.016 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.836      ; 2.337      ;
; -0.870 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.173      ; 2.528      ;
; -0.870 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.173      ; 2.528      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.225 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.415      ; 2.327      ;
; 1.225 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.415      ; 2.327      ;
; 1.343 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.063      ; 2.093      ;
; 1.343 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.063      ; 2.093      ;
; 1.343 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.063      ; 2.093      ;
; 1.361 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.044      ; 2.092      ;
; 1.383 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.057      ; 2.127      ;
; 1.383 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.057      ; 2.127      ;
; 1.383 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.057      ; 2.127      ;
; 1.451 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.045      ; 2.183      ;
; 1.813 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.959      ; 2.125      ;
; 1.813 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.959      ; 2.125      ;
; 1.813 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.959      ; 2.125      ;
; 1.813 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.959      ; 2.125      ;
; 1.813 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.959      ; 2.125      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.029 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 50.57 MHz  ; 50.57 MHz       ; clk50                                                       ;                                                               ;
; 124.25 MHz ; 124.25 MHz      ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 142.01 MHz ; 142.01 MHz      ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 142.39 MHz ; 142.39 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 153.42 MHz ; 153.42 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 214.36 MHz ; 214.36 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 214.59 MHz ; 214.59 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 252.65 MHz ; 252.65 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 272.85 MHz ; 272.85 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 401.93 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 679.35 MHz ; 500.0 MHz       ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -16.448 ; -5601.376     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -9.198  ; -73.291       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.518  ; -2519.196     ;
; TOP:neiroset|memorywork:block|step[0]                       ; -5.291  ; -86.944       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -4.191  ; -54.599       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.410  ; -123.240      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -3.078  ; -195.592      ;
; sdram_controller:SDRAM|busy                                 ; -2.665  ; -200.722      ;
; TOP:neiroset|nextstep                                       ; -2.073  ; -10.365       ;
; PCLK_cam                                                    ; -1.488  ; -70.078       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.977  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.214 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.297 ; 0.000         ;
; clk50                                                       ; 0.298 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.298 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.300 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.311 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.312 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.312 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.357 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.571 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.187 ; -14.640       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.234 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -119.176      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.484 ; -24.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.174 ; -659.176      ;
; sdram_controller:SDRAM|busy                                 ; -2.174 ; -152.176      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.174 ; -135.176      ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.251 ; -17.388       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.240  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.743  ; 0.000         ;
; clk50                                                       ; 9.429  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.743 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -16.448 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.195     ; 13.738     ;
; -16.434 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.195     ; 13.724     ;
; -16.363 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.226     ; 13.622     ;
; -16.349 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.226     ; 13.608     ;
; -16.348 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.195     ; 13.638     ;
; -16.335 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.602     ;
; -16.335 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.602     ;
; -16.335 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.602     ;
; -16.335 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.602     ;
; -16.335 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.602     ;
; -16.334 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.195     ; 13.624     ;
; -16.324 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.159     ; 13.650     ;
; -16.310 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.159     ; 13.636     ;
; -16.279 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.193     ; 13.571     ;
; -16.265 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.193     ; 13.557     ;
; -16.264 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.195     ; 13.554     ;
; -16.263 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.226     ; 13.522     ;
; -16.250 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.195     ; 13.540     ;
; -16.250 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.249     ; 13.486     ;
; -16.250 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.249     ; 13.486     ;
; -16.250 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.249     ; 13.486     ;
; -16.250 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.249     ; 13.486     ;
; -16.250 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.249     ; 13.486     ;
; -16.249 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.226     ; 13.508     ;
; -16.224 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.159     ; 13.550     ;
; -16.211 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.182     ; 13.514     ;
; -16.211 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.182     ; 13.514     ;
; -16.211 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.182     ; 13.514     ;
; -16.211 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.182     ; 13.514     ;
; -16.211 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.182     ; 13.514     ;
; -16.210 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.159     ; 13.536     ;
; -16.199 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.463     ;
; -16.192 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.163     ; 13.514     ;
; -16.185 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.449     ;
; -16.179 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.193     ; 13.471     ;
; -16.178 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.163     ; 13.500     ;
; -16.166 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.216     ; 13.435     ;
; -16.166 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.216     ; 13.435     ;
; -16.166 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.216     ; 13.435     ;
; -16.166 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.216     ; 13.435     ;
; -16.166 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.216     ; 13.435     ;
; -16.165 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.193     ; 13.457     ;
; -16.164 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.195     ; 13.454     ;
; -16.151 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.418     ;
; -16.151 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.418     ;
; -16.151 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.418     ;
; -16.151 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.418     ;
; -16.151 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.218     ; 13.418     ;
; -16.150 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.195     ; 13.440     ;
; -16.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.230     ; 13.386     ;
; -16.099 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.363     ;
; -16.092 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.163     ; 13.414     ;
; -16.090 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.225     ; 13.350     ;
; -16.086 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.244     ; 13.327     ;
; -16.086 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.244     ; 13.327     ;
; -16.086 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.244     ; 13.327     ;
; -16.086 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.244     ; 13.327     ;
; -16.086 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.244     ; 13.327     ;
; -16.085 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.349     ;
; -16.079 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 13.378     ;
; -16.079 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 13.378     ;
; -16.079 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 13.378     ;
; -16.079 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 13.378     ;
; -16.079 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 13.378     ;
; -16.078 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.163     ; 13.400     ;
; -16.076 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.225     ; 13.336     ;
; -16.046 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.261     ; 13.270     ;
; -16.007 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.194     ; 13.298     ;
; -16.002 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.249     ; 13.738     ;
; -15.997 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.227     ; 13.255     ;
; -15.990 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.225     ; 13.250     ;
; -15.988 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.249     ; 13.724     ;
; -15.984 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.297     ; 13.172     ;
; -15.983 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.227     ; 13.241     ;
; -15.979 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.228     ; 13.236     ;
; -15.977 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.248     ; 13.214     ;
; -15.977 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.248     ; 13.214     ;
; -15.977 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.248     ; 13.214     ;
; -15.977 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.248     ; 13.214     ;
; -15.977 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.248     ; 13.214     ;
; -15.976 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.225     ; 13.236     ;
; -15.970 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.297     ; 13.158     ;
; -15.962 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.228     ; 13.219     ;
; -15.959 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.227     ; 13.217     ;
; -15.947 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.230     ; 13.202     ;
; -15.945 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.227     ; 13.203     ;
; -15.917 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.280     ; 13.622     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.232     ; 13.168     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[1]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[0]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[2]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[3]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
; -15.915 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[12]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.221     ; 13.179     ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -9.198 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.619      ;
; -9.194 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.615      ;
; -9.194 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.615      ;
; -9.193 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.614      ;
; -9.191 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.612      ;
; -9.190 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.611      ;
; -9.189 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.610      ;
; -9.189 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.610      ;
; -9.187 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.608      ;
; -9.185 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.606      ;
; -9.184 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.605      ;
; -9.182 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.603      ;
; -9.157 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.578      ;
; -9.153 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.574      ;
; -9.152 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.573      ;
; -9.150 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.571      ;
; -8.931 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.352      ;
; -8.927 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.348      ;
; -8.926 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.347      ;
; -8.924 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.345      ;
; -8.914 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.335      ;
; -8.913 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.648      ;
; -8.910 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.331      ;
; -8.909 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.330      ;
; -8.909 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.644      ;
; -8.908 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.643      ;
; -8.907 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.328      ;
; -8.905 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.640      ;
; -8.904 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.639      ;
; -8.904 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.639      ;
; -8.903 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.638      ;
; -8.901 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.636      ;
; -8.899 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.634      ;
; -8.899 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.634      ;
; -8.896 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.631      ;
; -8.894 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.629      ;
; -8.872 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.607      ;
; -8.867 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.602      ;
; -8.864 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.599      ;
; -8.862 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.597      ;
; -8.857 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.278      ;
; -8.853 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.274      ;
; -8.852 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.273      ;
; -8.850 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.271      ;
; -8.734 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.155      ;
; -8.730 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.151      ;
; -8.729 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.150      ;
; -8.727 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.148      ;
; -8.689 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 7.101      ;
; -8.687 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 7.099      ;
; -8.686 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 7.098      ;
; -8.684 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.533     ; 7.096      ;
; -8.659 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.080      ;
; -8.655 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.076      ;
; -8.654 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.075      ;
; -8.652 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.524     ; 7.073      ;
; -8.646 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.381      ;
; -8.641 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.376      ;
; -8.638 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.373      ;
; -8.636 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.371      ;
; -8.629 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.364      ;
; -8.624 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.359      ;
; -8.621 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.356      ;
; -8.619 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.354      ;
; -8.572 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.307      ;
; -8.567 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.302      ;
; -8.566 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.974      ;
; -8.564 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.299      ;
; -8.564 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.972      ;
; -8.563 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.971      ;
; -8.562 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.297      ;
; -8.561 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.969      ;
; -8.501 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.909      ;
; -8.497 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.905      ;
; -8.497 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.905      ;
; -8.496 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.904      ;
; -8.494 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.902      ;
; -8.493 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.901      ;
; -8.492 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.900      ;
; -8.490 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.898      ;
; -8.474 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.882      ;
; -8.472 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.880      ;
; -8.471 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.879      ;
; -8.469 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.537     ; 6.877      ;
; -8.449 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.184      ;
; -8.444 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.179      ;
; -8.441 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.176      ;
; -8.439 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.174      ;
; -8.419 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 6.828      ;
; -8.415 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 6.824      ;
; -8.414 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 6.823      ;
; -8.412 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.536     ; 6.821      ;
; -8.401 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.219     ; 7.127      ;
; -8.393 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.219     ; 7.119      ;
; -8.392 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.219     ; 7.118      ;
; -8.389 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.219     ; 7.115      ;
; -8.374 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.109      ;
; -8.369 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.104      ;
; -8.366 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.101      ;
; -8.364 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.210     ; 7.099      ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.518 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.535      ;
; -5.506 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.526      ;
; -5.496 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.529      ;
; -5.490 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.519      ;
; -5.483 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.504      ;
; -5.481 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.510      ;
; -5.473 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.498      ;
; -5.463 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.491      ;
; -5.463 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 6.481      ;
; -5.460 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.481      ;
; -5.445 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.464      ;
; -5.443 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.471      ;
; -5.427 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.454      ;
; -5.418 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.435      ;
; -5.412 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.433      ;
; -5.406 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.426      ;
; -5.403 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.428      ;
; -5.402 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.057     ; 6.340      ;
; -5.402 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.057     ; 6.340      ;
; -5.400 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.417      ;
; -5.396 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.429      ;
; -5.390 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.419      ;
; -5.388 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.408      ;
; -5.383 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.404      ;
; -5.381 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.410      ;
; -5.378 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.411      ;
; -5.373 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.398      ;
; -5.372 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.401      ;
; -5.372 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.401      ;
; -5.365 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.386      ;
; -5.363 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.391      ;
; -5.363 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 6.381      ;
; -5.360 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.381      ;
; -5.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.380      ;
; -5.352 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.060      ; 6.407      ;
; -5.347 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.060      ; 6.402      ;
; -5.345 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.373      ;
; -5.345 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.364      ;
; -5.345 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 6.363      ;
; -5.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.371      ;
; -5.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.363      ;
; -5.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.367      ;
; -5.327 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.354      ;
; -5.327 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.346      ;
; -5.325 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.353      ;
; -5.318 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.335      ;
; -5.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.333      ;
; -5.308 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.020      ; 6.323      ;
; -5.306 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.326      ;
; -5.303 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.328      ;
; -5.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.317      ;
; -5.296 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 6.314      ;
; -5.296 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.329      ;
; -5.294 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.315      ;
; -5.293 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_5_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.321      ;
; -5.290 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.319      ;
; -5.288 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.308      ;
; -5.288 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.314      ;
; -5.286 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 6.317      ;
; -5.285 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.310      ;
; -5.283 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.304      ;
; -5.281 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.310      ;
; -5.280 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.307      ;
; -5.278 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.311      ;
; -5.276 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.305      ;
; -5.275 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 6.299      ;
; -5.273 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.292      ;
; -5.273 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.298      ;
; -5.272 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.301      ;
; -5.272 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.301      ;
; -5.271 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.298      ;
; -5.265 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.286      ;
; -5.263 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 6.286      ;
; -5.263 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.291      ;
; -5.263 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 6.281      ;
; -5.260 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.281      ;
; -5.257 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.283      ;
; -5.255 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.280      ;
; -5.253 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.279      ;
; -5.253 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 6.269      ;
; -5.252 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.060      ; 6.307      ;
; -5.252 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.499      ;
; -5.252 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.499      ;
; -5.250 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.269      ;
; -5.250 ; y_gray[7]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.057     ; 6.188      ;
; -5.250 ; y_gray[7]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.057     ; 6.188      ;
; -5.247 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.060      ; 6.302      ;
; -5.245 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.273      ;
; -5.245 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.264      ;
; -5.245 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.023      ; 6.263      ;
; -5.243 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.271      ;
; -5.242 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.263      ;
; -5.240 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.267      ;
; -5.236 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.060      ; 6.291      ;
; -5.235 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.252      ;
; -5.235 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_9_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 6.266      ;
; -5.234 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.061     ; 6.168      ;
; -5.234 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.061     ; 6.168      ;
; -5.233 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.259      ;
; -5.230 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.022      ; 6.247      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -5.291 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.308      ; 7.395      ;
; -5.175 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.308      ; 7.279      ;
; -5.143 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.468      ; 7.308      ;
; -5.097 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.440      ; 7.216      ;
; -5.086 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.440      ; 7.205      ;
; -5.059 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 7.229      ;
; -5.048 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.341      ; 7.178      ;
; -5.033 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.439      ; 7.140      ;
; -5.027 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.468      ; 7.192      ;
; -5.015 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 7.176      ;
; -5.003 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 7.174      ;
; -5.002 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.444      ; 7.143      ;
; -4.986 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.444      ; 7.127      ;
; -4.982 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.439      ; 7.105      ;
; -4.943 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 7.113      ;
; -4.935 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.373      ; 7.097      ;
; -4.934 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.369      ; 7.230      ;
; -4.932 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.341      ; 7.062      ;
; -4.885 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.371      ; 7.049      ;
; -4.878 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 7.049      ;
; -4.855 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.373      ; 7.017      ;
; -4.818 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.369      ; 7.114      ;
; -4.769 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.371      ; 6.933      ;
; -4.737 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.308      ; 6.841      ;
; -4.712 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 6.873      ;
; -4.711 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.439      ; 6.818      ;
; -4.709 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.343      ; 6.830      ;
; -4.661 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.439      ; 6.784      ;
; -4.593 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.343      ; 6.714      ;
; -4.589 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.468      ; 6.754      ;
; -4.582 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.342      ; 6.694      ;
; -4.573 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.311      ; 6.652      ;
; -4.569 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.371      ; 6.729      ;
; -4.564 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.440      ; 6.683      ;
; -4.554 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.311      ; 6.633      ;
; -4.553 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.371      ; 6.713      ;
; -4.543 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.342      ; 6.655      ;
; -4.505 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 6.675      ;
; -4.494 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.341      ; 6.624      ;
; -4.442 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.444      ; 6.583      ;
; -4.381 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.373      ; 6.543      ;
; -4.380 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.369      ; 6.676      ;
; -4.350 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.749      ; 7.395      ;
; -4.333 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 6.504      ;
; -4.331 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.371      ; 6.495      ;
; -4.234 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.749      ; 7.279      ;
; -4.202 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.909      ; 7.308      ;
; -4.163 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 6.324      ;
; -4.156 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.881      ; 7.216      ;
; -4.155 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.343      ; 6.276      ;
; -4.145 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.881      ; 7.205      ;
; -4.118 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.815      ; 7.229      ;
; -4.118 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.439      ; 6.241      ;
; -4.107 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.782      ; 7.178      ;
; -4.092 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.880      ; 7.140      ;
; -4.086 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.909      ; 7.192      ;
; -4.080 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.439      ; 6.187      ;
; -4.074 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.809      ; 7.176      ;
; -4.062 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.815      ; 7.174      ;
; -4.061 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.885      ; 7.143      ;
; -4.045 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.885      ; 7.127      ;
; -4.041 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.880      ; 7.105      ;
; -4.036 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.371      ; 6.196      ;
; -4.028 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.342      ; 6.140      ;
; -4.027 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.311      ; 6.106      ;
; -4.002 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.815      ; 7.113      ;
; -3.994 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.814      ; 7.097      ;
; -3.993 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.810      ; 7.230      ;
; -3.991 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.782      ; 7.062      ;
; -3.944 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.812      ; 7.049      ;
; -3.937 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.815      ; 7.049      ;
; -3.914 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.814      ; 7.017      ;
; -3.877 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.810      ; 7.114      ;
; -3.828 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.812      ; 6.933      ;
; -3.796 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.749      ; 6.841      ;
; -3.771 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.809      ; 6.873      ;
; -3.770 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.880      ; 6.818      ;
; -3.768 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.784      ; 6.830      ;
; -3.744 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.454      ; 7.014      ;
; -3.720 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.880      ; 6.784      ;
; -3.655 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.586      ; 6.940      ;
; -3.652 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.784      ; 6.714      ;
; -3.648 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.909      ; 6.754      ;
; -3.641 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.783      ; 6.694      ;
; -3.632 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.752      ; 6.652      ;
; -3.629 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.454      ; 6.899      ;
; -3.628 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.812      ; 6.729      ;
; -3.623 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.881      ; 6.683      ;
; -3.613 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.752      ; 6.633      ;
; -3.612 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.812      ; 6.713      ;
; -3.602 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.783      ; 6.655      ;
; -3.602 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.585      ; 6.875      ;
; -3.596 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.614      ; 6.927      ;
; -3.584 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.514      ; 6.911      ;
; -3.572 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.520      ; 6.909      ;
; -3.571 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.590      ; 6.878      ;
; -3.564 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.815      ; 6.675      ;
; -3.553 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.782      ; 6.624      ;
; -3.551 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.585      ; 6.840      ;
; -3.550 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.585      ; 6.823      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.191 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.848      ;
; -4.180 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.837      ;
; -4.179 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.836      ;
; -4.176 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.833      ;
; -4.168 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.825      ;
; -4.164 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.821      ;
; -4.152 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.809      ;
; -4.140 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.797      ;
; -3.906 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.259      ; 5.160      ;
; -3.894 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.259      ; 5.148      ;
; -3.843 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.036     ; 4.802      ;
; -3.831 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.036     ; 4.790      ;
; -3.791 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.036     ; 4.750      ;
; -3.779 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.036     ; 4.738      ;
; -3.771 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.036     ; 4.730      ;
; -3.759 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.036     ; 4.718      ;
; -3.730 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.259      ; 4.984      ;
; -3.718 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.259      ; 4.972      ;
; -3.524 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 3.671      ;
; -3.513 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 3.660      ;
; -3.509 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 3.656      ;
; -3.485 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 3.632      ;
; -3.418 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.042     ; 4.371      ;
; -3.406 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.042     ; 4.359      ;
; -3.394 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 3.541      ;
; -3.383 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 3.530      ;
; -3.379 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 3.526      ;
; -3.375 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.032      ;
; -3.363 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.162     ; 4.020      ;
; -3.355 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 3.502      ;
; -3.299 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.042     ; 4.252      ;
; -3.287 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.042     ; 4.240      ;
; -3.239 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.249      ; 3.983      ;
; -3.236 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 4.132      ;
; -3.225 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 4.121      ;
; -3.221 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 4.117      ;
; -3.197 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 4.093      ;
; -3.176 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.046     ; 3.625      ;
; -3.143 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 4.039      ;
; -3.139 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.488     ; 3.470      ;
; -3.132 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 4.028      ;
; -3.128 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 4.024      ;
; -3.128 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.488     ; 3.459      ;
; -3.124 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.046     ; 3.573      ;
; -3.124 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.488     ; 3.455      ;
; -3.109 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.249      ; 3.853      ;
; -3.104 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 4.000      ;
; -3.104 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.046     ; 3.553      ;
; -3.100 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.488     ; 3.431      ;
; -3.093 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.488     ; 3.424      ;
; -3.082 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.488     ; 3.413      ;
; -3.078 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.488     ; 3.409      ;
; -3.063 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.249      ; 3.807      ;
; -3.054 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.488     ; 3.385      ;
; -3.046 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.046     ; 3.495      ;
; -2.994 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.046     ; 3.443      ;
; -2.974 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.046     ; 3.423      ;
; -2.951 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.008      ; 4.444      ;
; -2.933 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.249      ; 3.677      ;
; -2.888 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.713      ; 4.086      ;
; -2.858 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.008      ; 4.351      ;
; -2.854 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.067     ; 3.782      ;
; -2.836 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.713      ; 4.034      ;
; -2.816 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.713      ; 4.014      ;
; -2.808 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.067     ; 3.736      ;
; -2.795 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.713      ; 3.993      ;
; -2.791 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.362     ; 3.424      ;
; -2.775 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.008      ; 4.268      ;
; -2.751 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.052     ; 3.194      ;
; -2.745 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.362     ; 3.378      ;
; -2.743 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.713      ; 3.941      ;
; -2.723 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.713      ; 3.921      ;
; -2.719 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.362     ; 3.352      ;
; -2.708 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 2.855      ;
; -2.687 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 3.325      ;
; -2.682 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.008      ; 4.175      ;
; -2.678 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.067     ; 3.606      ;
; -2.676 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 3.314      ;
; -2.673 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.362     ; 3.306      ;
; -2.672 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 3.310      ;
; -2.668 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.042     ; 3.621      ;
; -2.656 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.042     ; 3.609      ;
; -2.652 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.362     ; 3.285      ;
; -2.648 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.181     ; 3.286      ;
; -2.632 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.052     ; 3.075      ;
; -2.632 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.067     ; 3.560      ;
; -2.621 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.052     ; 3.064      ;
; -2.578 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.172     ; 2.725      ;
; -2.560 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.175     ; 3.204      ;
; -2.556 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.445      ;
; -2.545 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.434      ;
; -2.544 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.433      ;
; -2.541 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.430      ;
; -2.533 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.422      ;
; -2.529 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.418      ;
; -2.517 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.406      ;
; -2.505 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.394      ;
; -2.502 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.052     ; 2.945      ;
; -2.494 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.580      ; 3.383      ;
; -2.489 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.175     ; 3.133      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.410 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.595     ; 1.770      ;
; -3.410 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.595     ; 1.770      ;
; -3.265 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.873      ;
; -3.259 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.867      ;
; -3.258 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.866      ;
; -3.255 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.863      ;
; -3.232 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.840      ;
; -3.231 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.839      ;
; -3.191 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.820     ; 1.326      ;
; -3.178 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.820     ; 1.313      ;
; -3.176 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.784      ;
; -3.162 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.770      ;
; -3.161 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.769      ;
; -3.160 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.768      ;
; -3.158 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.766      ;
; -3.151 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.759      ;
; -3.151 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.759      ;
; -3.150 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.758      ;
; -3.148 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.756      ;
; -3.143 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.751      ;
; -3.137 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.745      ;
; -3.134 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.742      ;
; -3.131 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.739      ;
; -3.131 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.739      ;
; -3.130 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.738      ;
; -3.130 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.792      ;
; -3.130 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.792      ;
; -3.129 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.737      ;
; -3.128 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.347     ; 0.736      ;
; -3.125 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.787      ;
; -3.124 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.786      ;
; -3.118 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.780      ;
; -3.116 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.778      ;
; -3.115 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.777      ;
; -3.115 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.777      ;
; -3.112 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.774      ;
; -3.110 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.772      ;
; -3.088 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.752      ;
; -3.075 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.321     ; 1.709      ;
; -3.058 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.722      ;
; -3.058 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.722      ;
; -3.058 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.722      ;
; -3.010 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.686      ;
; -2.988 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.664      ;
; -2.948 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.612      ;
; -2.948 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.612      ;
; -2.946 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.610      ;
; -2.944 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.608      ;
; -2.944 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.608      ;
; -2.943 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.607      ;
; -2.943 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.607      ;
; -2.882 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.338      ;
; -2.879 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 1.336      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.298     ; 1.511      ;
; -2.851 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 1.308      ;
; -2.851 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.527      ;
; -2.844 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.300      ;
; -2.837 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 1.294      ;
; -2.834 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.510      ;
; -2.832 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.496     ; 1.291      ;
; -2.831 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.507      ;
; -2.830 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.506      ;
; -2.825 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.496     ; 1.284      ;
; -2.825 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.501      ;
; -2.820 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.496      ;
; -2.818 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.494      ;
; -2.816 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.492      ;
; -2.807 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 1.264      ;
; -2.801 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.477      ;
; -2.792 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.468      ;
; -2.792 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.468      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.790 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.470      ;
; -2.788 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.464      ;
; -2.786 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.450      ;
; -2.786 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.450      ;
; -2.784 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.291     ; 1.448      ;
; -2.765 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.507     ; 1.213      ;
; -2.762 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 1.208      ;
; -2.739 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.507     ; 1.187      ;
; -2.726 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.402      ;
; -2.706 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                               ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.382      ;
; -2.698 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.374      ;
; -2.688 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.364      ;
; -2.678 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.354      ;
; -2.663 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.339      ;
; -2.660 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.322      ;
; -2.657 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.319      ;
; -2.653 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.329      ;
; -2.618 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                              ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.279     ; 1.294      ;
; -2.592 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.053      ;
; -2.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.494     ; 1.035      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.078 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.484      ; 5.512      ;
; -3.010 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.477      ; 5.437      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.984 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.923      ;
; -2.949 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.487      ; 5.386      ;
; -2.944 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.487      ; 5.381      ;
; -2.907 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.052     ; 3.850      ;
; -2.896 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.478      ; 5.324      ;
; -2.887 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.826      ;
; -2.875 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.481      ; 5.306      ;
; -2.849 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.478      ; 5.277      ;
; -2.835 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.052     ; 3.778      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.823 ; rd_addr[5]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.762      ;
; -2.822 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.482      ; 5.254      ;
; -2.816 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.487      ; 5.253      ;
; -2.815 ; x_sdram[0]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.754      ;
; -2.814 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.486      ; 5.250      ;
; -2.810 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.488      ; 5.248      ;
; -2.805 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.052     ; 3.748      ;
; -2.802 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.484      ; 5.236      ;
; -2.794 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.476      ; 5.220      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.729      ;
; -2.790 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.478      ; 5.218      ;
; -2.785 ; x_sdram[3]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.724      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.772 ; rd_addr[2]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.711      ;
; -2.751 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.481      ; 5.182      ;
; -2.735 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.052     ; 3.678      ;
; -2.729 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.378      ; 4.102      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.726 ; rd_addr[3]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.665      ;
; -2.715 ; x_sdram[2]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.654      ;
; -2.709 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.052     ; 3.652      ;
; -2.707 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.052     ; 3.650      ;
; -2.704 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.478      ; 5.132      ;
; -2.689 ; x_sdram[7]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.628      ;
; -2.687 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.626      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
; -2.658 ; rd_addr[9]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.597      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.665 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.610      ;
; -2.664 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.609      ;
; -2.640 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.585      ;
; -2.639 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.584      ;
; -2.610 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.555      ;
; -2.609 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.554      ;
; -2.499 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 3.434      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.480 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.420      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.403      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.402      ;
; -2.449 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.389      ;
; -2.443 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.383      ;
; -2.432 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.372      ;
; -2.426 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.371      ;
; -2.425 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.370      ;
; -2.413 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.353      ;
; -2.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.318      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.309      ;
; -2.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.289      ;
; -2.345 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.285      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.344 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.284      ;
; -2.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.256      ;
; -2.261 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.053     ; 3.203      ;
; -2.260 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.053     ; 3.202      ;
; -2.258 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.203      ;
; -2.258 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.203      ;
; -2.258 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.203      ;
; -2.258 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.203      ;
; -2.258 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.203      ;
; -2.258 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.203      ;
; -2.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.196      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.251 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.191      ;
; -2.248 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.057     ; 3.186      ;
; -2.245 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.185      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.073 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.148     ; 1.920      ;
; -2.073 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.148     ; 1.920      ;
; -2.073 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.148     ; 1.920      ;
; -2.073 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.148     ; 1.920      ;
; -2.073 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.148     ; 1.920      ;
; -0.472 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.448      ;
; -0.392 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.368      ;
; -0.372 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.348      ;
; -0.364 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.340      ;
; -0.358 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.334      ;
; -0.354 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.330      ;
; -0.299 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.275      ;
; -0.292 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.268      ;
; -0.258 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.234      ;
; -0.257 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.039     ; 1.233      ;
; 0.094  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.887      ;
; 0.101  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.880      ;
; 0.101  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.880      ;
; 0.109  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.872      ;
; 0.353  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.628      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.052     ; 2.451      ;
; -1.487 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.052     ; 2.450      ;
; -1.386 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.143     ; 2.258      ;
; -1.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.037     ; 2.356      ;
; -1.377 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.037     ; 2.355      ;
; -1.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.143     ; 2.220      ;
; -1.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.185     ; 2.162      ;
; -1.324 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.106      ; 2.470      ;
; -1.324 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.106      ; 2.470      ;
; -1.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.181      ; 2.520      ;
; -1.323 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.110      ; 2.473      ;
; -1.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.181      ; 2.519      ;
; -1.321 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.126      ; 2.487      ;
; -1.321 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.126      ; 2.487      ;
; -1.320 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.130      ; 2.490      ;
; -1.318 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.140      ; 2.498      ;
; -1.318 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.140      ; 2.498      ;
; -1.317 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.144      ; 2.501      ;
; -1.303 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.181      ; 2.499      ;
; -1.303 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.181      ; 2.499      ;
; -1.295 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.185     ; 2.125      ;
; -1.294 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.361      ;
; -1.294 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.031      ; 2.365      ;
; -1.294 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.361      ;
; -1.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.047      ; 2.378      ;
; -1.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.051      ; 2.382      ;
; -1.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.047      ; 2.378      ;
; -1.290 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.061      ; 2.391      ;
; -1.290 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.065      ; 2.395      ;
; -1.290 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.061      ; 2.391      ;
; -1.284 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.106      ; 2.430      ;
; -1.284 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.110      ; 2.434      ;
; -1.284 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.106      ; 2.430      ;
; -1.281 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.126      ; 2.447      ;
; -1.281 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.130      ; 2.451      ;
; -1.281 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.126      ; 2.447      ;
; -1.280 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.140      ; 2.460      ;
; -1.280 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.144      ; 2.464      ;
; -1.280 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.140      ; 2.460      ;
; -1.259 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.161      ; 2.460      ;
; -1.259 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.161      ; 2.460      ;
; -1.258 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.165      ; 2.463      ;
; -1.241 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.090      ; 2.346      ;
; -1.236 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.405      ; 2.681      ;
; -1.236 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.405      ; 2.681      ;
; -1.235 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.409      ; 2.684      ;
; -1.233 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.082      ; 2.355      ;
; -1.233 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.086      ; 2.359      ;
; -1.233 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.082      ; 2.355      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.002     ; 2.266      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.002      ; 2.270      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.002     ; 2.266      ;
; -1.225 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.018      ; 2.283      ;
; -1.225 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.022      ; 2.287      ;
; -1.225 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.018      ; 2.283      ;
; -1.224 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.296      ;
; -1.224 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.036      ; 2.300      ;
; -1.224 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.032      ; 2.296      ;
; -1.223 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.161      ; 2.424      ;
; -1.223 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.165      ; 2.428      ;
; -1.223 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.161      ; 2.424      ;
; -1.218 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.090      ; 2.323      ;
; -1.215 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.012      ; 2.242      ;
; -1.202 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.326      ; 2.568      ;
; -1.202 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.330      ; 2.572      ;
; -1.202 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.326      ; 2.568      ;
; -1.199 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.090      ; 2.304      ;
; -1.192 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.405      ; 2.637      ;
; -1.192 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.409      ; 2.641      ;
; -1.192 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.405      ; 2.637      ;
; -1.184 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.226      ;
; -1.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.090      ; 2.289      ;
; -1.183 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.037     ; 2.161      ;
; -1.175 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.012      ; 2.202      ;
; -1.167 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.053      ; 2.260      ;
; -1.167 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.057      ; 2.264      ;
; -1.167 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.053      ; 2.260      ;
; -1.162 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.037     ; 2.140      ;
; -1.161 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.037     ; 2.139      ;
; -1.153 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.052     ; 2.116      ;
; -1.146 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.185     ; 1.976      ;
; -1.145 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.012      ; 2.172      ;
; -1.144 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.186      ;
; -1.144 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.037     ; 2.122      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.185      ;
; -1.143 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.185      ;
; -1.142 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.184      ;
; -1.141 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.183      ;
; -1.140 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.182      ;
; -1.139 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.027      ; 2.181      ;
; -1.136 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.297      ; 2.473      ;
; -1.136 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.301      ; 2.477      ;
; -1.136 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.297      ; 2.473      ;
; -1.125 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.037     ; 2.103      ;
; -1.117 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.143     ; 1.989      ;
; -1.115 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.001      ; 2.131      ;
; -1.111 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.354      ; 2.505      ;
; -1.111 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.354      ; 2.505      ;
; -1.110 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.358      ; 2.508      ;
; -1.104 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.185     ; 1.934      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 32.977 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.683      ;
; 33.077 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.583      ;
; 33.083 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.577      ;
; 33.373 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.287      ;
; 33.381 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.279      ;
; 33.395 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.265      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.399 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.261      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.414 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.349     ; 6.232      ;
; 33.475 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.185      ;
; 33.483 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 6.178      ;
; 33.483 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 6.178      ;
; 33.483 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 6.178      ;
; 33.483 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 6.178      ;
; 33.483 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 6.178      ;
; 33.483 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 6.178      ;
; 33.483 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 6.178      ;
; 33.593 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 6.067      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.723 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.932      ;
; 33.977 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.684      ;
; 33.977 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.684      ;
; 33.977 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.684      ;
; 33.977 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.684      ;
; 34.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 5.483      ;
; 34.813 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.847      ;
; 34.814 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.846      ;
; 35.114 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.546      ;
; 35.338 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.588      ;
; 35.499 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.427      ;
; 35.543 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.377      ;
; 35.610 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.299      ;
; 35.617 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.292      ;
; 35.618 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.291      ;
; 35.710 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.210      ;
; 35.722 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.228      ;
; 35.732 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.218      ;
; 35.741 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.199      ;
; 35.752 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.187      ;
; 35.754 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.185      ;
; 35.767 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.172      ;
; 35.769 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.170      ;
; 35.781 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.158      ;
; 35.783 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.156      ;
; 35.806 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]                                                                                ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.134      ;
; 35.841 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 4.068      ;
; 35.845 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.075      ;
; 35.846 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.074      ;
; 35.849 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.071      ;
; 35.852 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.098      ;
; 35.853 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.067      ;
; 35.854 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.096      ;
; 35.861 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.079      ;
; 35.902 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.037      ;
; 35.903 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.036      ;
; 35.905 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.034      ;
; 35.906 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.033      ;
; 35.909 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.030      ;
; 35.913 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.030      ;
; 35.916 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.023      ;
; 35.917 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.022      ;
; 35.920 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.019      ;
; 35.921 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.018      ;
; 35.921 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.018      ;
; 35.923 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.020      ;
; 35.924 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.004      ;
; 35.925 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.003      ;
; 35.927 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.067     ; 4.001      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.214 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.452      ; 0.835      ;
; 0.269 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.575      ; 1.013      ;
; 0.274 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.667      ; 1.110      ;
; 0.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.575      ; 1.040      ;
; 0.315 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.575      ; 1.059      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.341 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.519      ;
; 0.353 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.575      ; 1.097      ;
; 0.364 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.330      ; 0.863      ;
; 0.378 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.504      ; 1.051      ;
; 0.379 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.211      ; 0.734      ;
; 0.381 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.211      ; 0.736      ;
; 0.383 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.819      ;
; 0.384 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.245      ; 0.798      ;
; 0.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.466      ; 1.030      ;
; 0.400 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.245      ; 0.814      ;
; 0.400 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.836      ;
; 0.403 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.504      ; 1.076      ;
; 0.413 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.001     ; 0.556      ;
; 0.421 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.001     ; 0.564      ;
; 0.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.001     ; 0.565      ;
; 0.425 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.421      ; 0.990      ;
; 0.451 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.711      ;
; 0.457 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.222      ; 0.848      ;
; 0.476 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.408      ; 1.053      ;
; 0.491 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.597      ; 1.257      ;
; 0.494 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.437      ; 1.100      ;
; 0.496 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.429      ; 1.094      ;
; 0.505 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.687      ;
; 0.507 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.689      ;
; 0.508 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.690      ;
; 0.513 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.597      ; 1.279      ;
; 0.514 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.443      ; 1.126      ;
; 0.538 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.530      ; 1.237      ;
; 0.539 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.129      ; 0.837      ;
; 0.543 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.115      ; 0.827      ;
; 0.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.739      ;
; 0.558 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.994      ;
; 0.559 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.071      ; 0.799      ;
; 0.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.820      ;
; 0.568 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.828      ;
; 0.572 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.001     ; 0.715      ;
; 0.573 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 1.009      ;
; 0.575 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.071      ; 0.815      ;
; 0.576 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.534      ; 1.279      ;
; 0.580 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.534      ; 1.283      ;
; 0.587 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.847      ;
; 0.587 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.534      ; 1.290      ;
; 0.593 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.087      ; 0.824      ;
; 0.593 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.534      ; 1.296      ;
; 0.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.092      ; 0.855      ;
; 0.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.777      ;
; 0.595 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.060      ; 0.824      ;
; 0.602 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.281      ; 1.052      ;
; 0.608 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.274      ; 1.026      ;
; 0.609 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.482      ; 1.260      ;
; 0.610 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.870      ;
; 0.610 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.719      ; 1.498      ;
; 0.611 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.423      ; 1.203      ;
; 0.616 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.060      ; 0.845      ;
; 0.619 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.879      ;
; 0.619 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.879      ;
; 0.619 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.801      ;
; 0.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.236      ; 1.032      ;
; 0.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.423      ; 1.219      ;
; 0.628 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.888      ;
; 0.640 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.423      ; 1.232      ;
; 0.643 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.482      ; 1.294      ;
; 0.643 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.115     ; 0.672      ;
; 0.649 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.244      ; 1.062      ;
; 0.651 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.274      ; 1.069      ;
; 0.651 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.423      ; 1.243      ;
; 0.655 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.109      ; 0.908      ;
; 0.656 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.482      ; 1.307      ;
; 0.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.917      ;
; 0.667 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.482      ; 1.318      ;
; 0.671 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.258      ; 1.098      ;
; 0.685 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.223      ; 1.077      ;
; 0.696 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.116      ; 0.956      ;
; 0.698 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.143      ; 0.985      ;
; 0.710 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.001     ; 0.853      ;
; 0.712 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.178      ; 1.059      ;
; 0.716 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.157      ; 1.017      ;
; 0.716 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.290      ; 1.150      ;
; 0.720 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.185      ; 1.049      ;
; 0.722 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.185      ; 1.051      ;
; 0.736 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.185      ; 1.065      ;
; 0.743 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.199      ; 1.111      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.529      ;
; 0.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.278      ; 0.787      ;
; 0.353 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.055      ; 0.552      ;
; 0.365 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.408      ; 0.917      ;
; 0.369 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.408      ; 0.921      ;
; 0.401 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.278      ; 0.848      ;
; 0.419 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.619      ;
; 0.443 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.643      ;
; 0.444 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.644      ;
; 0.453 ; x_gray[2]                                                                                                                         ; x_gray[3]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.383      ; 0.980      ;
; 0.455 ; x_gray[6]                                                                                                                         ; x_gray[7]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.383      ; 0.982      ;
; 0.460 ; x_gray[2]                                                                                                                         ; x_gray[4]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.383      ; 0.987      ;
; 0.476 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.676      ;
; 0.479 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.679      ;
; 0.480 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_26_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_25_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_15_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_3_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_22_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; TOP:neiroset|memorywork:block|buff[66]        ; TOP:neiroset|memorywork:block|buff[66]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[67]        ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[68]        ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[69]        ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[70]        ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[4]         ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[5]         ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[6]         ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[9]         ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[71]        ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[72]        ; TOP:neiroset|memorywork:block|buff[72]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[74]        ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[75]        ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[14]        ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[15]        ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[16]        ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[17]        ; TOP:neiroset|memorywork:block|buff[17]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[20]        ; TOP:neiroset|memorywork:block|buff[20]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|result:result|RESULT[0]          ; TOP:neiroset|result:result|RESULT[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|result:result|marker[2]          ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|result:result|STOP               ; TOP:neiroset|result:result|STOP                                                                                ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|result:result|marker[1]          ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[55]        ; TOP:neiroset|memorywork:block|buff[55]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[56]        ; TOP:neiroset|memorywork:block|buff[56]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[57]        ; TOP:neiroset|memorywork:block|buff[57]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[58]        ; TOP:neiroset|memorywork:block|buff[58]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[59]        ; TOP:neiroset|memorywork:block|buff[59]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[2]         ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[3]         ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[60]        ; TOP:neiroset|memorywork:block|buff[60]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[61]        ; TOP:neiroset|memorywork:block|buff[61]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[62]        ; TOP:neiroset|memorywork:block|buff[62]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[63]        ; TOP:neiroset|memorywork:block|buff[63]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[64]        ; TOP:neiroset|memorywork:block|buff[64]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[65]        ; TOP:neiroset|memorywork:block|buff[65]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|dw[34]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.811      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[33]        ; TOP:neiroset|memorywork:block|buff[33]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[34]        ; TOP:neiroset|memorywork:block|buff[34]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[35]        ; TOP:neiroset|memorywork:block|buff[35]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[36]        ; TOP:neiroset|memorywork:block|buff[36]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[37]        ; TOP:neiroset|memorywork:block|buff[37]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[38]        ; TOP:neiroset|memorywork:block|buff[38]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[39]        ; TOP:neiroset|memorywork:block|buff[39]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[40]        ; TOP:neiroset|memorywork:block|buff[40]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[41]        ; TOP:neiroset|memorywork:block|buff[41]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[77]        ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[78]        ; TOP:neiroset|memorywork:block|buff[78]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[83]        ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[85]        ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[42]        ; TOP:neiroset|memorywork:block|buff[42]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[43]        ; TOP:neiroset|memorywork:block|buff[43]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[87]        ; TOP:neiroset|memorywork:block|buff[87]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[0]         ; TOP:neiroset|memorywork:block|buff[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[1]         ; TOP:neiroset|memorywork:block|buff[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[11]        ; TOP:neiroset|memorywork:block|buff[11]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[12]        ; TOP:neiroset|memorywork:block|buff[12]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[13]        ; TOP:neiroset|memorywork:block|buff[13]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[51]        ; TOP:neiroset|memorywork:block|buff[51]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[53]        ; TOP:neiroset|memorywork:block|buff[53]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[54]        ; TOP:neiroset|memorywork:block|buff[54]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[95]        ; TOP:neiroset|memorywork:block|buff[95]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[97]        ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[98]        ; TOP:neiroset|memorywork:block|buff[98]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[7]         ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[8]         ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[10]        ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[73]        ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[76]        ; TOP:neiroset|memorywork:block|buff[76]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[79]        ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[80]        ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[81]        ; TOP:neiroset|memorywork:block|buff[81]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[82]        ; TOP:neiroset|memorywork:block|buff[82]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[84]        ; TOP:neiroset|memorywork:block|buff[84]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|dw[91]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.810      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[44]        ; TOP:neiroset|memorywork:block|buff[44]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[45]        ; TOP:neiroset|memorywork:block|buff[45]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[48]        ; TOP:neiroset|memorywork:block|buff[48]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[86]        ; TOP:neiroset|memorywork:block|buff[86]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[18]        ; TOP:neiroset|memorywork:block|buff[18]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[19]        ; TOP:neiroset|memorywork:block|buff[19]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[21]        ; TOP:neiroset|memorywork:block|buff[21]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; TOP:neiroset|conv_TOP:conv|res1[0]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.813      ;
; 0.301 ; TOP:neiroset|memorywork:block|dw[36]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.813      ;
; 0.302 ; TOP:neiroset|memorywork:block|dw[80]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.814      ;
; 0.303 ; TOP:neiroset|memorywork:block|dw[25]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.814      ;
; 0.304 ; TOP:neiroset|conv_TOP:conv|res1[2]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.814      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[89]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.814      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[30]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.814      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[32]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.814      ;
; 0.305 ; TOP:neiroset|memorywork:block|dw[45]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.815      ;
; 0.306 ; TOP:neiroset|memorywork:block|dw[94]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.816      ;
; 0.306 ; TOP:neiroset|result:result|marker[0]          ; TOP:neiroset|result:result|marker[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.519      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[33]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.819      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[86]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.817      ;
; 0.307 ; TOP:neiroset|conv_TOP:conv|write_addresstp[1] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a12~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.338      ; 0.814      ;
; 0.308 ; TOP:neiroset|memorywork:block|dw[46]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.818      ;
; 0.310 ; TOP:neiroset|memorywork:block|dw[42]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.820      ;
; 0.310 ; TOP:neiroset|conv_TOP:conv|write_addresstp[1] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a20~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.820      ;
; 0.311 ; TOP:neiroset|memorywork:block|dw[50]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.821      ;
; 0.311 ; TOP:neiroset|result:result|RESULT[3]          ; TOP:neiroset|result:result|RESULT[3]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.346      ; 0.813      ;
; 0.311 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.324 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.348      ; 0.841      ;
; 0.324 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.348      ; 0.841      ;
; 0.332 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.531      ;
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.858      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.350      ; 0.862      ;
; 0.347 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.346      ; 0.863      ;
; 0.364 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.343      ; 0.876      ;
; 0.366 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.565      ;
; 0.372 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.341      ; 0.882      ;
; 0.411 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 0.941      ;
; 0.413 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 0.943      ;
; 0.417 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.172      ; 1.253      ;
; 0.418 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.172      ; 1.254      ;
; 0.454 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.653      ;
; 0.473 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_we_reg       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.467      ; 1.629      ;
; 0.481 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.680      ;
; 0.503 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.703      ;
; 0.514 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.714      ;
; 0.515 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.715      ;
; 0.517 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.717      ;
; 0.517 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.717      ;
; 0.517 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.717      ;
; 0.517 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.717      ;
; 0.518 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.718      ;
; 0.518 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.718      ;
; 0.519 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.719      ;
; 0.520 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.721      ;
; 0.522 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.722      ;
; 0.522 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.722      ;
; 0.522 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.722      ;
; 0.530 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.730      ;
; 0.530 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.729      ;
; 0.532 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.732      ;
; 0.534 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.733      ;
; 0.535 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.065      ;
; 0.535 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.065      ;
; 0.535 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.734      ;
; 0.536 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.736      ;
; 0.536 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.066      ;
; 0.537 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.736      ;
; 0.541 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.740      ;
; 0.555 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.085      ;
; 0.557 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.087      ;
; 0.569 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.343      ; 1.081      ;
; 0.570 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.100      ;
; 0.570 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.100      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.588 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.900      ;
; 0.603 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.804      ;
; 0.630 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.160      ;
; 0.636 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.837      ;
; 0.640 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.840      ;
; 0.642 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.843      ;
; 0.648 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.849      ;
; 0.649 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[0]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 1.148      ; 1.961      ;
; 0.652 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.851      ;
; 0.652 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.851      ;
; 0.658 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[0]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.857      ;
; 0.663 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.864      ;
; 0.673 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.503      ; 1.840      ;
; 0.673 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.503      ; 1.840      ;
; 0.673 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.503      ; 1.840      ;
; 0.673 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.503      ; 1.840      ;
; 0.673 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.503      ; 1.840      ;
; 0.673 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.503      ; 1.840      ;
; 0.673 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.503      ; 1.840      ;
; 0.673 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.503      ; 1.840      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.531      ;
; 0.339 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.277      ; 0.785      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 0.873      ;
; 0.363 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 0.889      ;
; 0.411 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.277      ; 0.857      ;
; 0.462 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.661      ;
; 0.502 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.703      ;
; 0.504 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.705      ;
; 0.512 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.711      ;
; 0.514 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.725      ;
; 0.516 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.728      ;
; 0.518 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.723      ;
; 0.525 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.724      ;
; 0.526 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.052      ;
; 0.526 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.725      ;
; 0.533 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.733      ;
; 0.535 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.734      ;
; 0.537 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.736      ;
; 0.549 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.748      ;
; 0.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.279      ; 1.013      ;
; 0.577 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.775      ;
; 0.624 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.279      ; 1.072      ;
; 0.625 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.151      ;
; 0.625 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.151      ;
; 0.631 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.157      ;
; 0.632 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 1.081      ;
; 0.642 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.168      ;
; 0.646 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.275      ; 1.090      ;
; 0.648 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.174      ;
; 0.649 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.175      ;
; 0.655 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.279      ; 1.103      ;
; 0.656 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.855      ;
; 0.656 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.182      ;
; 0.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.382      ; 1.183      ;
; 0.659 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.870      ;
; 0.663 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.260     ; 0.547      ;
; 0.666 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.865      ;
; 0.672 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.260     ; 0.556      ;
; 0.674 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.873      ;
; 0.674 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.873      ;
; 0.681 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.892      ;
; 0.682 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.893      ;
; 0.709 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.920      ;
; 0.717 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.916      ;
; 0.719 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.930      ;
; 0.730 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.941      ;
; 0.731 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.942      ;
; 0.743 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.954      ;
; 0.746 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.957      ;
; 0.748 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.948      ;
; 0.752 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.955      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.351 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 1.374      ;
; 0.352 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 1.375      ;
; 0.353 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.552      ;
; 0.354 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.370 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.372 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.423 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.120      ;
; 0.424 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.121      ;
; 0.427 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.626      ;
; 0.428 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.125      ;
; 0.429 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.126      ;
; 0.475 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.480 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.484 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.487 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.686      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.688      ;
; 0.489 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.489 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.489 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.491 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.691      ;
; 0.496 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.273      ; 1.193      ;
; 0.506 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 1.529      ;
; 0.507 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.707      ;
; 0.518 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.523 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.525 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.724      ;
; 0.539 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.738      ;
; 0.543 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.742      ;
; 0.546 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.745      ;
; 0.547 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.746      ;
; 0.555 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.754      ;
; 0.561 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.761      ;
; 0.568 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.767      ;
; 0.592 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.791      ;
; 0.600 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.599      ; 1.623      ;
; 0.602 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.802      ;
; 0.602 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.802      ;
; 0.603 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.802      ;
; 0.622 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.822      ;
; 0.626 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.825      ;
; 0.635 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.834      ;
; 0.637 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.836      ;
; 0.638 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.837      ;
; 0.638 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.837      ;
; 0.641 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.641 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.641 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.652 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.851      ;
; 0.664 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.863      ;
; 0.705 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.905      ;
; 0.713 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.915      ;
; 0.714 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.913      ;
; 0.743 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.932      ;
; 0.751 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.951      ;
; 0.755 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.955      ;
; 0.761 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.970      ;
; 0.761 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.970      ;
; 0.770 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.979      ;
; 0.777 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.977      ;
; 0.781 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.981      ;
; 0.783 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.982      ;
; 0.787 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.986      ;
; 0.792 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.991      ;
; 0.803 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.002      ;
; 0.804 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 0.810 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.009      ;
; 0.811 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.010      ;
; 0.824 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.023      ;
; 0.828 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.027      ;
; 0.839 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.038      ;
; 0.840 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.039      ;
; 0.841 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[1]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.030      ;
; 0.842 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.031      ;
; 0.847 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.047      ;
; 0.872 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[5] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.072      ;
; 0.872 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.071      ;
; 0.879 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.078      ;
; 0.881 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.080      ;
; 0.899 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.098      ;
; 0.900 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.099      ;
; 0.902 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.092      ;
; 0.906 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.105      ;
; 0.920 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.599      ; 1.443      ;
; 0.921 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.111      ;
; 0.922 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.599      ; 1.445      ;
; 0.924 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[1]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.113      ;
; 0.925 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.114      ;
; 0.939 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.273      ; 1.136      ;
; 0.939 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.273      ; 1.136      ;
; 0.942 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.134      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.338 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.342 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.541      ;
; 0.347 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.335      ; 0.852      ;
; 0.349 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.547      ;
; 0.354 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.553      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.555      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.562      ;
; 0.456 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.655      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.664      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.665      ;
; 0.468 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.666      ;
; 0.468 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.666      ;
; 0.473 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.671      ;
; 0.473 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.671      ;
; 0.486 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.685      ;
; 0.493 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.691      ;
; 0.494 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.697      ;
; 0.499 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.700      ;
; 0.506 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.705      ;
; 0.512 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.516 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.715      ;
; 0.519 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.718      ;
; 0.530 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.729      ;
; 0.534 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.733      ;
; 0.548 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.335      ; 1.052      ;
; 0.551 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.751      ;
; 0.553 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.752      ;
; 0.560 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.335      ; 1.064      ;
; 0.569 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[5]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.769      ;
; 0.570 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.770      ;
; 0.570 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[4]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.770      ;
; 0.570 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.335      ; 1.074      ;
; 0.578 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.335      ; 1.082      ;
; 0.583 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.783      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.312 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.511      ;
; 0.321 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 0.519      ;
; 0.783 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.982      ;
; 0.807 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.375      ;
; 0.843 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.411      ;
; 0.863 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.062      ;
; 0.878 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.049      ; 1.071      ;
; 0.906 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.061      ; 1.111      ;
; 1.166 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.365      ;
; 1.193 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.392      ;
; 1.220 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.049      ; 1.413      ;
; 1.295 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 1.870      ;
; 1.325 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.524      ;
; 1.387 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.955      ;
; 1.405 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 1.980      ;
; 1.454 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 2.022      ;
; 1.515 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.049      ; 1.708      ;
; 1.536 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 1.736      ;
; 1.545 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.744      ;
; 1.547 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 1.747      ;
; 1.577 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.049      ; 1.770      ;
; 1.595 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.794      ;
; 1.604 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.049      ; 1.797      ;
; 1.634 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 1.834      ;
; 1.687 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 1.885      ;
; 1.702 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 2.277      ;
; 1.727 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 2.302      ;
; 1.739 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 2.314      ;
; 1.758 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.339      ;
; 1.763 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.049      ; 1.956      ;
; 1.785 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.366      ;
; 1.791 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 2.366      ;
; 1.848 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.429      ;
; 1.864 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.368      ; 2.376      ;
; 1.875 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.456      ;
; 1.889 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.362      ; 2.395      ;
; 1.896 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.214      ; 2.784      ;
; 1.902 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 2.101      ;
; 1.920 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.061      ; 2.125      ;
; 1.926 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.061      ; 2.131      ;
; 1.949 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.035     ; 1.753      ;
; 1.958 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 2.157      ;
; 1.964 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.545      ;
; 1.991 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.061      ; 2.196      ;
; 2.004 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.585      ;
; 2.009 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.214      ; 2.897      ;
; 2.018 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 2.217      ;
; 2.031 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.612      ;
; 2.043 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.246     ; 1.941      ;
; 2.059 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.640      ;
; 2.077 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.658      ;
; 2.081 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.362      ; 2.587      ;
; 2.084 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.665      ;
; 2.088 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 2.287      ;
; 2.096 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.677      ;
; 2.096 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.677      ;
; 2.144 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.725      ;
; 2.146 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.214      ; 3.034      ;
; 2.152 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.246     ; 2.050      ;
; 2.156 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.368      ; 2.668      ;
; 2.157 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.060      ; 1.881      ;
; 2.175 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.214      ; 3.063      ;
; 2.184 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.060      ; 1.908      ;
; 2.210 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.913      ; 2.797      ;
; 2.213 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.362      ; 2.719      ;
; 2.215 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.796      ;
; 2.251 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.060      ; 1.975      ;
; 2.256 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.246     ; 2.154      ;
; 2.278 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.060      ; 2.002      ;
; 2.286 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.907      ; 2.867      ;
; 2.288 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.214      ; 3.176      ;
; 2.300 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.913      ; 2.887      ;
; 2.321 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.119      ;
; 2.329 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.913      ; 2.916      ;
; 2.338 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.214      ; 3.226      ;
; 2.338 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.136      ;
; 2.396 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.035     ; 2.200      ;
; 2.402 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 2.601      ;
; 2.408 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.246     ; 2.306      ;
; 2.414 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.035     ; 2.218      ;
; 2.415 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.213      ;
; 2.421 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.811      ; 2.601      ;
; 2.421 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.913      ; 3.008      ;
; 2.424 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.035     ; 2.228      ;
; 2.429 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.362      ; 2.935      ;
; 2.437 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.060      ; 2.161      ;
; 2.442 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.067      ; 2.653      ;
; 2.445 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.811      ; 2.625      ;
; 2.446 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.244      ;
; 2.453 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.251      ;
; 2.454 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.220      ; 3.348      ;
; 2.460 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.811      ; 2.640      ;
; 2.477 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.240     ; 2.381      ;
; 2.488 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.041     ; 2.286      ;
; 2.531 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.060      ; 2.255      ;
; 2.534 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.811      ; 2.714      ;
; 2.540 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.811      ; 2.720      ;
; 2.543 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.817      ; 2.729      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.337 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.535      ;
; 0.350 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.549      ;
; 0.402 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.600      ;
; 0.501 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.503 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.506 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.507 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.519 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.531 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.541 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.739      ;
; 0.550 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.749      ;
; 0.562 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.761      ;
; 0.689 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.888      ;
; 0.745 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.746 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.747 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.749 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.752 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.752 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.753 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.755 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.759 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.759 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.762 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.796 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.993      ;
; 0.814 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.013      ;
; 0.827 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.025      ;
; 0.834 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.032      ;
; 0.835 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.836 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.034      ;
; 0.838 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.036      ;
; 0.841 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.039      ;
; 0.842 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.040      ;
; 0.843 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.041      ;
; 0.847 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.046      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.046      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.047      ;
; 0.851 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.049      ;
; 0.855 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.856 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.858 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.056      ;
; 0.876 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.080      ;
; 0.916 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.115      ;
; 0.930 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.128      ;
; 0.931 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.129      ;
; 0.932 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.130      ;
; 0.937 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.135      ;
; 0.938 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.136      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.142      ;
; 0.945 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.947 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.145      ;
; 0.950 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.149      ;
; 0.951 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.149      ;
; 0.952 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.150      ;
; 0.978 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.177      ;
; 1.003 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.235     ; 0.912      ;
; 1.006 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.205      ;
; 1.009 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.207      ;
; 1.021 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.220      ;
; 1.026 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.224      ;
; 1.027 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.225      ;
; 1.028 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.227      ;
; 1.034 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.232      ;
; 1.040 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.238      ;
; 1.041 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.239      ;
; 1.044 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.243      ;
; 1.045 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.248      ;
; 1.047 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.245      ;
; 1.055 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.254      ;
; 1.064 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.263      ;
; 1.115 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.311      ;
; 1.123 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.321      ;
; 1.130 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.334      ;
; 1.136 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.334      ;
; 1.142 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.343      ;
; 1.145 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.340      ;
; 1.191 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.387      ;
; 1.198 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.394      ;
; 1.200 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.398      ;
; 1.230 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.358      ; 1.732      ;
; 1.240 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.439      ;
; 1.247 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.445      ;
; 1.266 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.464      ;
; 1.274 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.470      ;
; 1.276 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.472      ;
; 1.298 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.498      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.357 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.535      ;
; 0.522 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.700      ;
; 0.523 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.701      ;
; 0.535 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.713      ;
; 0.539 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.717      ;
; 0.763 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.946      ;
; 0.766 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.949      ;
; 0.767 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.950      ;
; 0.773 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.956      ;
; 0.774 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.957      ;
; 0.775 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 0.958      ;
; 0.863 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 1.046      ;
; 0.864 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 1.047      ;
; 0.870 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 1.053      ;
; 0.871 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.039      ; 1.054      ;
; 2.591 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.025     ; 1.730      ;
; 2.591 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.025     ; 1.730      ;
; 2.591 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.025     ; 1.730      ;
; 2.591 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.025     ; 1.730      ;
; 2.591 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.025     ; 1.730      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.571 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.190      ; 5.941      ;
; 0.647 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.136      ; 5.963      ;
; 0.649 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.157      ; 5.986      ;
; 0.658 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.189      ; 6.027      ;
; 0.659 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.191      ; 6.030      ;
; 0.687 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.126      ; 5.993      ;
; 0.689 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.261      ; 6.130      ;
; 0.689 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.186      ; 6.055      ;
; 0.695 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.159      ; 6.034      ;
; 0.703 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.159      ; 6.042      ;
; 0.706 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.189      ; 6.075      ;
; 0.725 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.103      ; 6.008      ;
; 0.737 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.260      ; 6.177      ;
; 0.763 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.261      ; 6.204      ;
; 0.778 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.207      ; 6.165      ;
; 0.779 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.105      ; 6.064      ;
; 0.813 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.206      ; 6.199      ;
; 0.828 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.135      ; 6.143      ;
; 0.829 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.137      ; 6.146      ;
; 0.833 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.072      ; 6.085      ;
; 0.839 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.207      ; 6.226      ;
; 0.850 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.135      ; 6.165      ;
; 0.857 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.105      ; 6.142      ;
; 0.859 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.132      ; 6.171      ;
; 0.910 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.185      ; 6.275      ;
; 0.928 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.469      ; 5.407      ;
; 0.929 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.367      ; 5.306      ;
; 0.969 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.365      ; 5.344      ;
; 0.976 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.397      ; 5.383      ;
; 0.977 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.399      ; 5.386      ;
; 0.979 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.468      ; 5.457      ;
; 0.984 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.191      ; 6.355      ;
; 0.986 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 5.330      ;
; 0.986 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.131      ; 6.297      ;
; 0.998 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.397      ; 5.405      ;
; 1.007 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.367      ; 5.384      ;
; 1.007 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 5.351      ;
; 1.007 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.394      ; 5.411      ;
; 1.013 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.367      ; 5.390      ;
; 1.018 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.291      ; 6.489      ;
; 1.026 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.397      ; 5.433      ;
; 1.035 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.398      ; 5.443      ;
; 1.067 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.266      ; 6.513      ;
; 1.067 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.137      ; 6.384      ;
; 1.073 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.190      ; 5.963      ;
; 1.105 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.136      ; 5.941      ;
; 1.113 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.365      ; 5.488      ;
; 1.129 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.237      ; 6.546      ;
; 1.136 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.393      ; 5.539      ;
; 1.147 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.398      ; 5.555      ;
; 1.151 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.157      ; 6.008      ;
; 1.153 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.212      ; 6.545      ;
; 1.160 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.123      ; 6.463      ;
; 1.168 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.469      ; 5.647      ;
; 1.180 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.127      ; 6.487      ;
; 1.182 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.367      ; 5.559      ;
; 1.183 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.103      ; 5.986      ;
; 1.192 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.135      ; 6.027      ;
; 1.193 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.137      ; 6.030      ;
; 1.197 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.398      ; 5.605      ;
; 1.201 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.468      ; 5.679      ;
; 1.204 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.261      ; 6.165      ;
; 1.205 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.159      ; 6.064      ;
; 1.221 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.072      ; 5.993      ;
; 1.223 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.207      ; 6.130      ;
; 1.223 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.132      ; 6.055      ;
; 1.225 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.365      ; 5.600      ;
; 1.227 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.469      ; 5.706      ;
; 1.227 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.397      ; 5.634      ;
; 1.229 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.105      ; 6.034      ;
; 1.232 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.468      ; 5.710      ;
; 1.234 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.397      ; 5.641      ;
; 1.235 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.399      ; 5.644      ;
; 1.237 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.105      ; 6.042      ;
; 1.238 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.398      ; 5.646      ;
; 1.239 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.260      ; 6.199      ;
; 1.240 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.135      ; 6.075      ;
; 1.254 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.189      ; 6.143      ;
; 1.254 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.073      ; 6.507      ;
; 1.255 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.191      ; 6.146      ;
; 1.259 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.126      ; 6.085      ;
; 1.263 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 5.607      ;
; 1.265 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.394      ; 5.669      ;
; 1.265 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.469      ; 5.744      ;
; 1.265 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.261      ; 6.226      ;
; 1.271 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.367      ; 5.648      ;
; 1.271 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.206      ; 6.177      ;
; 1.276 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.189      ; 6.165      ;
; 1.279 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.499      ; 5.788      ;
; 1.279 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.367      ; 5.656      ;
; 1.282 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.397      ; 5.689      ;
; 1.283 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.159      ; 6.142      ;
; 1.285 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.186      ; 6.171      ;
; 1.293 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.399      ; 5.702      ;
; 1.297 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.207      ; 6.204      ;
; 1.303 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.474      ; 5.787      ;
; 1.305 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.069      ; 6.554      ;
; 1.307 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.397      ; 5.714      ;
; 1.313 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.468      ; 5.791      ;
; 1.323 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.399      ; 5.732      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.187 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.588      ; 2.084      ;
; -1.187 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.588      ; 2.084      ;
; -1.187 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.588      ; 2.084      ;
; -1.187 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.588      ; 2.084      ;
; -1.187 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.588      ; 2.084      ;
; -0.996 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.696      ; 2.177      ;
; -0.904 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.708      ; 2.097      ;
; -0.904 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.708      ; 2.097      ;
; -0.904 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.708      ; 2.097      ;
; -0.874 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.695      ; 2.054      ;
; -0.865 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.714      ; 2.064      ;
; -0.865 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.714      ; 2.064      ;
; -0.865 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.714      ; 2.064      ;
; -0.764 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.009      ; 2.258      ;
; -0.764 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.009      ; 2.258      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.234 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.221      ; 2.129      ;
; 1.234 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.221      ; 2.129      ;
; 1.326 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.914      ; 1.914      ;
; 1.326 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.914      ; 1.914      ;
; 1.326 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.914      ; 1.914      ;
; 1.345 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.895      ; 1.914      ;
; 1.358 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.908      ; 1.940      ;
; 1.358 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.908      ; 1.940      ;
; 1.358 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.908      ; 1.940      ;
; 1.426 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.895      ; 1.995      ;
; 1.713 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.818      ; 1.900      ;
; 1.713 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.818      ; 1.900      ;
; 1.713 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.818      ; 1.900      ;
; 1.713 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.818      ; 1.900      ;
; 1.713 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.818      ; 1.900      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.466 ns




+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -10.497 ; -3547.682     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -5.612  ; -44.736       ;
; TOP:neiroset|memorywork:block|step[0]                       ; -3.261  ; -52.649       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -3.016  ; -1374.434     ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -2.297  ; -85.875       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.276  ; -28.554       ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.089  ; -89.258       ;
; sdram_controller:SDRAM|busy                                 ; -1.283  ; -83.021       ;
; TOP:neiroset|nextstep                                       ; -0.920  ; -4.600        ;
; PCLK_cam                                                    ; -0.499  ; -16.546       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 35.759  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.094 ; 0.000         ;
; clk50                                                       ; 0.144 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.162 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.177 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.179 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.185 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.186 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.211 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.331 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -0.440 ; -4.754        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 0.687 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -101.761      ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -1.000 ; -631.000      ;
; sdram_controller:SDRAM|busy                                 ; -1.000 ; -124.000      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -1.000 ; -107.000      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -1.000 ; -17.000       ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.124 ; -4.400        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.278  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.782  ; 0.000         ;
; clk50                                                       ; 9.206  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.751 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -10.497 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.245     ; 8.729      ;
; -10.433 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.245     ; 8.665      ;
; -10.429 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.245     ; 8.661      ;
; -10.427 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.644      ;
; -10.427 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.644      ;
; -10.427 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.644      ;
; -10.427 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.644      ;
; -10.427 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.644      ;
; -10.420 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.221     ; 8.676      ;
; -10.381 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.245     ; 8.613      ;
; -10.377 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.267     ; 8.587      ;
; -10.365 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.245     ; 8.597      ;
; -10.356 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.221     ; 8.612      ;
; -10.352 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.221     ; 8.608      ;
; -10.350 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.236     ; 8.591      ;
; -10.350 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.236     ; 8.591      ;
; -10.350 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.236     ; 8.591      ;
; -10.350 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.236     ; 8.591      ;
; -10.350 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.236     ; 8.591      ;
; -10.334 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.549      ;
; -10.327 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.243     ; 8.561      ;
; -10.317 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.245     ; 8.549      ;
; -10.313 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.267     ; 8.523      ;
; -10.313 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.245     ; 8.545      ;
; -10.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.528      ;
; -10.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.528      ;
; -10.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.528      ;
; -10.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.528      ;
; -10.311 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.260     ; 8.528      ;
; -10.309 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.267     ; 8.519      ;
; -10.307 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.282     ; 8.502      ;
; -10.307 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.282     ; 8.502      ;
; -10.307 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.282     ; 8.502      ;
; -10.307 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.282     ; 8.502      ;
; -10.307 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.282     ; 8.502      ;
; -10.296 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.225     ; 8.548      ;
; -10.288 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.221     ; 8.544      ;
; -10.270 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.485      ;
; -10.266 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.481      ;
; -10.264 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.277     ; 8.464      ;
; -10.264 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.277     ; 8.464      ;
; -10.264 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.277     ; 8.464      ;
; -10.264 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.277     ; 8.464      ;
; -10.264 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.277     ; 8.464      ;
; -10.263 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.243     ; 8.497      ;
; -10.259 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.243     ; 8.493      ;
; -10.257 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.258     ; 8.476      ;
; -10.257 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.258     ; 8.476      ;
; -10.257 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.258     ; 8.476      ;
; -10.257 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.258     ; 8.476      ;
; -10.257 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.258     ; 8.476      ;
; -10.257 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.265     ; 8.469      ;
; -10.249 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.245     ; 8.481      ;
; -10.245 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.267     ; 8.455      ;
; -10.240 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.268     ; 8.449      ;
; -10.232 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.225     ; 8.484      ;
; -10.228 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.225     ; 8.480      ;
; -10.226 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.240     ; 8.463      ;
; -10.226 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.240     ; 8.463      ;
; -10.226 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.240     ; 8.463      ;
; -10.226 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.240     ; 8.463      ;
; -10.226 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.240     ; 8.463      ;
; -10.215 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.267     ; 8.425      ;
; -10.202 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.417      ;
; -10.195 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.243     ; 8.429      ;
; -10.193 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.268     ; 8.402      ;
; -10.193 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.265     ; 8.405      ;
; -10.189 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.265     ; 8.401      ;
; -10.187 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.280     ; 8.384      ;
; -10.187 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.280     ; 8.384      ;
; -10.187 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.280     ; 8.384      ;
; -10.187 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.280     ; 8.384      ;
; -10.187 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.280     ; 8.384      ;
; -10.173 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.304     ; 8.346      ;
; -10.164 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.225     ; 8.416      ;
; -10.163 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.244     ; 8.396      ;
; -10.138 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.243     ; 8.372      ;
; -10.132 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.268     ; 8.341      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[1]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[0]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[2]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[3]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[12]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.131 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.262     ; 8.346      ;
; -10.129 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.268     ; 8.338      ;
; -10.125 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.268     ; 8.334      ;
; -10.125 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.265     ; 8.337      ;
; -10.124 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.268     ; 8.333      ;
; -10.123 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.283     ; 8.317      ;
; -10.123 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.283     ; 8.317      ;
; -10.123 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.283     ; 8.317      ;
; -10.123 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.283     ; 8.317      ;
; -10.123 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.283     ; 8.317      ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -5.612 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.762      ;
; -5.610 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.760      ;
; -5.607 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.757      ;
; -5.606 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.756      ;
; -5.605 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.756      ;
; -5.602 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.753      ;
; -5.599 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.750      ;
; -5.598 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.749      ;
; -5.566 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.716      ;
; -5.564 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.714      ;
; -5.561 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.711      ;
; -5.560 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.711      ;
; -5.560 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.710      ;
; -5.557 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.708      ;
; -5.554 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.705      ;
; -5.553 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.704      ;
; -5.439 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.590      ;
; -5.438 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.777      ;
; -5.436 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.587      ;
; -5.436 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.774      ;
; -5.433 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.771      ;
; -5.433 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.584      ;
; -5.432 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.771      ;
; -5.431 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.769      ;
; -5.431 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.769      ;
; -5.431 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.582      ;
; -5.429 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.768      ;
; -5.429 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.768      ;
; -5.393 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.544      ;
; -5.393 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.732      ;
; -5.390 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.541      ;
; -5.390 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.728      ;
; -5.387 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.538      ;
; -5.387 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.726      ;
; -5.387 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.725      ;
; -5.385 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.536      ;
; -5.385 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.723      ;
; -5.385 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.723      ;
; -5.384 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.723      ;
; -5.384 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.723      ;
; -5.313 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.463      ;
; -5.310 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.460      ;
; -5.307 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.457      ;
; -5.306 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.457      ;
; -5.305 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.455      ;
; -5.303 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.454      ;
; -5.300 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.451      ;
; -5.298 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.786     ; 4.449      ;
; -5.272 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.611      ;
; -5.266 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.605      ;
; -5.263 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.602      ;
; -5.263 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.602      ;
; -5.240 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.390      ;
; -5.237 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.387      ;
; -5.234 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.384      ;
; -5.232 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.787     ; 4.382      ;
; -5.226 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.565      ;
; -5.220 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.559      ;
; -5.217 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.556      ;
; -5.217 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.556      ;
; -5.206 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 4.349      ;
; -5.203 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 4.346      ;
; -5.200 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 4.343      ;
; -5.198 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.794     ; 4.341      ;
; -5.149 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.289      ;
; -5.146 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.286      ;
; -5.146 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.484      ;
; -5.143 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.283      ;
; -5.141 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.281      ;
; -5.140 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.478      ;
; -5.139 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.478      ;
; -5.137 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.475      ;
; -5.137 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.475      ;
; -5.133 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.472      ;
; -5.132 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.272      ;
; -5.130 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.469      ;
; -5.130 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.598     ; 4.469      ;
; -5.129 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.269      ;
; -5.126 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.266      ;
; -5.124 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.264      ;
; -5.097 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.237      ;
; -5.094 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.234      ;
; -5.091 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.231      ;
; -5.089 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.229      ;
; -5.073 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.411      ;
; -5.067 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.405      ;
; -5.064 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.402      ;
; -5.064 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.599     ; 4.402      ;
; -5.064 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.204      ;
; -5.062 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.202      ;
; -5.059 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.199      ;
; -5.058 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.797     ; 4.198      ;
; -5.050 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.796     ; 4.191      ;
; -5.047 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.796     ; 4.188      ;
; -5.044 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.796     ; 4.185      ;
; -5.042 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.796     ; 4.183      ;
; -5.039 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 4.370      ;
; -5.033 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 4.364      ;
; -5.030 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 4.361      ;
; -5.030 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.606     ; 4.361      ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -3.261 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.668      ; 4.978      ;
; -3.256 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.668      ; 4.973      ;
; -3.203 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.764      ; 4.955      ;
; -3.198 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.764      ; 4.950      ;
; -3.117 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.834      ;
; -3.117 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.845      ;
; -3.112 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.840      ;
; -3.069 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.689      ; 4.807      ;
; -3.066 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.802      ;
; -3.064 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.689      ; 4.802      ;
; -3.062 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.712      ; 4.824      ;
; -3.061 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.797      ;
; -3.057 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.712      ; 4.819      ;
; -3.055 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.712      ; 4.817      ;
; -3.052 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.707      ; 4.808      ;
; -3.012 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.741      ;
; -3.003 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.708      ; 4.855      ;
; -2.998 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.708      ; 4.850      ;
; -2.978 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.711      ; 4.738      ;
; -2.973 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.711      ; 4.733      ;
; -2.966 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.668      ; 4.683      ;
; -2.960 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.712      ; 4.722      ;
; -2.930 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.647      ;
; -2.927 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.710      ; 4.686      ;
; -2.922 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.710      ; 4.681      ;
; -2.908 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.764      ; 4.660      ;
; -2.865 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.707      ; 4.621      ;
; -2.825 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.554      ;
; -2.822 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.550      ;
; -2.782 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.670      ; 4.486      ;
; -2.774 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.689      ; 4.512      ;
; -2.771 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.507      ;
; -2.767 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.712      ; 4.529      ;
; -2.734 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.690      ; 4.461      ;
; -2.708 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.708      ; 4.560      ;
; -2.683 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.711      ; 4.443      ;
; -2.670 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.712      ; 4.432      ;
; -2.647 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.691      ; 4.376      ;
; -2.642 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.691      ; 4.371      ;
; -2.632 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.710      ; 4.391      ;
; -2.601 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.710      ; 4.360      ;
; -2.561 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.670      ; 4.265      ;
; -2.554 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.710      ; 4.313      ;
; -2.520 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.909      ; 4.978      ;
; -2.515 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.909      ; 4.973      ;
; -2.511 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.690      ; 4.238      ;
; -2.462 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.005      ; 4.955      ;
; -2.457 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.005      ; 4.950      ;
; -2.416 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.707      ; 4.172      ;
; -2.387 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.104      ;
; -2.376 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.988      ; 4.834      ;
; -2.376 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.988      ; 4.845      ;
; -2.371 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.988      ; 4.840      ;
; -2.371 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.347      ; 4.787      ;
; -2.370 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.747      ; 4.099      ;
; -2.352 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.691      ; 4.081      ;
; -2.328 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.930      ; 4.807      ;
; -2.325 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.988      ; 4.802      ;
; -2.323 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.930      ; 4.802      ;
; -2.321 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.953      ; 4.824      ;
; -2.320 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.988      ; 4.797      ;
; -2.316 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.953      ; 4.819      ;
; -2.314 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.953      ; 4.817      ;
; -2.313 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.443      ; 4.764      ;
; -2.311 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.948      ; 4.808      ;
; -2.307 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.670      ; 4.011      ;
; -2.277 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.347      ; 4.693      ;
; -2.271 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.988      ; 4.741      ;
; -2.270 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.710      ; 4.029      ;
; -2.262 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.949      ; 4.855      ;
; -2.257 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.949      ; 4.850      ;
; -2.245 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.690      ; 3.972      ;
; -2.237 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.952      ; 4.738      ;
; -2.235 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.426      ; 4.651      ;
; -2.232 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.952      ; 4.733      ;
; -2.227 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.426      ; 4.654      ;
; -2.227 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.426      ; 4.643      ;
; -2.225 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.909      ; 4.683      ;
; -2.219 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.953      ; 4.722      ;
; -2.219 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.443      ; 4.670      ;
; -2.209 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.347      ; 4.625      ;
; -2.200 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.386      ; 4.655      ;
; -2.189 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.988      ; 4.647      ;
; -2.186 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.951      ; 4.686      ;
; -2.181 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.951      ; 4.681      ;
; -2.179 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 4.616      ;
; -2.176 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.426      ; 4.611      ;
; -2.172 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.391      ; 4.633      ;
; -2.167 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.005      ; 4.660      ;
; -2.165 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.391      ; 4.626      ;
; -2.162 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.386      ; 4.617      ;
; -2.151 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.443      ; 4.602      ;
; -2.133 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.426      ; 4.560      ;
; -2.124 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.948      ; 4.621      ;
; -2.122 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.426      ; 4.550      ;
; -2.113 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.387      ; 4.664      ;
; -2.098 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.369      ; 4.524      ;
; -2.088 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.390      ; 4.547      ;
; -2.085 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 4.522      ;
; -2.084 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.988      ; 4.554      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.016 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.001     ; 4.002      ;
; -3.015 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 4.012      ;
; -3.012 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.001     ; 3.998      ;
; -3.012 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 4.000      ;
; -3.011 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 4.008      ;
; -3.008 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 3.996      ;
; -2.998 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.998      ;
; -2.994 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.994      ;
; -2.992 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.987      ;
; -2.989 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.978      ;
; -2.988 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.983      ;
; -2.987 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.983      ;
; -2.985 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.974      ;
; -2.983 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.979      ;
; -2.970 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.965      ;
; -2.968 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.000      ; 3.955      ;
; -2.966 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.961      ;
; -2.966 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.006      ; 3.959      ;
; -2.961 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 3.949      ;
; -2.961 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.955      ;
; -2.960 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.951      ;
; -2.960 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.006      ; 3.953      ;
; -2.958 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.003      ; 3.948      ;
; -2.957 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.000      ; 3.944      ;
; -2.956 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.947      ;
; -2.954 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.948      ;
; -2.954 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.039     ; 3.902      ;
; -2.954 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.039     ; 3.902      ;
; -2.948 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.001     ; 3.934      ;
; -2.947 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.944      ;
; -2.944 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.001     ; 3.930      ;
; -2.944 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 3.932      ;
; -2.944 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 3.932      ;
; -2.943 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_7_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.940      ;
; -2.940 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 3.928      ;
; -2.937 ; y_gray[7]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.039     ; 3.885      ;
; -2.937 ; y_gray[7]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.039     ; 3.885      ;
; -2.936 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.003      ; 3.926      ;
; -2.934 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.923      ;
; -2.930 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.930      ;
; -2.926 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.926      ;
; -2.924 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.919      ;
; -2.921 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 3.929      ;
; -2.921 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.910      ;
; -2.920 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.915      ;
; -2.919 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.915      ;
; -2.917 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 3.925      ;
; -2.917 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_12_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.906      ;
; -2.915 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.911      ;
; -2.914 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.903      ;
; -2.912 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.909      ;
; -2.911 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.001     ; 3.897      ;
; -2.908 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_7_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.905      ;
; -2.908 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.903      ;
; -2.907 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.001     ; 3.893      ;
; -2.907 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 3.895      ;
; -2.904 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.020      ; 3.911      ;
; -2.904 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_7_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.899      ;
; -2.903 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 3.891      ;
; -2.902 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.898      ;
; -2.902 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.897      ;
; -2.900 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.020      ; 3.907      ;
; -2.900 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.891      ;
; -2.900 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.000      ; 3.887      ;
; -2.899 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.004     ; 3.882      ;
; -2.898 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.892      ;
; -2.898 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.894      ;
; -2.898 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.893      ;
; -2.898 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.006      ; 3.891      ;
; -2.896 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_25_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.887      ;
; -2.895 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.004     ; 3.878      ;
; -2.895 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.002     ; 3.880      ;
; -2.895 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_5_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.890      ;
; -2.894 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_7_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.888      ;
; -2.893 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.001      ; 3.881      ;
; -2.893 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.887      ;
; -2.893 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.893      ;
; -2.893 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.039     ; 3.841      ;
; -2.893 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.039     ; 3.841      ;
; -2.892 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.883      ;
; -2.892 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.006      ; 3.885      ;
; -2.892 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.006      ; 3.885      ;
; -2.891 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.002     ; 3.876      ;
; -2.891 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_5_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.886      ;
; -2.890 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.003      ; 3.880      ;
; -2.889 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.000      ; 3.876      ;
; -2.889 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_17_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.889      ;
; -2.889 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.884      ;
; -2.889 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.041     ; 3.835      ;
; -2.889 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.041     ; 3.835      ;
; -2.889 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; -0.041     ; 3.835      ;
; -2.888 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_22_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.879      ;
; -2.888 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_22_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.879      ;
; -2.888 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.006      ; 3.881      ;
; -2.886 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.880      ;
; -2.886 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.020      ;
; -2.885 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.880      ;
; -2.885 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.006      ; 3.878      ;
; -2.884 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_22_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.875      ;
; -2.884 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.873      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.297 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.188     ; 1.056      ;
; -2.297 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.188     ; 1.056      ;
; -2.268 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.334     ; 0.881      ;
; -2.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.334     ; 0.869      ;
; -2.242 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.532      ;
; -2.242 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.532      ;
; -2.237 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.527      ;
; -2.232 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.522      ;
; -2.220 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.162      ;
; -2.216 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.156      ;
; -2.215 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.505      ;
; -2.215 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.505      ;
; -2.215 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.155      ;
; -2.214 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.154      ;
; -2.214 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.154      ;
; -2.213 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.153      ;
; -2.205 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.145      ;
; -2.205 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.145      ;
; -2.204 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.144      ;
; -2.203 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.143      ;
; -2.202 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.142      ;
; -2.191 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.481      ;
; -2.187 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.477      ;
; -2.182 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.472      ;
; -2.182 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.472      ;
; -2.181 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.471      ;
; -2.180 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.470      ;
; -2.179 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.469      ;
; -2.177 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.467      ;
; -2.176 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.466      ;
; -2.171 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.461      ;
; -2.170 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.460      ;
; -2.170 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.024     ; 1.093      ;
; -2.169 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.459      ;
; -2.169 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.459      ;
; -2.167 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.457      ;
; -2.167 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.457      ;
; -2.166 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.456      ;
; -2.163 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.657     ; 0.453      ;
; -2.143 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 1.094      ;
; -2.143 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 1.094      ;
; -2.124 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.066      ;
; -2.123 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.065      ;
; -2.121 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.063      ;
; -2.121 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.063      ;
; -2.121 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.063      ;
; -2.120 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.062      ;
; -2.120 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.062      ;
; -2.083 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.138     ; 0.892      ;
; -2.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.141     ; 0.885      ;
; -2.070 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.140     ; 0.877      ;
; -2.068 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.010      ;
; -2.068 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.010      ;
; -2.068 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 1.010      ;
; -2.058 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.141     ; 0.864      ;
; -2.054 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.138     ; 0.863      ;
; -2.051 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 1.002      ;
; -2.041 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.992      ;
; -2.038 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.137     ; 0.848      ;
; -2.036 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.987      ;
; -2.036 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.987      ;
; -2.035 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.986      ;
; -2.034 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.140     ; 0.841      ;
; -2.030 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.137     ; 0.840      ;
; -2.029 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.980      ;
; -2.028 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.979      ;
; -2.024 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.975      ;
; -2.017 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.968      ;
; -2.014 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 0.956      ;
; -2.013 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 0.955      ;
; -2.013 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.005     ; 0.955      ;
; -2.012 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.963      ;
; -2.010 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.961      ;
; -2.007 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.958      ;
; -1.983 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.145     ; 0.785      ;
; -1.975 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.142     ; 0.780      ;
; -1.973 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.145     ; 0.775      ;
; -1.963 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.914      ;
; -1.954 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 0.894      ;
; -1.954 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                               ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.905      ;
; -1.952 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.903      ;
; -1.943 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.894      ;
; -1.934 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.885      ;
; -1.923 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.922 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 0.874      ;
; -1.914 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.865      ;
; -1.907 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 0.847      ;
; -1.906 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 0.846      ;
; -1.881 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                              ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.832      ;
; -1.873 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.135     ; 0.685      ;
; -1.872 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.823      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.276 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 3.046      ;
; -2.271 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 3.041      ;
; -2.267 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 3.037      ;
; -2.266 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 3.036      ;
; -2.262 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 3.032      ;
; -2.261 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 3.031      ;
; -2.244 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 3.014      ;
; -2.239 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 3.009      ;
; -2.114 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.174      ; 3.275      ;
; -2.109 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.174      ; 3.270      ;
; -2.061 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.024     ; 3.024      ;
; -2.056 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.024     ; 3.019      ;
; -2.037 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.024     ; 3.000      ;
; -2.032 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.024     ; 2.995      ;
; -1.989 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.024     ; 2.952      ;
; -1.984 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.024     ; 2.947      ;
; -1.968 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.174      ; 3.129      ;
; -1.963 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.174      ; 3.124      ;
; -1.909 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 2.282      ;
; -1.900 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 2.273      ;
; -1.899 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 2.272      ;
; -1.877 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 2.250      ;
; -1.828 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.030     ; 2.785      ;
; -1.823 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 2.196      ;
; -1.823 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.030     ; 2.780      ;
; -1.814 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 2.187      ;
; -1.813 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 2.186      ;
; -1.791 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 2.164      ;
; -1.784 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 2.554      ;
; -1.779 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.102     ; 2.549      ;
; -1.747 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.511      ;
; -1.745 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.030     ; 2.702      ;
; -1.740 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.030     ; 2.697      ;
; -1.694 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.079      ; 2.260      ;
; -1.670 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.079      ; 2.236      ;
; -1.665 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.322     ; 2.215      ;
; -1.661 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.425      ;
; -1.656 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.322     ; 2.206      ;
; -1.653 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.322     ; 2.203      ;
; -1.633 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.322     ; 2.183      ;
; -1.622 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.079      ; 2.188      ;
; -1.608 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.079      ; 2.174      ;
; -1.607 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.573      ; 2.542      ;
; -1.601 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.365      ;
; -1.598 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.573      ; 2.533      ;
; -1.597 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.573      ; 2.532      ;
; -1.584 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.079      ; 2.150      ;
; -1.577 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.322     ; 2.127      ;
; -1.575 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.573      ; 2.510      ;
; -1.568 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.322     ; 2.118      ;
; -1.565 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.322     ; 2.115      ;
; -1.556 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.573      ; 2.491      ;
; -1.547 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.573      ; 2.482      ;
; -1.546 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.573      ; 2.481      ;
; -1.545 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.322     ; 2.095      ;
; -1.536 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.079      ; 2.102      ;
; -1.524 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.573      ; 2.459      ;
; -1.515 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.279      ;
; -1.503 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.046     ; 2.444      ;
; -1.461 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.073      ; 2.021      ;
; -1.445 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.849      ; 2.771      ;
; -1.426 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.244     ; 2.169      ;
; -1.417 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 1.790      ;
; -1.415 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.046     ; 2.356      ;
; -1.394 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.849      ; 2.720      ;
; -1.392 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.651      ; 2.520      ;
; -1.378 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.073      ; 1.938      ;
; -1.378 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.244     ; 2.121      ;
; -1.375 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.073      ; 1.935      ;
; -1.368 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.651      ; 2.496      ;
; -1.357 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.046     ; 2.298      ;
; -1.341 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.651      ; 2.469      ;
; -1.338 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.244     ; 2.081      ;
; -1.333 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.030     ; 2.290      ;
; -1.331 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.001      ; 1.704      ;
; -1.328 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.030     ; 2.285      ;
; -1.320 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.651      ; 2.448      ;
; -1.317 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.651      ; 2.445      ;
; -1.315 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.244     ; 2.058      ;
; -1.299 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.849      ; 2.625      ;
; -1.292 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.073      ; 1.852      ;
; -1.290 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.244     ; 2.033      ;
; -1.287 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.215      ;
; -1.286 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.214      ;
; -1.279 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.115     ; 2.036      ;
; -1.278 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.206      ;
; -1.277 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.205      ;
; -1.275 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.203      ;
; -1.274 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.202      ;
; -1.269 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.651      ; 2.397      ;
; -1.269 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.046     ; 2.210      ;
; -1.261 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.115     ; 2.018      ;
; -1.255 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.183      ;
; -1.254 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.182      ;
; -1.252 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.115     ; 2.009      ;
; -1.248 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.849      ; 2.574      ;
; -1.243 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.171      ;
; -1.234 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.162      ;
; -1.231 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.566      ; 2.159      ;
; -1.229 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.115     ; 1.986      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.089 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.824      ; 3.852      ;
; -2.047 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.817      ; 3.803      ;
; -1.983 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.825      ; 3.747      ;
; -1.972 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.818      ; 3.729      ;
; -1.949 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.825      ; 3.713      ;
; -1.927 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.826      ; 3.692      ;
; -1.914 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.824      ; 3.677      ;
; -1.896 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.825      ; 3.660      ;
; -1.874 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.820      ; 3.633      ;
; -1.856 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.818      ; 3.613      ;
; -1.840 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.827      ; 3.606      ;
; -1.837 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.818      ; 3.594      ;
; -1.807 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.816      ; 3.562      ;
; -1.806 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.820      ; 3.565      ;
; -1.767 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.821      ; 3.527      ;
; -1.748 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.818      ; 3.505      ;
; -1.504 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.034     ; 2.457      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.471 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.422      ;
; -1.454 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.034     ; 2.407      ;
; -1.451 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.401      ;
; -1.434 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.034     ; 2.387      ;
; -1.401 ; x_sdram[0]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.351      ;
; -1.385 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.034     ; 2.338      ;
; -1.381 ; x_sdram[3]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.331      ;
; -1.370 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.034     ; 2.323      ;
; -1.366 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.034     ; 2.319      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.348 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.299      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.333 ; rd_addr[5]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.284      ;
; -1.332 ; x_sdram[2]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.282      ;
; -1.328 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.034     ; 2.281      ;
; -1.319 ; x_sdram[1]                                                                                                          ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.269      ;
; -1.317 ; x_sdram[7]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.267      ;
; -1.316 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.034     ; 2.269      ;
; -1.313 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.263      ;
; -1.300 ; x_sdram[0]                                                                                                          ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.250      ;
; -1.295 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.250      ; 2.532      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.289 ; rd_addr[2]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.240      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.276 ; rd_addr[3]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.227      ;
; -1.275 ; x_sdram[6]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.225      ;
; -1.263 ; x_sdram[4]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.213      ;
; -1.262 ; hellosoc_top:TFT|x_out[2]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; 0.378      ; 2.127      ;
; -1.257 ; rd_addr[9]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.208      ;
; -1.257 ; rd_addr[9]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.208      ;
; -1.257 ; rd_addr[9]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.208      ;
; -1.257 ; rd_addr[9]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.208      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.283 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.239      ;
; -1.281 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.237      ;
; -1.259 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.215      ;
; -1.257 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.213      ;
; -1.249 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.205      ;
; -1.247 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.203      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.174      ;
; -1.154 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.105      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.094      ;
; -1.136 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.087      ;
; -1.135 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.091      ;
; -1.133 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.089      ;
; -1.132 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.083      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.115 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.067      ;
; -1.111 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.062      ;
; -1.108 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.034     ; 2.061      ;
; -1.106 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.034     ; 2.059      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.100 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.052      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.051      ;
; -1.091 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.069 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.020      ;
; -1.066 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[9] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.017      ;
; -1.058 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.009      ;
; -1.054 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.010      ;
; -1.054 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.010      ;
; -1.054 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.010      ;
; -1.054 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.010      ;
; -1.054 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.010      ;
; -1.054 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.010      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.039 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.991      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.032 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.984      ;
; -1.030 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.986      ;
; -1.030 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.986      ;
; -1.030 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.986      ;
; -1.030 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.986      ;
; -1.030 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.986      ;
; -1.030 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.986      ;
; -1.027 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.978      ;
; -1.020 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.976      ;
; -1.020 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.976      ;
; -1.020 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.976      ;
; -1.020 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.976      ;
; -1.020 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.976      ;
; -1.020 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 1.976      ;
; -1.010 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 1.964      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.920 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.678     ; 1.229      ;
; -0.920 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.678     ; 1.229      ;
; -0.920 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.678     ; 1.229      ;
; -0.920 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.678     ; 1.229      ;
; -0.920 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.678     ; 1.229      ;
; 0.078  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.904      ;
; 0.133  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.849      ;
; 0.142  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.840      ;
; 0.146  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.836      ;
; 0.152  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.830      ;
; 0.165  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.817      ;
; 0.199  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.783      ;
; 0.201  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.781      ;
; 0.231  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.751      ;
; 0.233  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.025     ; 0.749      ;
; 0.437  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.548      ;
; 0.440  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.545      ;
; 0.442  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.543      ;
; 0.448  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.537      ;
; 0.608  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.377      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.499 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.027     ; 1.479      ;
; -0.498 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.027     ; 1.478      ;
; -0.477 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.082      ; 1.588      ;
; -0.477 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.082      ; 1.588      ;
; -0.476 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.105      ; 1.610      ;
; -0.476 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.105      ; 1.610      ;
; -0.475 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.085      ; 1.589      ;
; -0.474 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.108      ; 1.611      ;
; -0.464 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.100      ; 1.593      ;
; -0.464 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.100      ; 1.593      ;
; -0.462 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.103      ; 1.594      ;
; -0.462 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.090     ; 1.379      ;
; -0.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.107      ; 1.560      ;
; -0.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.107      ; 1.559      ;
; -0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.123     ; 1.319      ;
; -0.435 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.114      ; 1.578      ;
; -0.435 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.114      ; 1.578      ;
; -0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.090     ; 1.352      ;
; -0.434 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.419      ;
; -0.433 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.418      ;
; -0.433 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.117      ; 1.579      ;
; -0.429 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.272      ; 1.730      ;
; -0.429 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.272      ; 1.730      ;
; -0.427 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.275      ; 1.731      ;
; -0.409 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.044      ; 1.460      ;
; -0.408 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.123     ; 1.292      ;
; -0.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.107      ; 1.517      ;
; -0.402 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.107      ; 1.516      ;
; -0.397 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.031      ; 1.457      ;
; -0.397 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.034      ; 1.460      ;
; -0.397 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.031      ; 1.457      ;
; -0.395 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.024      ; 1.426      ;
; -0.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.054      ; 1.478      ;
; -0.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.054      ; 1.478      ;
; -0.394 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.082      ; 1.505      ;
; -0.394 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.085      ; 1.508      ;
; -0.394 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.082      ; 1.505      ;
; -0.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.057      ; 1.479      ;
; -0.390 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.105      ; 1.524      ;
; -0.390 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.108      ; 1.527      ;
; -0.390 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.105      ; 1.524      ;
; -0.389 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.010      ; 1.406      ;
; -0.383 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.049      ; 1.461      ;
; -0.383 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.049      ; 1.461      ;
; -0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.044      ; 1.433      ;
; -0.381 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.052      ; 1.462      ;
; -0.379 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.010      ; 1.396      ;
; -0.378 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.100      ; 1.507      ;
; -0.378 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.103      ; 1.510      ;
; -0.378 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.100      ; 1.507      ;
; -0.366 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.044      ; 1.417      ;
; -0.364 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.349      ;
; -0.363 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.007      ; 1.399      ;
; -0.363 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.010      ; 1.402      ;
; -0.363 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.007      ; 1.399      ;
; -0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.030      ; 1.418      ;
; -0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.033      ; 1.421      ;
; -0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.030      ; 1.418      ;
; -0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.008      ; 1.373      ;
; -0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.063      ; 1.449      ;
; -0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.066      ; 1.452      ;
; -0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.063      ; 1.449      ;
; -0.354 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.114      ; 1.497      ;
; -0.354 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.117      ; 1.500      ;
; -0.354 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.114      ; 1.497      ;
; -0.349 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.230      ; 1.608      ;
; -0.349 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.230      ; 1.608      ;
; -0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.221      ; 1.598      ;
; -0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.221      ; 1.598      ;
; -0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.025      ; 1.401      ;
; -0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.028      ; 1.404      ;
; -0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.025      ; 1.401      ;
; -0.347 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.233      ; 1.609      ;
; -0.346 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.224      ; 1.599      ;
; -0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.024     ; 1.325      ;
; -0.339 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.044      ; 1.390      ;
; -0.334 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.272      ; 1.635      ;
; -0.334 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.272      ; 1.635      ;
; -0.332 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.275      ; 1.636      ;
; -0.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.039      ; 1.391      ;
; -0.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.042      ; 1.394      ;
; -0.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.039      ; 1.391      ;
; -0.320 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.010      ; 1.337      ;
; -0.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.120     ; 1.207      ;
; -0.317 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.123     ; 1.201      ;
; -0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.027     ; 1.294      ;
; -0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 1.538      ;
; -0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.197      ; 1.538      ;
; -0.310 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.200      ; 1.539      ;
; -0.309 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.294      ;
; -0.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.022     ; 1.293      ;
; -0.306 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.024     ; 1.289      ;
; -0.305 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.111      ; 1.445      ;
; -0.305 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.111      ; 1.445      ;
; -0.303 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.114      ; 1.446      ;
; -0.300 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.024      ; 1.331      ;
; -0.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.123     ; 1.182      ;
; -0.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; -0.074     ; 1.231      ;
; -0.292 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.093      ; 1.392      ;
; -0.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 1.000        ; 0.024      ; 1.322      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 35.759 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 4.012      ;
; 35.801 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.970      ;
; 35.827 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.944      ;
; 35.993 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.778      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 35.996 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.775      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.002 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.760      ;
; 36.004 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.767      ;
; 36.031 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.740      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.214     ; 3.726      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.214     ; 3.726      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.214     ; 3.726      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.214     ; 3.726      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.214     ; 3.726      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.214     ; 3.726      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.214     ; 3.726      ;
; 36.089 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.682      ;
; 36.101 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 3.670      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.267 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.498      ;
; 36.433 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.215     ; 3.339      ;
; 36.433 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.215     ; 3.339      ;
; 36.433 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.215     ; 3.339      ;
; 36.433 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.215     ; 3.339      ;
; 36.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.214     ; 3.312      ;
; 36.921 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 2.850      ;
; 36.922 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 2.849      ;
; 37.008 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.931      ;
; 37.079 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.216     ; 2.692      ;
; 37.105 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 2.834      ;
; 37.211 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.723      ;
; 37.214 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 2.714      ;
; 37.226 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 2.702      ;
; 37.230 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 2.698      ;
; 37.236 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.720      ;
; 37.239 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.711      ;
; 37.240 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.716      ;
; 37.243 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.707      ;
; 37.251 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.699      ;
; 37.255 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.695      ;
; 37.255 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.695      ;
; 37.255 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.695      ;
; 37.259 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.691      ;
; 37.292 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.642      ;
; 37.317 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.639      ;
; 37.321 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.031     ; 2.635      ;
; 37.335 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.615      ;
; 37.351 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]                                                                                ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.599      ;
; 37.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.579      ;
; 37.375 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.575      ;
; 37.376 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.574      ;
; 37.377 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.573      ;
; 37.377 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 2.551      ;
; 37.377 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.570      ;
; 37.378 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.572      ;
; 37.378 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.566      ;
; 37.379 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.574      ;
; 37.379 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.565      ;
; 37.380 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.564      ;
; 37.381 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.563      ;
; 37.382 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.552      ;
; 37.382 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.565      ;
; 37.383 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.567      ;
; 37.383 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.567      ;
; 37.385 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.565      ;
; 37.386 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 2.564      ;
; 37.386 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 2.548      ;
; 37.386 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.558      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.094 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.295      ; 0.493      ;
; 0.117 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.373      ; 0.594      ;
; 0.132 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.373      ; 0.609      ;
; 0.144 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.419      ; 0.667      ;
; 0.145 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.373      ; 0.622      ;
; 0.168 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.373      ; 0.645      ;
; 0.186 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.174      ; 0.464      ;
; 0.188 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.191      ; 0.483      ;
; 0.189 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.223      ; 0.516      ;
; 0.194 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.174      ; 0.472      ;
; 0.196 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.329      ; 0.629      ;
; 0.198 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.298      ; 0.600      ;
; 0.199 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.191      ; 0.494      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.329      ; 0.637      ;
; 0.208 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.314      ;
; 0.231 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.164      ; 0.499      ;
; 0.233 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.119      ; 0.436      ;
; 0.238 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.119      ; 0.441      ;
; 0.244 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.249      ; 0.577      ;
; 0.247 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.264      ; 0.615      ;
; 0.249 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.008     ; 0.325      ;
; 0.252 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.409      ;
; 0.255 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.008     ; 0.331      ;
; 0.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.008     ; 0.332      ;
; 0.258 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.387      ; 0.749      ;
; 0.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.284      ; 0.650      ;
; 0.268 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.288      ; 0.660      ;
; 0.272 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.387      ; 0.763      ;
; 0.276 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.346      ; 0.726      ;
; 0.283 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.102      ; 0.489      ;
; 0.285 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.099      ; 0.488      ;
; 0.286 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.289      ; 0.679      ;
; 0.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.191      ; 0.586      ;
; 0.293 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.400      ;
; 0.294 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.400      ;
; 0.295 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.401      ;
; 0.295 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.191      ; 0.590      ;
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.358      ; 0.763      ;
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.068      ; 0.473      ;
; 0.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.068      ; 0.480      ;
; 0.309 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.358      ; 0.771      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.358      ; 0.773      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.358      ; 0.774      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.088      ; 0.506      ;
; 0.315 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.281      ; 0.700      ;
; 0.321 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.478      ;
; 0.321 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.619      ;
; 0.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.480      ;
; 0.323 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.050      ; 0.477      ;
; 0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.281      ; 0.713      ;
; 0.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.315      ; 0.751      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.462      ; 0.899      ;
; 0.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.491      ;
; 0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.169      ; 0.589      ;
; 0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.052      ; 0.472      ;
; 0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.442      ;
; 0.336 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.050      ; 0.490      ;
; 0.340 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.167      ; 0.611      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.281      ; 0.727      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.281      ; 0.727      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.500      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.501      ;
; 0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.506      ;
; 0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.315      ; 0.768      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.008     ; 0.427      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.508      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.180      ; 0.635      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.315      ; 0.775      ;
; 0.363 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.169      ; 0.616      ;
; 0.364 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.470      ;
; 0.364 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.059     ; 0.389      ;
; 0.367 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.074      ; 0.525      ;
; 0.369 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.475      ;
; 0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.185      ; 0.661      ;
; 0.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.160      ; 0.638      ;
; 0.380 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.315      ; 0.799      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.539      ;
; 0.390 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.133      ; 0.627      ;
; 0.394 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.090      ; 0.568      ;
; 0.397 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.073      ; 0.554      ;
; 0.402 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.123      ; 0.609      ;
; 0.402 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.153      ; 0.659      ;
; 0.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.123      ; 0.610      ;
; 0.411 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.123      ; 0.618      ;
; 0.412 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.088      ; 0.584      ;
; 0.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.158      ; 0.678      ;
; 0.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.102      ; 0.622      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; TOP:neiroset|memorywork:block|dw[34]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.469      ;
; 0.144 ; TOP:neiroset|memorywork:block|dw[91]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.469      ;
; 0.145 ; TOP:neiroset|conv_TOP:conv|res1[0]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.223      ; 0.472      ;
; 0.145 ; TOP:neiroset|memorywork:block|dw[25]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; TOP:neiroset|memorywork:block|dw[86]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.471      ;
; 0.145 ; TOP:neiroset|memorywork:block|dw[32]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; TOP:neiroset|conv_TOP:conv|res1[2]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.471      ;
; 0.147 ; TOP:neiroset|memorywork:block|dw[36]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; TOP:neiroset|memorywork:block|dw[80]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; TOP:neiroset|memorywork:block|dw[33]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; TOP:neiroset|memorywork:block|dw[42]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.474      ;
; 0.148 ; TOP:neiroset|memorywork:block|dw[45]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; TOP:neiroset|memorywork:block|dw[46]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.474      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[89]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[94]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[0]            ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.474      ;
; 0.150 ; TOP:neiroset|memorywork:block|dw[49]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; TOP:neiroset|memorywork:block|dw[30]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; TOP:neiroset|memorywork:block|dw[44]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; TOP:neiroset|memorywork:block|dw[47]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; TOP:neiroset|memorywork:block|dw[11]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; TOP:neiroset|memorywork:block|dw[12]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; TOP:neiroset|memorywork:block|dw[50]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; TOP:neiroset|memorywork:block|dw[14]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.477      ;
; 0.154 ; TOP:neiroset|memorywork:block|dw[38]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; TOP:neiroset|memorywork:block|dw[48]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; TOP:neiroset|conv_TOP:conv|res1[3]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.480      ;
; 0.155 ; TOP:neiroset|memorywork:block|dw[39]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; TOP:neiroset|memorywork:block|dw[37]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.481      ;
; 0.158 ; TOP:neiroset|memorywork:block|dw[13]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; TOP:neiroset|memorywork:block|dw[29]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.483      ;
; 0.158 ; TOP:neiroset|conv_TOP:conv|write_addresstp[1]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a20~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.484      ;
; 0.159 ; TOP:neiroset|conv_TOP:conv|write_addresstp[1]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a12~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; TOP:neiroset|memorywork:block|dw[35]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.485      ;
; 0.162 ; TOP:neiroset|conv_TOP:conv|res1[15]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; TOP:neiroset|memorywork:block|dw[1]            ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; TOP:neiroset|memorywork:block|dw[31]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.487      ;
; 0.163 ; TOP:neiroset|memorywork:block|dw[40]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; TOP:neiroset|conv_TOP:conv|write_addresstp[10] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a12~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.487      ;
; 0.164 ; TOP:neiroset|memorywork:block|dw[93]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; TOP:neiroset|memorywork:block|dw[88]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.490      ;
; 0.168 ; TOP:neiroset|memorywork:block|dw[92]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.493      ;
; 0.171 ; TOP:neiroset|conv_TOP:conv|write_addresstp[5]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a12~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.495      ;
; 0.172 ; TOP:neiroset|memorywork:block|dw[90]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; TOP:neiroset|conv_TOP:conv|write_addresstp[0]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a12~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.496      ;
; 0.172 ; TOP:neiroset|memorywork:block|addrw[1]         ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.215      ; 0.491      ;
; 0.173 ; TOP:neiroset|conv_TOP:conv|write_addresstp[3]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a12~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.497      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[55]         ; TOP:neiroset|memorywork:block|buff[55]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[56]         ; TOP:neiroset|memorywork:block|buff[56]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[57]         ; TOP:neiroset|memorywork:block|buff[57]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[59]         ; TOP:neiroset|memorywork:block|buff[59]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[66]         ; TOP:neiroset|memorywork:block|buff[66]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[67]         ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[68]         ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[69]         ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[70]         ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[60]         ; TOP:neiroset|memorywork:block|buff[60]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[71]         ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[72]         ; TOP:neiroset|memorywork:block|buff[72]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[74]         ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[75]         ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[14]         ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|result:result|RESULT[0]           ; TOP:neiroset|result:result|RESULT[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|result:result|marker[2]           ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|result:result|STOP                ; TOP:neiroset|result:result|STOP                                                                                ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|result:result|marker[1]           ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[51]         ; TOP:neiroset|memorywork:block|buff[51]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[53]         ; TOP:neiroset|memorywork:block|buff[53]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[54]         ; TOP:neiroset|memorywork:block|buff[54]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[58]         ; TOP:neiroset|memorywork:block|buff[58]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[95]         ; TOP:neiroset|memorywork:block|buff[95]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[97]         ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[98]         ; TOP:neiroset|memorywork:block|buff[98]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[4]          ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[5]          ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[6]          ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[7]          ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[8]          ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[9]          ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[10]         ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[61]         ; TOP:neiroset|memorywork:block|buff[61]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[62]         ; TOP:neiroset|memorywork:block|buff[62]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[63]         ; TOP:neiroset|memorywork:block|buff[63]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[64]         ; TOP:neiroset|memorywork:block|buff[64]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[65]         ; TOP:neiroset|memorywork:block|buff[65]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[73]         ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[76]         ; TOP:neiroset|memorywork:block|buff[76]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[33]         ; TOP:neiroset|memorywork:block|buff[33]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[34]         ; TOP:neiroset|memorywork:block|buff[34]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[35]         ; TOP:neiroset|memorywork:block|buff[35]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[36]         ; TOP:neiroset|memorywork:block|buff[36]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[37]         ; TOP:neiroset|memorywork:block|buff[37]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[38]         ; TOP:neiroset|memorywork:block|buff[38]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[39]         ; TOP:neiroset|memorywork:block|buff[39]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[40]         ; TOP:neiroset|memorywork:block|buff[40]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[41]         ; TOP:neiroset|memorywork:block|buff[41]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[77]         ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[78]         ; TOP:neiroset|memorywork:block|buff[78]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[79]         ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[80]         ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.162 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.478      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.497      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.215      ; 0.499      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.506      ;
; 0.192 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.508      ;
; 0.193 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.513      ;
; 0.195 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.317      ;
; 0.204 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.549      ;
; 0.204 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.549      ;
; 0.205 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.327      ;
; 0.213 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.211      ; 0.528      ;
; 0.219 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.341      ;
; 0.221 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.208      ; 0.533      ;
; 0.274 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.396      ;
; 0.275 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.620      ;
; 0.275 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.620      ;
; 0.276 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.621      ;
; 0.276 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.398      ;
; 0.284 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.629      ;
; 0.287 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.632      ;
; 0.291 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.636      ;
; 0.291 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.636      ;
; 0.291 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 0.850      ; 0.745      ;
; 0.293 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 0.850      ; 0.747      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.296 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.712      ; 1.112      ;
; 0.298 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.419      ;
; 0.306 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.426      ;
; 0.308 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.434      ;
; 0.316 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.438      ;
; 0.319 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.442      ;
; 0.320 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.442      ;
; 0.321 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.443      ;
; 0.323 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.443      ;
; 0.329 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[0]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.711      ; 1.144      ;
; 0.331 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.676      ;
; 0.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.211      ; 0.655      ;
; 0.342 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_we_reg       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.029      ; 0.995      ;
; 0.366 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[0]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.488      ;
; 0.370 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.003      ; 0.477      ;
; 0.374 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.494      ;
; 0.376 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.498      ;
; 0.376 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.498      ;
; 0.386 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.003      ; 0.493      ;
; 0.392 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.003      ; 0.499      ;
; 0.394 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.003      ; 0.501      ;
; 0.396 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.255      ; 0.735      ;
; 0.397 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.519      ;
; 0.401 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.711      ; 1.216      ;
; 0.401 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[9]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.711      ; 1.216      ;
; 0.402 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.003      ; 0.509      ;
; 0.402 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.524      ;
; 0.408 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.003      ; 0.515      ;
; 0.421 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.545      ;
; 0.423 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.040      ; 0.547      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.046      ; 0.307      ;
; 0.179 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.178      ; 0.461      ;
; 0.186 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.314      ;
; 0.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.246      ; 0.538      ;
; 0.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.246      ; 0.538      ;
; 0.209 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.329      ;
; 0.222 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.178      ; 0.504      ;
; 0.250 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.371      ;
; 0.265 ; GO_NEIROSET                                                                                                                       ; start_gray                                                                                                                                      ; clk50                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.461      ; 0.840      ;
; 0.266 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[2]                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.235      ; 0.585      ;
; 0.267 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.389      ;
; 0.274 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.246      ; 0.606      ;
; 0.276 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.397      ;
; 0.278 ; x_gray[2]                                                                                                                         ; x_gray[3]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.235      ; 0.597      ;
; 0.279 ; x_gray[6]                                                                                                                         ; x_gray[7]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.235      ; 0.598      ;
; 0.279 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.246      ; 0.609      ;
; 0.281 ; x_gray[2]                                                                                                                         ; x_gray[4]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.235      ; 0.600      ;
; 0.285 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_3_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_26_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_25_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_19_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_15_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.177      ; 0.460      ;
; 0.187 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.196 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.515      ;
; 0.203 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.520      ;
; 0.205 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.325      ;
; 0.224 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.177      ; 0.505      ;
; 0.282 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.402      ;
; 0.284 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.309      ; 0.707      ;
; 0.287 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.407      ;
; 0.292 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.412      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.433      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.426      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.438      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.432      ;
; 0.314 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.287      ; 0.717      ;
; 0.318 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.178      ; 0.600      ;
; 0.318 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.438      ;
; 0.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.440      ;
; 0.324 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.443      ;
; 0.326 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.446      ;
; 0.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.449      ;
; 0.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.452      ;
; 0.339 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[6]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.306      ; 0.759      ;
; 0.340 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.657      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.178      ; 0.633      ;
; 0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.675      ;
; 0.362 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.647      ;
; 0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.175      ; 0.648      ;
; 0.371 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.688      ;
; 0.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.691      ;
; 0.375 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.495      ;
; 0.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[3]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.287      ; 0.779      ;
; 0.383 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.180      ; 0.667      ;
; 0.384 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.504      ;
; 0.385 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.513      ;
; 0.385 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.702      ;
; 0.386 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.305      ; 0.805      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.704      ;
; 0.390 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.707      ;
; 0.392 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.709      ;
; 0.394 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.153     ; 0.325      ;
; 0.394 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.514      ;
; 0.394 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.514      ;
; 0.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.523      ;
; 0.398 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.526      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[4]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.306      ; 0.819      ;
; 0.400 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[7]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.305      ; 0.819      ;
; 0.402 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.153     ; 0.333      ;
; 0.414 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.534      ;
; 0.414 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.233      ; 0.731      ;
; 0.420 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.548      ;
; 0.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[9]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.308      ; 0.844      ;
; 0.425 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.553      ;
; 0.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.559      ;
; 0.441 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.561      ;
; 0.443 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.563      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.185 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.314      ;
; 0.428 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.775      ; 0.817      ;
; 0.444 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.775      ; 0.833      ;
; 0.445 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.566      ;
; 0.490 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.612      ;
; 0.512 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.032      ; 0.628      ;
; 0.525 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.043      ; 0.652      ;
; 0.685 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.807      ;
; 0.708 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.032      ; 0.824      ;
; 0.711 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.833      ;
; 0.727 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.777      ; 1.118      ;
; 0.746 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.867      ;
; 0.757 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.775      ; 1.146      ;
; 0.783 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.777      ; 1.174      ;
; 0.794 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.775      ; 1.183      ;
; 0.885 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.032      ; 1.001      ;
; 0.905 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.026      ;
; 0.910 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 1.030      ;
; 0.937 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.032      ; 1.053      ;
; 0.949 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.777      ; 1.340      ;
; 0.949 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 1.071      ;
; 0.960 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.081      ;
; 0.961 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 1.081      ;
; 0.963 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.032      ; 1.079      ;
; 0.969 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 1.089      ;
; 0.970 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.777      ; 1.361      ;
; 0.975 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.777      ; 1.366      ;
; 1.003 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.777      ; 1.394      ;
; 1.011 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.783      ; 1.408      ;
; 1.037 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.783      ; 1.434      ;
; 1.055 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.032      ; 1.171      ;
; 1.065 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.783      ; 1.462      ;
; 1.071 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.250      ; 1.405      ;
; 1.072 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 1.675      ;
; 1.091 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.783      ; 1.488      ;
; 1.099 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.244      ; 1.427      ;
; 1.104 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.225      ;
; 1.126 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.043      ; 1.253      ;
; 1.128 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.524      ;
; 1.146 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.542      ;
; 1.146 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.043      ; 1.273      ;
; 1.148 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 1.751      ;
; 1.156 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.277      ;
; 1.167 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.563      ;
; 1.171 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.043      ; 1.298      ;
; 1.172 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.568      ;
; 1.172 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.568      ;
; 1.172 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.293      ;
; 1.181 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.783      ; 1.578      ;
; 1.193 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.018     ; 1.052      ;
; 1.204 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.600      ;
; 1.220 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.244      ; 1.548      ;
; 1.233 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 1.836      ;
; 1.240 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.783      ; 1.637      ;
; 1.248 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.644      ;
; 1.252 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.373      ;
; 1.255 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.250      ; 1.589      ;
; 1.256 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.788      ; 1.658      ;
; 1.258 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.166     ; 1.176      ;
; 1.268 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 1.871      ;
; 1.278 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.244      ; 1.606      ;
; 1.290 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.686      ;
; 1.310 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.788      ; 1.712      ;
; 1.328 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.166     ; 1.246      ;
; 1.339 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.735      ;
; 1.344 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 1.947      ;
; 1.354 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 1.957      ;
; 1.357 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.152      ; 1.113      ;
; 1.358 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.166     ; 1.276      ;
; 1.378 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.788      ; 1.780      ;
; 1.383 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.152      ; 1.139      ;
; 1.397 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.995      ; 2.006      ;
; 1.403 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.024     ; 1.256      ;
; 1.422 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.152      ; 1.178      ;
; 1.423 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.544      ;
; 1.432 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.244      ; 1.760      ;
; 1.437 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.788      ; 1.839      ;
; 1.445 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.024     ; 1.298      ;
; 1.448 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.152      ; 1.204      ;
; 1.451 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.995      ; 2.060      ;
; 1.452 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.166     ; 1.370      ;
; 1.456 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.046      ; 1.586      ;
; 1.460 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.018     ; 1.319      ;
; 1.462 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.721      ; 1.590      ;
; 1.470 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.018     ; 1.329      ;
; 1.471 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.721      ; 1.599      ;
; 1.476 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.018     ; 1.335      ;
; 1.477 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.721      ; 1.605      ;
; 1.490 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.024     ; 1.343      ;
; 1.497 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.788      ; 1.899      ;
; 1.504 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.024     ; 1.357      ;
; 1.506 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.995      ; 2.115      ;
; 1.506 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.024     ; 1.359      ;
; 1.511 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.024     ; 1.364      ;
; 1.519 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.727      ; 1.653      ;
; 1.525 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.161     ; 1.448      ;
; 1.535 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.152      ; 1.291      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.198 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.239 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.359      ;
; 0.298 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.309 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.316 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.328 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.447      ;
; 0.332 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.337 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.458      ;
; 0.402 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.523      ;
; 0.447 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.453 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.456 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.476 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.491 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.611      ;
; 0.492 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.613      ;
; 0.502 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.623      ;
; 0.510 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.522 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.653      ;
; 0.543 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.568 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.689      ;
; 0.576 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.579 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.584 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.705      ;
; 0.588 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.593 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.597 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.140     ; 0.541      ;
; 0.604 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.608 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.727      ;
; 0.611 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.732      ;
; 0.627 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.748      ;
; 0.631 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.755      ;
; 0.633 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.753      ;
; 0.634 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.754      ;
; 0.637 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.758      ;
; 0.642 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.642 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.645 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.765      ;
; 0.648 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.766      ;
; 0.654 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.656 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.776      ;
; 0.657 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.777      ;
; 0.660 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.785      ;
; 0.676 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.798      ;
; 0.685 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.802      ;
; 0.690 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.807      ;
; 0.693 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.810      ;
; 0.700 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.821      ;
; 0.708 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.828      ;
; 0.719 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.025      ;
; 0.720 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.736 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.854      ;
; 0.747 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.867      ;
; 0.749 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.867      ;
; 0.755 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.875      ;
; 0.755 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.875      ;
; 0.764 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.886      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.208 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.212 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.333      ;
; 0.222 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.257 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.271 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.274 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.281 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.289 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.410      ;
; 0.310 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.323 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.327 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.448      ;
; 0.335 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.338 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.340 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.461      ;
; 0.349 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.352 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.353 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.357 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.478      ;
; 0.360 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.360 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.480      ;
; 0.361 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.481      ;
; 0.369 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.490      ;
; 0.369 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.871      ;
; 0.370 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.491      ;
; 0.370 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.872      ;
; 0.371 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.376 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.496      ;
; 0.380 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.500      ;
; 0.384 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.504      ;
; 0.388 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.694      ;
; 0.389 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.695      ;
; 0.397 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.703      ;
; 0.398 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.704      ;
; 0.410 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.532      ;
; 0.410 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.017      ; 0.716      ;
; 0.416 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.537      ;
; 0.424 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.545      ;
; 0.426 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.546      ;
; 0.433 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.029      ; 0.546      ;
; 0.441 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.568      ;
; 0.442 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.569      ;
; 0.444 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.946      ;
; 0.445 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.572      ;
; 0.453 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.456 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[23]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.461 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.473 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.476 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.490 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.611      ;
; 0.491 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[1]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.605      ;
; 0.492 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.613      ;
; 0.493 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.607      ;
; 0.493 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.614      ;
; 0.495 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.616      ;
; 0.496 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.617      ;
; 0.502 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.622      ;
; 0.507 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[5] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.509 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.519 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.021      ;
; 0.520 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.536 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.657      ;
; 0.539 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.653      ;
; 0.539 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.543 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[1]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.657      ;
; 0.545 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.659      ;
; 0.548 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.663      ;
; 0.550 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.665      ;
; 0.551 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.666      ;
; 0.553 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.668      ;
; 0.558 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.679      ;
; 0.559 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.680      ;
; 0.561 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.682      ;
; 0.594 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.708      ;
; 0.595 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.709      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.509      ;
; 0.193 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.317      ;
; 0.198 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.319      ;
; 0.205 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.215 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.335      ;
; 0.217 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.338      ;
; 0.262 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[6]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.267 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.272 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.395      ;
; 0.282 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.405      ;
; 0.293 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.301 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.422      ;
; 0.304 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.307 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.311 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.635      ;
; 0.317 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.440      ;
; 0.323 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.643      ;
; 0.327 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.647      ;
; 0.330 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.650      ;
; 0.332 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.453      ;
; 0.334 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.455      ;
; 0.335 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_address[1]                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_address[0]                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.216      ; 0.656      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.211 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.317      ;
; 0.313 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.419      ;
; 0.320 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.426      ;
; 0.324 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.430      ;
; 0.459 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.568      ;
; 0.466 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.575      ;
; 0.468 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.577      ;
; 0.468 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.577      ;
; 0.471 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.580      ;
; 0.471 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.580      ;
; 0.529 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.638      ;
; 0.532 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.641      ;
; 0.534 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.643      ;
; 0.537 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.025      ; 0.646      ;
; 1.518 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.598     ; 1.024      ;
; 1.518 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.598     ; 1.024      ;
; 1.518 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.598     ; 1.024      ;
; 1.518 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.598     ; 1.024      ;
; 1.518 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.598     ; 1.024      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.331 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.387      ; 3.823      ;
; 0.344 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.363      ; 3.812      ;
; 0.346 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.385      ; 3.836      ;
; 0.350 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.388      ; 3.843      ;
; 0.357 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.365      ; 3.827      ;
; 0.364 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.344      ; 3.813      ;
; 0.372 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.383      ; 3.860      ;
; 0.382 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.399      ; 3.886      ;
; 0.396 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.385      ; 3.886      ;
; 0.406 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.424      ; 3.935      ;
; 0.413 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.424      ; 3.942      ;
; 0.419 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.365      ; 3.889      ;
; 0.419 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.388      ; 3.912      ;
; 0.443 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.424      ; 3.972      ;
; 0.448 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.441      ; 3.994      ;
; 0.450 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.375      ; 3.930      ;
; 0.457 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.397      ; 3.959      ;
; 0.460 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.356      ; 3.921      ;
; 0.461 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.400      ; 3.966      ;
; 0.468 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.377      ; 3.950      ;
; 0.470 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.377      ; 3.952      ;
; 0.470 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.400      ; 3.975      ;
; 0.479 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.436      ; 4.020      ;
; 0.483 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.395      ; 3.983      ;
; 0.490 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.424      ; 4.019      ;
; 0.497 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.436      ; 4.038      ;
; 0.501 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.397      ; 4.003      ;
; 0.503 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.382      ; 3.990      ;
; 0.506 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.436      ; 4.047      ;
; 0.510 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.341      ; 3.956      ;
; 0.521 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.889      ; 3.420      ;
; 0.523 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.911      ; 3.444      ;
; 0.525 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.913      ; 3.448      ;
; 0.526 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.345      ; 3.976      ;
; 0.527 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.911      ; 3.448      ;
; 0.527 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.914      ; 3.451      ;
; 0.534 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.435      ;
; 0.534 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.435      ;
; 0.535 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.870      ; 3.415      ;
; 0.536 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.496      ;
; 0.549 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.909      ; 3.468      ;
; 0.554 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.514      ;
; 0.555 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.913      ; 3.478      ;
; 0.559 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.436      ; 4.100      ;
; 0.559 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.453      ; 4.117      ;
; 0.561 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.462      ;
; 0.565 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.911      ; 3.486      ;
; 0.570 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.530      ;
; 0.571 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.914      ; 3.495      ;
; 0.573 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.911      ; 3.494      ;
; 0.583 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.543      ;
; 0.584 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.913      ; 3.507      ;
; 0.593 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.870      ; 3.473      ;
; 0.600 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.560      ;
; 0.607 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.394      ; 4.106      ;
; 0.614 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.357      ; 4.076      ;
; 0.620 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.580      ;
; 0.621 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.353      ; 4.079      ;
; 0.623 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.914      ; 3.547      ;
; 0.624 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.967      ; 3.601      ;
; 0.624 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.909      ; 3.543      ;
; 0.625 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.967      ; 3.602      ;
; 0.638 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.598      ;
; 0.652 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.889      ; 3.551      ;
; 0.664 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.908      ; 3.582      ;
; 0.667 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.627      ;
; 0.671 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.913      ; 3.594      ;
; 0.672 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.889      ; 3.571      ;
; 0.672 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.914      ; 3.596      ;
; 0.680 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.908      ; 3.598      ;
; 0.684 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.889      ; 3.583      ;
; 0.684 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.914      ; 3.608      ;
; 0.686 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.911      ; 3.607      ;
; 0.687 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.867      ; 3.564      ;
; 0.690 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.914      ; 3.614      ;
; 0.692 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.593      ;
; 0.697 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.598      ;
; 0.704 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.870      ; 3.584      ;
; 0.712 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.909      ; 3.631      ;
; 0.724 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.684      ;
; 0.736 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.911      ; 3.657      ;
; 0.738 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.870      ; 3.618      ;
; 0.740 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.914      ; 3.664      ;
; 0.744 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.911      ; 3.665      ;
; 0.746 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.706      ;
; 0.753 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.713      ;
; 0.755 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.656      ;
; 0.757 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.658      ;
; 0.759 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.914      ; 3.683      ;
; 0.759 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.660      ;
; 0.761 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.721      ;
; 0.770 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.967      ; 3.747      ;
; 0.770 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.909      ; 3.689      ;
; 0.778 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.911      ; 3.699      ;
; 0.783 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.743      ;
; 0.783 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.867      ; 3.660      ;
; 0.788 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.967      ; 3.765      ;
; 0.799 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.399      ; 3.823      ;
; 0.811 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.950      ; 3.771      ;
; 0.812 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.375      ; 3.812      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -0.440 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.572      ; 1.374      ;
; -0.440 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.572      ; 1.374      ;
; -0.440 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.572      ; 1.374      ;
; -0.440 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.572      ; 1.374      ;
; -0.440 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.572      ; 1.374      ;
; -0.337 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.637      ; 1.451      ;
; -0.278 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.644      ; 1.399      ;
; -0.278 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.644      ; 1.399      ;
; -0.278 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.644      ; 1.399      ;
; -0.269 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.637      ; 1.383      ;
; -0.246 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.650      ; 1.373      ;
; -0.246 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.650      ; 1.373      ;
; -0.246 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.650      ; 1.373      ;
; -0.188 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.848      ; 1.513      ;
; -0.188 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.848      ; 1.513      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.687 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.994      ; 1.295      ;
; 0.687 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.994      ; 1.295      ;
; 0.761 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.787      ; 1.162      ;
; 0.761 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.787      ; 1.162      ;
; 0.761 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.787      ; 1.162      ;
; 0.788 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.184      ;
; 0.788 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.184      ;
; 0.788 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.782      ; 1.184      ;
; 0.790 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.774      ; 1.178      ;
; 0.833 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.774      ; 1.221      ;
; 1.068 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.726      ; 1.201      ;
; 1.068 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.726      ; 1.201      ;
; 1.068 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.726      ; 1.201      ;
; 1.068 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.726      ; 1.201      ;
; 1.068 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.726      ; 1.201      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.729 ns




+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -18.637    ; 0.094 ; -1.323   ; 0.687   ; -3.000              ;
;  PCLK_cam                                                    ; -1.740     ; 0.094 ; N/A      ; N/A     ; -3.000              ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -4.776     ; 0.185 ; -1.323   ; 0.687   ; -2.484              ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -5.880     ; 0.331 ; N/A      ; N/A     ; -0.401              ;
;  TOP:neiroset|nextstep                                       ; -2.407     ; 0.211 ; N/A      ; N/A     ; -1.000              ;
;  clk50                                                       ; -18.637    ; 0.144 ; N/A      ; N/A     ; 9.206               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -6.275     ; 0.177 ; N/A      ; N/A     ; -2.174              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.839     ; 0.186 ; N/A      ; N/A     ; 3.240               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -10.438    ; 0.186 ; N/A      ; N/A     ; 4.743               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.129     ; 0.186 ; N/A      ; N/A     ; 19.743              ;
;  sdram_controller:SDRAM|busy                                 ; -3.015     ; 0.179 ; N/A      ; N/A     ; -2.174              ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -3.431     ; 0.162 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS                                              ; -10185.745 ; 0.0   ; -16.591  ; 0.0     ; -1119.019           ;
;  PCLK_cam                                                    ; -88.081    ; 0.000 ; N/A      ; N/A     ; -119.176            ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -62.537    ; 0.000 ; -16.591  ; 0.000   ; -24.420             ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -95.956    ; 0.000 ; N/A      ; N/A     ; -23.895             ;
;  TOP:neiroset|nextstep                                       ; -12.035    ; 0.000 ; N/A      ; N/A     ; -5.000              ;
;  clk50                                                       ; -6362.731  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2880.891  ; 0.000 ; N/A      ; N/A     ; -659.176            ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -138.809   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -83.296    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sdram_controller:SDRAM|busy                                 ; -232.526   ; 0.000 ; N/A      ; N/A     ; -152.176            ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -228.883   ; 0.000 ; N/A      ; N/A     ; -135.176            ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; XCLK_cam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; res_cam       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; on_off_cam    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sioc          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siod          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Cke           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sck       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_dc        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_reset     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_cs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; start_gray_kn           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VSYNC_cam               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tft_sdo                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCLK_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HREF_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42319277     ; 42319277 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 782227       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 285884       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 577          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 25           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 171          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 30638        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2474         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42319277     ; 42319277 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 782227       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 285884       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 577          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 25           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 171          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 30638        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2474         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                       ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Removal Transfers                                                                        ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 1027  ; 1027 ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 220   ; 220  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; PCLK_cam                                                    ; PCLK_cam                                                    ; Base      ; Constrained ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; Constrained ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; Constrained ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; Base      ; Constrained ;
; clk50                                                       ; clk50                                                       ; Base      ; Constrained ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; Base      ; Constrained ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Nov 29 17:38:06 2020
Info: Command: quartus_sta cam_proj -c cam_proj
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_kul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_p0o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: D:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50 clk50
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|rd_ready_r sdram_controller:SDRAM|rd_ready_r
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|busy sdram_controller:SDRAM|busy
    Info (332105): create_clock -period 1.000 -name PCLK_cam PCLK_cam
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|conv_TOP:conv|STOP TOP:neiroset|conv_TOP:conv|STOP
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|nextstep TOP:neiroset|nextstep
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|memorywork:block|step[0] TOP:neiroset|memorywork:block|step[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.637           -6362.731 clk50 
    Info (332119):   -10.438             -83.296 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -6.275           -2880.891 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.880             -95.956 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -4.776             -62.537 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -3.839            -138.809 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.431            -228.883 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -3.015            -232.526 sdram_controller:SDRAM|busy 
    Info (332119):    -2.407             -12.035 TOP:neiroset|nextstep 
    Info (332119):    -1.740             -88.081 PCLK_cam 
    Info (332119):    32.129               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.208               0.000 PCLK_cam 
    Info (332119):     0.302               0.000 clk50 
    Info (332119):     0.305               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.341               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.342               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.356               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.357               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.358               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.519               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -1.323
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.323             -16.591 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.225               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.176 PCLK_cam 
    Info (332119):    -2.484             -24.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.174            -659.176 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.174            -152.176 sdram_controller:SDRAM|busy 
    Info (332119):    -2.174            -135.176 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.401             -23.895 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.248               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.747               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.408               0.000 clk50 
    Info (332119):    19.743               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.029 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.448
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.448           -5601.376 clk50 
    Info (332119):    -9.198             -73.291 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.518           -2519.196 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.291             -86.944 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -4.191             -54.599 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -3.410            -123.240 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.078            -195.592 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -2.665            -200.722 sdram_controller:SDRAM|busy 
    Info (332119):    -2.073             -10.365 TOP:neiroset|nextstep 
    Info (332119):    -1.488             -70.078 PCLK_cam 
    Info (332119):    32.977               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.214               0.000 PCLK_cam 
    Info (332119):     0.297               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.298               0.000 clk50 
    Info (332119):     0.298               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.300               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.311               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.312               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.312               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.571               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -1.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.187             -14.640 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.234
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.234               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.176 PCLK_cam 
    Info (332119):    -2.484             -24.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.174            -659.176 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.174            -152.176 sdram_controller:SDRAM|busy 
    Info (332119):    -2.174            -135.176 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.251             -17.388 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.240               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.743               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.429               0.000 clk50 
    Info (332119):    19.743               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.466 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.497           -3547.682 clk50 
    Info (332119):    -5.612             -44.736 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.261             -52.649 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -3.016           -1374.434 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.297             -85.875 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.276             -28.554 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.089             -89.258 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.283             -83.021 sdram_controller:SDRAM|busy 
    Info (332119):    -0.920              -4.600 TOP:neiroset|nextstep 
    Info (332119):    -0.499             -16.546 PCLK_cam 
    Info (332119):    35.759               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.094               0.000 PCLK_cam 
    Info (332119):     0.144               0.000 clk50 
    Info (332119):     0.162               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.177               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.179               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.185               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.186               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.211               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.331               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -0.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.440              -4.754 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 0.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.687               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.761 PCLK_cam 
    Info (332119):    -1.000            -631.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -1.000            -124.000 sdram_controller:SDRAM|busy 
    Info (332119):    -1.000            -107.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000             -17.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.124              -4.400 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.278               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.782               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 clk50 
    Info (332119):    19.751               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.729 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4861 megabytes
    Info: Processing ended: Sun Nov 29 17:38:15 2020
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


