// Seed: 2983674147
module module_0;
  wire id_1;
  assign module_2.id_4 = 0;
  assign module_1.id_1 = 0;
  assign id_2 = 1;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign id_1 = id_1;
  assign id_2 = id_2 && id_1;
  assign id_1 = 1;
  logic [7:0] id_3;
  wire id_4;
  assign id_3 = id_3[-1];
  parameter id_5 = ~1;
  wire id_6, id_7 = 1;
  tri0 id_8 = -1'd0, id_9;
endmodule
module module_2;
  parameter id_1 = -1'b0 - id_1;
  wire id_2, id_3;
  parameter id_4 = id_4 & 1;
  module_0 modCall_1 ();
endmodule
