
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1014.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1270.602 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1270.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1270.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1270.602 ; gain = 255.609
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1291.375 ; gain = 20.773

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14ed7f148

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1368.246 ; gain = 76.871

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c11db85f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1568.180 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 33 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c11db85f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1568.180 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 151761ca4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.451 . Memory (MB): peak = 1568.180 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 151761ca4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1568.180 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 151761ca4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 1568.180 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 151761ca4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1568.180 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              33  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1568.180 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 11f2b93a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.663 . Memory (MB): peak = 1568.180 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 11f2b93a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1568.180 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11f2b93a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1568.180 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1568.180 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 11f2b93a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1568.180 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1568.180 ; gain = 297.578
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1568.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bb8531ad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1618.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18405ef0b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.636 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 24f5121df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 24f5121df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 24f5121df

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2552056e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f64a1e12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 19 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.367 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 19123e30a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 23483f854

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 2 Global Placement | Checksum: 23483f854

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 256bfb623

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 158436dbf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d28f270c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12f56a7a0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 11c507414

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: af35ecdb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 135972e2b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d250ae9f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11d89d4d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11d89d4d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7b7647a0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.430 | TNS=-152.503 |
Phase 1 Physical Synthesis Initialization | Checksum: 91cd8f51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1618.367 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: d4e47aab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 7b7647a0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1618.367 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.430. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 9c39e8b4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9c39e8b4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 9c39e8b4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 9c39e8b4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1618.367 ; gain = 0.000

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1618.367 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fb5155cb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1618.367 ; gain = 0.000
Ending Placer Task | Checksum: d05585ce

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1618.367 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1618.367 ; gain = 2.848
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1618.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1618.367 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1618.367 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1618.367 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.430 | TNS=-152.503 |
Phase 1 Physical Synthesis Initialization | Checksum: 189d0142c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1618.367 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.430 | TNS=-152.503 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 189d0142c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.425 . Memory (MB): peak = 1618.367 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.430 | TNS=-152.503 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Re-placed instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.430 | TNS=-152.266 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[2].  Re-placed instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.193 | TNS=-152.430 |
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0.  Re-placed instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_5
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.132 | TNS=-151.740 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.132 | TNS=-151.506 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[2].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[2]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.078 | TNS=-152.034 |
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_5
INFO: [Physopt 32-710] Processed net design_1_i/phase_u_pwm/U0/next_state__0. Critical path length was reduced through logic transformation on cell design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.061 | TNS=-151.932 |
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.044 | TNS=-151.830 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.032 | TNS=-151.758 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.011 | TNS=-151.632 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.999 | TNS=-151.170 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Re-placed instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.999 | TNS=-151.113 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[1].  Re-placed instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.999 | TNS=-151.056 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[4].  Re-placed instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.999 | TNS=-151.431 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[5].  Re-placed instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.949 | TNS=-151.946 |
INFO: [Physopt 32-662] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[2].  Did not re-place instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[2]
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0.  Did not re-place instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_4
INFO: [Physopt 32-710] Processed net design_1_i/phase_v_pwm/U0/next_state__0. Critical path length was reduced through logic transformation on cell design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.947 | TNS=-151.846 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[3].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[3]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.947 | TNS=-152.594 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[4].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[4]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.947 | TNS=-153.508 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[5].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[5]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.935 | TNS=-153.884 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0.  Re-placed instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.934 | TNS=-153.080 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state11_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.926 | TNS=-152.366 |
INFO: [Physopt 32-663] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[1].  Re-placed instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[1]
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.899 | TNS=-152.339 |
INFO: [Physopt 32-662] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[1].  Did not re-place instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg[1]
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0.  Did not re-place instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.897 | TNS=-152.327 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.873 | TNS=-152.183 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.867 | TNS=-152.147 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.828 | TNS=-151.913 |
INFO: [Physopt 32-662] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0.  Did not re-place instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__15_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state11_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.826 | TNS=-151.901 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state13_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_w_pwm/U0/next_state__0.  Did not re-place instance design_1_i/phase_w_pwm/U0/FSM_onehot_next_state[5]_i_1
INFO: [Physopt 32-572] Net design_1_i/phase_w_pwm/U0/next_state__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[22]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.815 | TNS=-151.727 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.802 | TNS=-151.649 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.801 | TNS=-151.553 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__15_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.797 | TNS=-151.331 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__31_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__31_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.786 | TNS=-151.199 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.775 | TNS=-151.127 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state0__31_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.774 | TNS=-150.971 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.764 | TNS=-150.803 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.750 | TNS=-150.719 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__15_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state11_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state1_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.749 | TNS=-150.683 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[18]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.746 | TNS=-150.641 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state0__23_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__23_carry__0_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.744 | TNS=-150.551 |
INFO: [Physopt 32-662] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0.  Did not re-place instance design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/FSM_onehot_next_state[5]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.742 | TNS=-150.407 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__23_carry_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[17]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net design_1_i/pwm_cfg_gpio/U0/gpio_core_1/gpio_io_o[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.731 | TNS=-150.293 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state0__31_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__31_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.723 | TNS=-150.239 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state0__15_carry__0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state11_out[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_w_pwm/U0/next_state1_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.722 | TNS=-150.221 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-150.203 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry__0_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state13_out[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net design_1_i/phase_v_pwm/U0/next_state0__23_carry_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.720 | TNS=-149.951 |
INFO: [Physopt 32-663] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio2_io_o[1].  Re-placed instance design_1_i/pwm_ctl_gpio/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]
INFO: [Physopt 32-735] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio2_io_o[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.719 | TNS=-149.441 |
INFO: [Physopt 32-735] Processed net design_1_i/phase_u_pwm/U0/next_state0__23_carry__0_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.714 | TNS=-149.411 |
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/next_state__0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_1_comp
INFO: [Physopt 32-572] Net design_1_i/phase_u_pwm/U0/next_state__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance design_1_i/pwm_ctl_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-572] Net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state11_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/next_state__0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_1_comp
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance design_1_i/pwm_ctl_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-702] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.714 | TNS=-149.411 |
Phase 3 Critical Path Optimization | Checksum: 189d0142c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1624.887 ; gain = 6.520

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.714 | TNS=-149.411 |
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state11_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/next_state__0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_1_comp
INFO: [Physopt 32-572] Net design_1_i/phase_u_pwm/U0/next_state__0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance design_1_i/pwm_ctl_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-572] Net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0].  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[0]
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/data0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state0__15_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state11_out[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state1_carry_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/phase_u_pwm/U0/next_state__0.  Did not re-place instance design_1_i/phase_u_pwm/U0/FSM_onehot_next_state[5]_i_1_comp
INFO: [Physopt 32-702] Processed net design_1_i/phase_u_pwm/U0/next_state__0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16].  Did not re-place instance design_1_i/pwm_ctl_gpio/U0/gpio_core_1/Dual.gpio_Data_Out_reg[15]
INFO: [Physopt 32-702] Processed net design_1_i/pwm_ctl_gpio/U0/gpio_core_1/gpio_io_o[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.714 | TNS=-149.411 |
Phase 4 Critical Path Optimization | Checksum: 189d0142c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1624.887 ; gain = 6.520
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1624.887 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.714 | TNS=-149.411 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.716  |          3.092  |            3  |              0  |                    46  |           0  |           2  |  00:00:04  |
|  Total          |          0.716  |          3.092  |            3  |              0  |                    46  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1624.887 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 21d20a60b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1624.887 ; gain = 6.520
INFO: [Common 17-83] Releasing license: Implementation
306 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1624.887 ; gain = 6.520
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.365 . Memory (MB): peak = 1642.566 ; gain = 17.680
INFO: [Common 17-1381] The checkpoint 'C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 8fd8e4d3 ConstDB: 0 ShapeSum: a6f8c935 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10096d63e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1743.762 ; gain = 101.105
Post Restoration Checksum: NetGraph: 4e4a47a NumContArr: fbb231c4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10096d63e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1743.762 ; gain = 101.105

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10096d63e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1749.984 ; gain = 107.328

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10096d63e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 1749.984 ; gain = 107.328
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 20f48a19c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1775.227 ; gain = 132.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.635 | TNS=-145.068| WHS=-0.241 | THS=-20.278|

Phase 2 Router Initialization | Checksum: 1c0b23173

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1775.227 ; gain = 132.570

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1985
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1985
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c0b23173

Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 1775.227 ; gain = 132.570
Phase 3 Initial Routing | Checksum: 189a73fec

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1775.227 ; gain = 132.570
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                                                  design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[5]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                                                  design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[4]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                                                  design_1_i/phase_u_pwm/U0/FSM_onehot_next_state_reg[3]/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                                                                   design_1_i/phase_u_pwm/U0/ctr_rst_reg/D|
|               clk_fpga_0 |clk_out1_design_1_clk_wiz_0_0 |                                                  design_1_i/phase_v_pwm/U0/FSM_onehot_next_state_reg[3]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 377
 Number of Nodes with overlaps = 113
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.382 | TNS=-171.072| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f8193f92

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1775.227 ; gain = 132.570

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.404 | TNS=-168.836| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20ba65fdf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570
Phase 4 Rip-up And Reroute | Checksum: 20ba65fdf

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18986e7c6

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.382 | TNS=-168.098| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b2bfe9fc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b2bfe9fc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570
Phase 5 Delay and Skew Optimization | Checksum: 1b2bfe9fc

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17f70494c

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.382 | TNS=-161.848| WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17c44becb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570
Phase 6 Post Hold Fix | Checksum: 17c44becb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.332816 %
  Global Horizontal Routing Utilization  = 0.411342 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23a5d43b0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23a5d43b0

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1775.227 ; gain = 132.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2804a3674

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1775.227 ; gain = 132.570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.382 | TNS=-161.848| WHS=0.046  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 2804a3674

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1775.227 ; gain = 132.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1775.227 ; gain = 132.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
325 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 1775.227 ; gain = 132.660
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.420 . Memory (MB): peak = 1791.590 ; gain = 16.363
INFO: [Common 17-1381] The checkpoint 'C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
337 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 00:05:01 2021...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
Command: open_checkpoint design_1_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1016.973 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1016.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1358.777 ; gain = 7.859
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.551 . Memory (MB): peak = 1358.777 ; gain = 7.859
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1358.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1358.777 ; gain = 341.805
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'X:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/GIT/bldc-driver-fpga/hardware_design/vivado_project/foc_driver/foc_driver.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Oct 17 00:06:59 2021. For additional details about this file, please refer to the WebTalk help file at X:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1881.383 ; gain = 522.605
INFO: [Common 17-206] Exiting Vivado at Sun Oct 17 00:07:00 2021...
