// Seed: 2491674167
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  parameter id_5 = 1;
  wire id_6[1 : -1];
  always @(1 or posedge (id_6)) $unsigned(16);
  ;
endmodule
module module_1 #(
    parameter id_14 = 32'd82,
    parameter id_8  = 32'd45
) (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input wand id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    input supply1 _id_8,
    input supply1 id_9,
    output tri1 id_10
);
  logic id_12 = 1'd0;
  xnor primCall (
      id_1,
      id_7,
      id_20,
      id_3,
      id_16,
      id_9,
      id_4,
      id_19,
      id_23,
      id_22,
      id_24,
      id_12,
      id_6,
      id_2,
      id_15,
      id_17,
      id_13,
      id_18,
      id_5
  );
  logic id_13, _id_14 = 1'b0 == id_5;
  assign id_12 = id_4;
  localparam id_15 = 1;
  wire [id_14 : -1] id_16;
  logic id_17;
  ;
  logic id_18;
  ;
  assign id_0 = (1);
  wire id_19;
  assign {-1, id_8, -1, id_6, 1} = -1;
  assign id_0 = id_19;
  reg id_20;
  assign id_1 = 1'b0;
  logic id_21 = id_7;
  parameter id_22 = id_15;
  parameter id_23 = id_15[-1 : id_8];
  wire [1 : -1] id_24;
  always @(id_12 == -1) id_20 <= 1;
  module_0 modCall_1 (
      id_21,
      id_18,
      id_21
  );
endmodule
