// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// VCS coverage exclude_file
module ram_8x72(	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  input  [2:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [71:0] R0_data,
  input  [2:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [71:0] W0_data
);

  reg [71:0] Memory[0:7];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  always @(posedge W0_clk) begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    if (W0_en & 1'h1)	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      Memory[W0_addr] <= W0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    reg [95:0] _RANDOM_MEM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        for (logic [3:0] i = 4'h0; i < 4'h8; i += 4'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h60; j += 7'h20) begin
            _RANDOM_MEM[j +: 32] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
          Memory[i[2:0]] = _RANDOM_MEM[71:0];	// src/main/scala/chisel3/util/Decoupled.scala:256:91
        end	// src/main/scala/chisel3/util/Decoupled.scala:256:91
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 72'bx;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
endmodule

module Queue8_ZaqalFetchPacket(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  output        io_enq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [63:0] io_enq_bits_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [63:0] io_deq_bits_pc,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_mask	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire        full;	// src/main/scala/chisel3/util/Decoupled.scala:262:24
  wire [71:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg  [2:0]  enq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [2:0]  deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg         maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire        ptr_match = enq_ptr_value == deq_ptr_value;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire        empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  assign full = ptr_match & maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      enq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      deq_ptr_value <= 3'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      if (~full)	// src/main/scala/chisel3/util/Decoupled.scala:262:24
        enq_ptr_value <= enq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~empty)	// src/main/scala/chisel3/util/Decoupled.scala:261:25
        deq_ptr_value <= deq_ptr_value + 3'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (~(~full == ~empty))	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :261:25, :262:24, :276:{15,27}, :277:16, :285:19, :286:19
        maybe_full <= ~full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :262:24, :286:19
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        enq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][2:0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        deq_ptr_value = _RANDOM[/*Zero width*/ 1'b0][5:3];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][6];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_8x72 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (deq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (enq_ptr_value),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (~full),	// src/main/scala/chisel3/util/Decoupled.scala:262:24, :286:19
    .W0_clk  (clock),
    .W0_data ({8'hFF, io_enq_bits_pc})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );
  assign io_enq_ready = ~full;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :262:24, :286:19
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_pc = _ram_ext_R0_data[63:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_mask = _ram_ext_R0_data[71:64];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

module ZaqalFrontend(	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
  input         clock,	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
                reset,	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
  output        io_fetchOut_valid,	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:7:14
  output [63:0] io_fetchOut_bits_pc,	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:7:14
  output [7:0]  io_fetchOut_bits_mask	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:7:14
);

  wire        _ftq_io_enq_ready;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:14:19
  reg  [63:0] pcReg;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:11:22
  always @(posedge clock) begin	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
    if (reset)	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
      pcReg <= 64'h80000000;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:11:22
    else if (_ftq_io_enq_ready)	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:14:19
      pcReg <= pcReg + 64'h20;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:11:22, :27:20
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
    `ifdef FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
      `FIRRTL_BEFORE_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
      automatic logic [31:0] _RANDOM[0:1];	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
      `ifdef INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
        `INIT_RANDOM_PROLOG_	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
        end	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
        pcReg = {_RANDOM[1'h0], _RANDOM[1'h1]};	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7, :11:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
      `FIRRTL_AFTER_INITIAL	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:6:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue8_ZaqalFetchPacket ftq (	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:14:19
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_ftq_io_enq_ready),
    .io_enq_bits_pc   (pcReg),	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalFrontend.scala:11:22
    .io_deq_valid     (io_fetchOut_valid),
    .io_deq_bits_pc   (io_fetchOut_bits_pc),
    .io_deq_bits_mask (io_fetchOut_bits_mask)
  );
endmodule

module ZaqalCore(	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:7:7
  input  clock,	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:7:7
         reset,	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:7:7
  output io_success	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:10:14
);

  wire        _frontend_io_fetchOut_valid;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:14:24
  wire [63:0] _frontend_io_fetchOut_bits_pc;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:14:24
  wire [7:0]  _frontend_io_fetchOut_bits_mask;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:14:24
  `ifndef SYNTHESIS	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:21:11
    always @(posedge clock) begin	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:21:11
      if ((`PRINTF_COND_) & _frontend_io_fetchOut_valid & ~reset)	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:14:24, :21:11
        $fwrite(32'h80000002, "Zaqal Fetched 8-wide block at PC: %x, Mask: %b\n",
                _frontend_io_fetchOut_bits_pc, _frontend_io_fetchOut_bits_mask);	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:14:24, :21:11
    end // always @(posedge)
  `endif // not def SYNTHESIS
  ZaqalFrontend frontend (	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:14:24
    .clock                 (clock),
    .reset                 (reset),
    .io_fetchOut_valid     (_frontend_io_fetchOut_valid),
    .io_fetchOut_bits_pc   (_frontend_io_fetchOut_bits_pc),
    .io_fetchOut_bits_mask (_frontend_io_fetchOut_bits_mask)
  );
  assign io_success = 1'h1;	// home/emerald/zaqal/src/main/scala/zaqal/ZaqalCore.scala:7:7, :17:30
endmodule

