module AM_Mod //modu signal 10Hz for sample frequency of 120MHz
(
	input	clk,
	input	rst,
	input	[11:0]	adc_data,
	output	[11:0]	AM_Mod_data
);


//---------------Carrier--------------------//
parameter Freq_I = 64'd153722867280913000 ;		//car= 1MHz，Sampling freqency 120M
parameter cnt_width = 9'd64;

reg     [cnt_width-1:0]cnt_I;
wire    [11:0]   addr_I;
wire    [11:0]   carrier_data;

always @(posedge clk or negedge rst_n) begin
	if(!rst)	begin
		cnt_I <= 0;
    end else begin
        cnt_I <= cnt_I + Freq_I;            //carrier for 1MHz
	end
end

assign  addr_I = cnt_I[cnt_width-1:cnt_width-12];

//----------------ROM核-----------------//
rom_ip				Sin_inst_Carrier(
  	.clock		    (clk),
  	.address		(addr_I),
  	.q				(carrier_data)
);
//-------------AM乘法器--------------//

//调制信号modulation signal
parameter BIAS = 12'd2048; //2048-512
assign cov_adc_data = (adc_data>>2) + BIAS ;   //调制度为1

wire		[23:0]	mult_data;
wire		[11:0]	carrier_data;
wire        [11:0]  cov_adc_data;

mul_ip_12_12 MULT_inst(
   	.clock	    (clk),
   	.dataa		(carrier_data),
   	.datab		(cov_adc_data),
   	.result		(mult_data)
);


assign AM_Mod_data = mult_data[23:12];







endmodule
