SUB.vhd,vhdl,xil_defaultlib,../../../../minimap_fpga.srcs/sources_1/ip/SUB/sim/SUB.vhd,
