# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do MiniProjeto_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/bgfgo/Projetos_LSD/MiniProjetoBrunoAlex/ShiftRegister6.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:05 on May 26,2022
# vcom -reportprogress 300 -93 -work work C:/Users/bgfgo/Projetos_LSD/MiniProjetoBrunoAlex/ShiftRegister6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister6
# -- Compiling architecture Behavioral of ShiftRegister6
# End time: 09:20:05 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/bgfgo/Projetos_LSD/MiniProjetoBrunoAlex/PulseGenerator.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:20:05 on May 26,2022
# vcom -reportprogress 300 -93 -work work C:/Users/bgfgo/Projetos_LSD/MiniProjetoBrunoAlex/PulseGenerator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PulseGenerator
# -- Compiling architecture Behavioral of PulseGenerator
# End time: 09:20:05 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/bgfgo/Projetos_LSD/MiniProjetoBrunoAlex/ShiftRegister6_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:21:38 on May 26,2022
# vcom -reportprogress 300 -work work C:/Users/bgfgo/Projetos_LSD/MiniProjetoBrunoAlex/ShiftRegister6_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister6_Tb
# -- Compiling architecture Stimulus of ShiftRegister6_Tb
# -- Loading entity ShiftRegister6
# End time: 09:21:38 on May 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.shiftregister6_tb
# vsim work.shiftregister6_tb 
# Start time: 09:21:44 on May 26,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shiftregister6_tb(stimulus)
# Loading work.shiftregister6(behavioral)
vsim work.shiftregister6_tb(stimulus)
# End time: 09:21:51 on May 26,2022, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.shiftregister6_tb(stimulus) 
# Start time: 09:21:51 on May 26,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shiftregister6_tb(stimulus)
# Loading work.shiftregister6(behavioral)
add wave -position end  sim:/shiftregister6_tb/s_clk
add wave -position end  sim:/shiftregister6_tb/s_sin
add wave -position end  sim:/shiftregister6_tb/s_reset
add wave -position end  sim:/shiftregister6_tb/s_dataOut
# End time: 09:23:32 on May 26,2022, Elapsed time: 0:01:41
# Errors: 0, Warnings: 0
