<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <link rel="stylesheet" href="index.css">
  <title>pnx.guide</title>
</head>
<body>
  <div class="header-section">
    <div class="header-name">pnx.guide</div>
    Yuttapichai (Guide) Kerdcharoen
    <br><br>
    PhD Student (2nd Year) @ Carnegie Mellon University and CMKL University
    <br>
    (Dual Degree - Electrical and Computer Engineering, 3.67/4.00)
    <div class="tabbed">
      Course Taking: 15-645 Database Systems (F22)
      <br>
      Course Taken: 18-746 Storage Systems (F21) / 
                    18-447 Introduction to Computer Architecture (S22) / 
                    18-660 Optimization (S22) /
                    18-613 Foundations of Computer Systems (S21, CMKL)
      <div class="tabbed">
        Previously be an Undergraduate Student @ KMITL
        <br>
        (Computer Science, 3.98/4.00, First-Class Honors - Gold Medal)
      </div>
    </div>
    
    <br>
    Living in Pittsburgh, PA
    <div class="tabbed">
      Originally, lived in Nakhon Pathom, Thailand
    </div>
    <br>
    Influenced by performant database systems and algorithms
    <div class="tabbed">
      Vectorized Processing
      <br>
      Parallel Processing
    </div>
    <br>
    Dreaming myself as a virtual world creator, a game designer/developer, an instructor
    <br><br>
    Immersed into rhythm games, animes, and competitions
    <br><br>
    <div class="header-name">research</div>
    <br>
    High Performance Graph Isomorphism Algorithm
    <div class="tabbed">
      (To be written)
    </div>
    <br>
    High Performance Linear Algebra Operation
    <div class="tabbed">
      (To be written)
    </div>
    <br><br>
    <div class="header-name">selected project</div>
    <br>
    RISC-V 6-Stage Pipelined Implementation (CMU 18-447)
    <div class="tabbed">
      Implemented a RISC-V 6-stage pipelined processor 
      implementation with SystemVerilog containing a 2-bit 
      saturation counter BTB and a k-way set-associative cache 
    </div>
    <br>
    Hybrid File System with FUSE (CMU 18-746)
    <div class="tabbed">
      Implemented a hybrid file system between Flash SSD and cloud 
      storage (S3 interface) with FUSE containing deduplication,
      snapshotting, and a write-back cache
    </div>
    <br>
    Flash Translation Layer Simulator (CMU 18-746)
    <div class="tabbed">
      (To be written)
    </div>
    <br>
    Digital Currency and Token Exchange Platform (CMKL 18-900)
    <div class="tabbed">
      (To be written)
    </div>
    <br>
    Distributed Ledger Technologies for Certification Data (KMITL's Capstone Project)
    <div class="tabbed">
      (To be written)
    </div>
    <br>
    Medium Blogs Classifier with Naive Bayes Classifier (KMITL's Web Mining)
    <div class="tabbed">
      (To be written)
    </div>
    <br><br>
    <div class="header-name">competition</div>
    <br>
    Thailand's Agoda Programming Competition (Top 50)
    <div class="tabbed">
      (To be written)
    </div>
  </div>
</body>
</html>