Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Mar  8 17:48:14 2023
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VGAController_timing_summary_routed.rpt -pb VGAController_timing_summary_routed.pb -rpx VGAController_timing_summary_routed.rpx -warn_on_violation
| Design       : VGAController
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (52)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (52)
-------------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/vPos_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 4.503ns (60.629%)  route 2.924ns (39.371%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDCE                         0.000     0.000 r  Display/vPos_reg[2]/C
    SLICE_X2Y141         FDCE (Prop_fdce_C_Q)         0.690     0.690 r  Display/vPos_reg[2]/Q
                         net (fo=7, routed)           0.852     1.542    Display/vPos_reg_n_0_[2]
    SLICE_X1Y141         LUT6 (Prop_lut6_I1_O)        0.124     1.666 r  Display/vSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.263     1.928    Display/vSync_OBUF_inst_i_2_n_0
    SLICE_X1Y141         LUT6 (Prop_lut6_I0_O)        0.124     2.052 r  Display/vSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.810     3.862    vSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     7.428 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000     7.428    vSync
    B12                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.051ns  (logic 4.455ns (63.172%)  route 2.597ns (36.828%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE                         0.000     0.000 r  Display/hPos_reg[7]/C
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.591     0.591 f  Display/hPos_reg[7]/Q
                         net (fo=6, routed)           0.927     1.518    Display/hPos_reg_n_0_[7]
    SLICE_X0Y141         LUT6 (Prop_lut6_I3_O)        0.299     1.817 r  Display/hSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     3.487    hSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     7.051 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000     7.051    hSync
    B11                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Display/hPos_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 1.477ns (32.792%)  route 3.026ns (67.208%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=20, routed)          3.026     4.503    Display/AR[0]
    SLICE_X0Y140         FDCE                                         f  Display/hPos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Display/hPos_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 1.477ns (32.792%)  route 3.026ns (67.208%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=20, routed)          3.026     4.503    Display/AR[0]
    SLICE_X0Y140         FDCE                                         f  Display/hPos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Display/hPos_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.503ns  (logic 1.477ns (32.792%)  route 3.026ns (67.208%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=20, routed)          3.026     4.503    Display/AR[0]
    SLICE_X0Y140         FDCE                                         f  Display/hPos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Display/vPos_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.477ns (32.824%)  route 3.022ns (67.176%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=20, routed)          3.022     4.498    Display/AR[0]
    SLICE_X1Y140         FDCE                                         f  Display/vPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Display/vPos_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.477ns (32.824%)  route 3.022ns (67.176%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=20, routed)          3.022     4.498    Display/AR[0]
    SLICE_X1Y140         FDCE                                         f  Display/vPos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Display/vPos_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.477ns (32.824%)  route 3.022ns (67.176%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=20, routed)          3.022     4.498    Display/AR[0]
    SLICE_X1Y140         FDCE                                         f  Display/vPos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Display/vPos_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.477ns (32.824%)  route 3.022ns (67.176%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=20, routed)          3.022     4.498    Display/AR[0]
    SLICE_X1Y140         FDCE                                         f  Display/vPos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Display/vPos_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.498ns  (logic 1.477ns (32.824%)  route 3.022ns (67.176%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=20, routed)          3.022     4.498    Display/AR[0]
    SLICE_X1Y140         FDCE                                         f  Display/vPos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/vPos_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/vPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.280ns (77.072%)  route 0.083ns (22.928%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDCE                         0.000     0.000 r  Display/vPos_reg[7]/C
    SLICE_X1Y140         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  Display/vPos_reg[7]/Q
                         net (fo=6, routed)           0.083     0.264    Display/vPos_reg_n_0_[7]
    SLICE_X1Y140         LUT6 (Prop_lut6_I4_O)        0.099     0.363 r  Display/vPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.363    Display/vPos[8]_i_1_n_0
    SLICE_X1Y140         FDCE                                         r  Display/vPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/hPos_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/hPos_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.280ns (75.811%)  route 0.089ns (24.189%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDCE                         0.000     0.000 r  Display/hPos_reg[7]/C
    SLICE_X0Y140         FDCE (Prop_fdce_C_Q)         0.181     0.181 r  Display/hPos_reg[7]/Q
                         net (fo=6, routed)           0.089     0.270    Display/hPos_reg_n_0_[7]
    SLICE_X0Y140         LUT6 (Prop_lut6_I4_O)        0.099     0.369 r  Display/hPos[8]_i_1/O
                         net (fo=1, routed)           0.000     0.369    Display/hPos[8]
    SLICE_X0Y140         FDCE                                         r  Display/hPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/vPos_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.239ns (61.338%)  route 0.151ns (38.662%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X1Y140         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Display/vPos_reg[5]/Q
                         net (fo=8, routed)           0.151     0.345    Display/vPos_reg_n_0_[5]
    SLICE_X1Y140         LUT6 (Prop_lut6_I5_O)        0.045     0.390 r  Display/vPos[5]_i_1/O
                         net (fo=1, routed)           0.000     0.390    Display/vPos[5]_i_1_n_0
    SLICE_X1Y140         FDCE                                         r  Display/vPos_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixCounter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE                         0.000     0.000 r  pixCounter_reg[0]/C
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.219     0.360    pixCounter_reg_n_0_[0]
    SLICE_X3Y141         LUT2 (Prop_lut2_I0_O)        0.043     0.403 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.403    pixCounter[1]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixCounter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE                         0.000     0.000 r  pixCounter_reg[0]/C
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.219     0.360    pixCounter_reg_n_0_[0]
    SLICE_X3Y141         LUT1 (Prop_lut1_I0_O)        0.045     0.405 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.405    pixCounter[0]_i_1_n_0
    SLICE_X3Y141         FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/hPos_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.236ns (56.962%)  route 0.178ns (43.038%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDCE                         0.000     0.000 r  Display/hPos_reg[0]/C
    SLICE_X1Y141         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Display/hPos_reg[0]/Q
                         net (fo=6, routed)           0.178     0.372    Display/hPos_reg_n_0_[0]
    SLICE_X1Y141         LUT2 (Prop_lut2_I0_O)        0.042     0.414 r  Display/hPos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.414    Display/hPos[1]
    SLICE_X1Y141         FDCE                                         r  Display/hPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/hPos_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.239ns (57.271%)  route 0.178ns (42.729%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDCE                         0.000     0.000 r  Display/hPos_reg[0]/C
    SLICE_X1Y141         FDCE (Prop_fdce_C_Q)         0.194     0.194 f  Display/hPos_reg[0]/Q
                         net (fo=6, routed)           0.178     0.372    Display/hPos_reg_n_0_[0]
    SLICE_X1Y141         LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  Display/hPos[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    Display/hPos[0]
    SLICE_X1Y141         FDCE                                         r  Display/hPos_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/hPos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.237ns (56.792%)  route 0.180ns (43.208%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDCE                         0.000     0.000 r  Display/hPos_reg[0]/C
    SLICE_X1Y141         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Display/hPos_reg[0]/Q
                         net (fo=6, routed)           0.180     0.374    Display/hPos_reg_n_0_[0]
    SLICE_X1Y141         LUT4 (Prop_lut4_I1_O)        0.043     0.417 r  Display/hPos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.417    Display/hPos[3]
    SLICE_X1Y141         FDCE                                         r  Display/hPos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/hPos_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/hPos_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.239ns (56.998%)  route 0.180ns (43.002%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDCE                         0.000     0.000 r  Display/hPos_reg[0]/C
    SLICE_X1Y141         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Display/hPos_reg[0]/Q
                         net (fo=6, routed)           0.180     0.374    Display/hPos_reg_n_0_[0]
    SLICE_X1Y141         LUT3 (Prop_lut3_I1_O)        0.045     0.419 r  Display/hPos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.419    Display/hPos[2]
    SLICE_X1Y141         FDCE                                         r  Display/hPos_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/vPos_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Display/vPos_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.239ns (56.953%)  route 0.181ns (43.047%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDCE                         0.000     0.000 r  Display/vPos_reg[5]/C
    SLICE_X1Y140         FDCE (Prop_fdce_C_Q)         0.194     0.194 r  Display/vPos_reg[5]/Q
                         net (fo=8, routed)           0.181     0.375    Display/vPos_reg_n_0_[5]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.045     0.420 r  Display/vPos[6]_i_1/O
                         net (fo=1, routed)           0.000     0.420    Display/vPos[6]_i_1_n_0
    SLICE_X1Y140         FDCE                                         r  Display/vPos_reg[6]/D
  -------------------------------------------------------------------    -------------------





