digraph "CFG for '_ZL127p_ZN2xf11accel_utils13hlsStrm2xfMatILi256ELi0ELi256ELi256ELi1ELi65536EEER6streamI7ap_uintILi256EEER3MatILi0ELi256ELi256ELi1EE_1P14xf_accel_utilsRN3hls6streamI7ap_uintILi256EEEER19xf_Mat_0_256_256_1_' function" {
	label="CFG for '_ZL127p_ZN2xf11accel_utils13hlsStrm2xfMatILi256ELi0ELi256ELi256ELi1ELi65536EEER6streamI7ap_uintILi256EEER3MatILi0ELi256ELi256ELi1EE_1P14xf_accel_utilsRN3hls6streamI7ap_uintILi256EEEER19xf_Mat_0_256_256_1_' function";

	Node0x22eda80 [shape=record,label="{%0:\l  %1 = alloca %struct.xf_accel_utils*, align 8\l  %2 = alloca %\"class.hls::stream\"*, align 8\l  %3 = alloca %struct.xf_Mat_0_256_256_1_*, align 8\l  %rows = alloca i32, align 4\l  %cols = alloca i32, align 4\l  %loop_count = alloca i32, align 4\l  %valid_bits = alloca i32, align 4\l  %N_size = alloca i32, align 4\l  %r = alloca %class.ap_uint, align 1\l  %out = alloca %class.ap_uint.0, align 1\l  %i = alloca i32, align 4\l  %4 = alloca %class.ap_uint, align 1\l  %5 = alloca %class.ap_uint.0, align 1\l  store %struct.xf_accel_utils* %this_, %struct.xf_accel_utils** %1, align 8\l  store %\"class.hls::stream\"* %srcStrm, %\"class.hls::stream\"** %2, align 8\l  store %struct.xf_Mat_0_256_256_1_* %dstMat, %struct.xf_Mat_0_256_256_1_** %3, align 8\l  %6 = load %struct.xf_Mat_0_256_256_1_** %3, align 8\l  %7 = getelementptr inbounds %struct.xf_Mat_0_256_256_1_* %6, i32 0, i32 1\l  %8 = load i32* %7, align 4\l  store i32 %8, i32* %rows, align 4\l  %9 = load %struct.xf_Mat_0_256_256_1_** %3, align 8\l  %10 = getelementptr inbounds %struct.xf_Mat_0_256_256_1_* %9, i32 0, i32 2\l  %11 = load i32* %10, align 4\l  store i32 %11, i32* %cols, align 4\l  %12 = load i32* %rows, align 4\l  %13 = load i32* %cols, align 4\l  %14 = mul nsw i32 %12, %13\l  %15 = sdiv i32 %14, 1\l  store i32 %15, i32* %loop_count, align 4\l  store i32 0, i32* %valid_bits, align 4\l  store i32 8, i32* %N_size, align 4\l  call void @_ZN7ap_uintILi256EEC1Ev(%class.ap_uint* %r)\l  call void @_ZN7ap_uintILi8EEC1Ev(%class.ap_uint.0* %out)\l  br label %16\l}"];
	Node0x22eda80 -> Node0x22eeea0;
	Node0x22eeea0 [shape=record,label="{%16:\l\l  store i32 0, i32* %i, align 4\l  br label %17\l}"];
	Node0x22eeea0 -> Node0x22eef80;
	Node0x22eef80 [shape=record,label="{%17:\l\l  %18 = load i32* %i, align 4\l  %19 = load i32* %loop_count, align 4\l  %20 = icmp slt i32 %18, %19\l  br i1 %20, label %21, label %71\l|{<s0>T|<s1>F}}"];
	Node0x22eef80:s0 -> Node0x22ef1f0;
	Node0x22eef80:s1 -> Node0x22ef250;
	Node0x22ef1f0 [shape=record,label="{%21:\l\l  %22 = load i32* %valid_bits, align 4\l  %23 = icmp slt i32 %22, 8\l  br i1 %23, label %24, label %48\l|{<s0>T|<s1>F}}"];
	Node0x22ef1f0:s0 -> Node0x22ef470;
	Node0x22ef1f0:s1 -> Node0x22ef4d0;
	Node0x22ef470 [shape=record,label="{%24:\l\l  %25 = load i32* %valid_bits, align 4\l  %26 = icmp ne i32 %25, 0\l  br i1 %26, label %27, label %35\l|{<s0>T|<s1>F}}"];
	Node0x22ef470:s0 -> Node0x22ef6f0;
	Node0x22ef470:s1 -> Node0x22ef750;
	Node0x22ef6f0 [shape=record,label="{%27:\l\l  %28 = load i32* %valid_bits, align 4\l  %29 = sub nsw i32 256, %28\l  %30 = call i64* @_ZN7ap_uintILi256EE5rangeEii(%class.ap_uint* %r, i32 255, i32 %29)\l  %31 = load i64* %30\l  %32 = load i32* %valid_bits, align 4\l  %33 = sub nsw i32 %32, 1\l  %34 = call i64* @_ZN7ap_uintILi8EE5rangeEii(%class.ap_uint.0* %out, i32 %33, i32 0)\l  store i64 %31, i64* %34\l  br label %35\l}"];
	Node0x22ef6f0 -> Node0x22ef750;
	Node0x22ef750 [shape=record,label="{%35:\l\l  %36 = load %\"class.hls::stream\"** %2, align 8\l  call void @_ZN3hls6streamI7ap_uintILi256EEE4readEv(%class.ap_uint* sret %4, %\"class.hls::stream\"* %36)\l  %37 = call %class.ap_uint* @_ZN7ap_uintILi256EEaSERKS0_(%class.ap_uint* %r, %class.ap_uint* %4)\l  %38 = load i32* %valid_bits, align 4\l  %39 = sub nsw i32 8, %38\l  %40 = sub nsw i32 %39, 1\l  %41 = call i64* @_ZN7ap_uintILi256EE5rangeEii(%class.ap_uint* %r, i32 %40, i32 0)\l  %42 = load i64* %41\l  %43 = load i32* %valid_bits, align 4\l  %44 = call i64* @_ZN7ap_uintILi8EE5rangeEii(%class.ap_uint.0* %out, i32 7, i32 %43)\l  store i64 %42, i64* %44\l  %45 = load i32* %valid_bits, align 4\l  %46 = sub nsw i32 8, %45\l  %47 = sub nsw i32 256, %46\l  store i32 %47, i32* %valid_bits, align 4\l  br label %60\l}"];
	Node0x22ef750 -> Node0x22efe50;
	Node0x22ef4d0 [shape=record,label="{%48:\l\l  %49 = load i32* %valid_bits, align 4\l  %50 = sub nsw i32 256, %49\l  %51 = add nsw i32 %50, 8\l  %52 = sub nsw i32 %51, 1\l  %53 = load i32* %valid_bits, align 4\l  %54 = sub nsw i32 256, %53\l  %55 = call i64* @_ZN7ap_uintILi256EE5rangeEii(%class.ap_uint* %r, i32 %52, i32 %54)\l  %56 = load i64* %55\l  %57 = call %class.ap_uint.0* @_ZN7ap_uintILi8EEaSEm(%class.ap_uint.0* %out, i64 %56)\l  %58 = load i32* %valid_bits, align 4\l  %59 = sub nsw i32 %58, 8\l  store i32 %59, i32* %valid_bits, align 4\l  br label %60\l}"];
	Node0x22ef4d0 -> Node0x22efe50;
	Node0x22efe50 [shape=record,label="{%60:\l\l  %61 = load %struct.xf_Mat_0_256_256_1_** %3, align 8\l  %62 = load i32* %i, align 4\l  %63 = bitcast %class.ap_uint.0* %5 to i8*\l  %64 = bitcast %class.ap_uint.0* %out to i8*\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* %63, i8* %64, i64 1, i32 1, i1 false)\l  %65 = getelementptr %class.ap_uint.0* %5, i32 0, i32 0\l  %66 = bitcast [1 x i8]* %65 to i8*\l  %67 = load i8* %66, align 1\l  call void @_ZL51p_ZN2xf16Mat_0_256_256_1_5writeIEEi7ap_uintILi8EE_1P19xf_Mat_0_256_256_1_i7ap_uintILi8EE(%struct.xf_Mat_0_256_256_1_* %61, i32 %62, i8 %67)\l  br label %68\l}"];
	Node0x22efe50 -> Node0x22cb920;
	Node0x22cb920 [shape=record,label="{%68:\l\l  %69 = load i32* %i, align 4\l  %70 = add nsw i32 %69, 1\l  store i32 %70, i32* %i, align 4\l  br label %17\l}"];
	Node0x22cb920 -> Node0x22eef80;
	Node0x22ef250 [shape=record,label="{%71:\l\l  ret void\l}"];
}
