Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Fri Nov 24 23:52:06 2023
| Host         : mzvic running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ts_pt100_wrapper_timing_summary_routed.rpt -rpx ts_pt100_wrapper_timing_summary_routed.rpx
| Design       : ts_pt100_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 582 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.189        0.000                      0                 1333        0.022        0.000                      0                 1333        3.000        0.000                       0                   590  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk                                {0.000 5.000}        10.000          100.000         
  clk_out1_ts_pt100_clk_wiz_0_0    {0.000 8.333}        16.667          60.000          
  clk_out2_ts_pt100_clk_wiz_0_0    {0.000 50.000}       100.000         10.000          
  clkfbout_ts_pt100_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin                        {0.000 5.000}        10.000          100.000         
  clk_out1_ts_pt100_clk_wiz_0_0_1  {0.000 8.333}        16.667          60.000          
  clk_out2_ts_pt100_clk_wiz_0_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_ts_pt100_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_ts_pt100_clk_wiz_0_0         10.189        0.000                      0                  236        0.164        0.000                      0                  236        7.353        0.000                       0                   121  
  clk_out2_ts_pt100_clk_wiz_0_0         77.022        0.000                      0                 1083        0.205        0.000                      0                 1083       49.500        0.000                       0                   465  
  clkfbout_ts_pt100_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_ts_pt100_clk_wiz_0_0_1       10.191        0.000                      0                  236        0.164        0.000                      0                  236        7.353        0.000                       0                   121  
  clk_out2_ts_pt100_clk_wiz_0_0_1       77.034        0.000                      0                 1083        0.205        0.000                      0                 1083       49.500        0.000                       0                   465  
  clkfbout_ts_pt100_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_ts_pt100_clk_wiz_0_0    clk_out1_ts_pt100_clk_wiz_0_0         13.418        0.000                      0                   14        0.134        0.000                      0                   14  
clk_out1_ts_pt100_clk_wiz_0_0_1  clk_out1_ts_pt100_clk_wiz_0_0         10.189        0.000                      0                  236        0.028        0.000                      0                  236  
clk_out2_ts_pt100_clk_wiz_0_0_1  clk_out1_ts_pt100_clk_wiz_0_0         13.429        0.000                      0                   14        0.146        0.000                      0                   14  
clk_out1_ts_pt100_clk_wiz_0_0    clk_out2_ts_pt100_clk_wiz_0_0         12.155        0.000                      0                   12        0.085        0.000                      0                   12  
clk_out1_ts_pt100_clk_wiz_0_0_1  clk_out2_ts_pt100_clk_wiz_0_0         12.155        0.000                      0                   12        0.085        0.000                      0                   12  
clk_out2_ts_pt100_clk_wiz_0_0_1  clk_out2_ts_pt100_clk_wiz_0_0         77.022        0.000                      0                 1083        0.022        0.000                      0                 1083  
clk_out1_ts_pt100_clk_wiz_0_0    clk_out1_ts_pt100_clk_wiz_0_0_1       10.189        0.000                      0                  236        0.028        0.000                      0                  236  
clk_out2_ts_pt100_clk_wiz_0_0    clk_out1_ts_pt100_clk_wiz_0_0_1       13.418        0.000                      0                   14        0.134        0.000                      0                   14  
clk_out2_ts_pt100_clk_wiz_0_0_1  clk_out1_ts_pt100_clk_wiz_0_0_1       13.429        0.000                      0                   14        0.146        0.000                      0                   14  
clk_out1_ts_pt100_clk_wiz_0_0    clk_out2_ts_pt100_clk_wiz_0_0_1       12.166        0.000                      0                   12        0.096        0.000                      0                   12  
clk_out2_ts_pt100_clk_wiz_0_0    clk_out2_ts_pt100_clk_wiz_0_0_1       77.022        0.000                      0                 1083        0.022        0.000                      0                 1083  
clk_out1_ts_pt100_clk_wiz_0_0_1  clk_out2_ts_pt100_clk_wiz_0_0_1       12.166        0.000                      0                   12        0.096        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.189ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 1.138ns (18.595%)  route 4.982ns (81.405%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.632     5.296    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X1Y58          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X1Y58          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X1Y58          FDRE (Setup_fdre_C_CE)      -0.205    15.485    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 10.189    

Slack (MET) :             10.374ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.138ns (19.059%)  route 4.833ns (80.941%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.483     5.147    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    15.521    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 10.374    

Slack (MET) :             10.374ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.138ns (19.059%)  route 4.833ns (80.941%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.483     5.147    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    15.521    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 10.374    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.599    -0.565    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X7Y65          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.317    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[1]
    SLICE_X4Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.868    -0.805    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X4Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X4Y65          FDSE (Hold_fdse_C_D)         0.070    -0.481    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.600    -0.564    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/Q
                         net (fo=1, routed)           0.116    -0.307    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3_n_0
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.871    -0.802    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                         clock pessimism              0.238    -0.564    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.071    -0.493    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.599    -0.565    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X7Y65          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/Q
                         net (fo=1, routed)           0.119    -0.318    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[19]
    SLICE_X6Y65          SRL16E                                       r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.868    -0.805    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X6Y65          SRL16E                                       r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.253    -0.552    
    SLICE_X6Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.504    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.600    -0.564    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/Q
                         net (fo=1, routed)           0.104    -0.319    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0_n_0
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.871    -0.802    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
                         clock pessimism              0.238    -0.564    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.047    -0.517    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.292    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047    -0.500    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/Q
                         net (fo=3, routed)           0.077    -0.356    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont__0[0]
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.099    -0.257 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont/O
                         net (fo=1, routed)           0.000    -0.257    ts_pt100_i/clk_box_0/inst/clk_divClk1/p_0_in[1]
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.092    -0.468    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.830%)  route 0.125ns (43.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.272    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[5]
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.076    -0.484    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.571    -0.593    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/Q
                         net (fo=1, routed)           0.093    -0.353    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[7]
    SLICE_X8Y64          LUT3 (Prop_lut3_I2_O)        0.103    -0.250 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[8]
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.841    -0.832    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.131    -0.462    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.112    -0.284    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[6]
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.060    -0.500    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X1Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.278    ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg_n_0_[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.045    -0.233 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    ts_pt100_i/AD1_driver_v_0/inst/AD1/state[3]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X0Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.091    -0.456    ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ts_pt100_clk_wiz_0_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y17   ts_pt100_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y57      ts_pt100_i/AD1_driver_v_0/inst/AD1/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y56      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y56      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y65      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y65      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y67      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X11Y59     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X12Y59     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y57     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y57     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y57     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y58     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y58     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y65      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y65      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X0Y57      ts_pt100_i/AD1_driver_v_0/inst/AD1/CS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X0Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y56      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y56      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.022ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.704ns  (logic 12.051ns (53.080%)  route 10.653ns (46.920%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.009    20.649    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.978 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[29]_i_2/O
                         net (fo=1, routed)           0.957    21.935    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_3
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.059 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[29]_i_1__0/O
                         net (fo=1, routed)           0.000    22.059    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[29]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.029    99.081    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]
  -------------------------------------------------------------------
                         required time                         99.081    
                         arrival time                         -22.059    
  -------------------------------------------------------------------
                         slack                                 77.022    

Slack (MET) :             77.147ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.582ns  (logic 12.051ns (53.366%)  route 10.531ns (46.634%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.009    20.649    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.978 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[36]_i_2/O
                         net (fo=1, routed)           0.835    21.813    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_10
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[36]_i_1__0/O
                         net (fo=1, routed)           0.000    21.937    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[36]
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.689    98.668    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/C
                         clock pessimism              0.568    99.236    
                         clock uncertainty           -0.183    99.053    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031    99.084    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]
  -------------------------------------------------------------------
                         required time                         99.084    
                         arrival time                         -21.937    
  -------------------------------------------------------------------
                         slack                                 77.147    

Slack (MET) :             77.179ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.549ns  (logic 12.051ns (53.445%)  route 10.498ns (46.555%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.167    20.807    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.136 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[33]_i_2/O
                         net (fo=1, routed)           0.644    21.780    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_7
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.904 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[33]_i_1__0/O
                         net (fo=1, routed)           0.000    21.904    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[33]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    99.083    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]
  -------------------------------------------------------------------
                         required time                         99.083    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 77.179    

Slack (MET) :             77.264ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.514ns  (logic 12.111ns (53.793%)  route 10.403ns (46.207%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.543 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[2]
                         net (fo=7, routed)           1.280    17.824    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[22]
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.301    18.125 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/divider_copy[52]_i_34/O
                         net (fo=1, routed)           0.000    18.125    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_411
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.724 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_5/O[0]
                         net (fo=2, routed)           0.869    19.593    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/res02_out[24]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.295    19.888 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_5/O
                         net (fo=1, routed)           0.797    20.685    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/result_reg[27]_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    20.809 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/quotient[27]_i_3/O
                         net (fo=1, routed)           0.936    21.745    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/cont_reg[2]_3
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1/O
                         net (fo=1, routed)           0.000    21.869    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1_n_0
    SLICE_X12Y44         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.692    98.671    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X12Y44         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/C
                         clock pessimism              0.568    99.239    
                         clock uncertainty           -0.183    99.056    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077    99.133    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         99.133    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                 77.264    

Slack (MET) :             77.266ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.549ns  (logic 12.077ns (53.560%)  route 10.472ns (46.440%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.164    20.804    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.133 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[28]_i_2/O
                         net (fo=1, routed)           0.621    21.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_2
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.150    21.904 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[28]_i_1__0/O
                         net (fo=1, routed)           0.000    21.904    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[28]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.118    99.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]
  -------------------------------------------------------------------
                         required time                         99.170    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 77.266    

Slack (MET) :             77.297ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.477ns  (logic 12.051ns (53.614%)  route 10.426ns (46.386%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.161    20.801    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.130 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[26]_i_2/O
                         net (fo=1, routed)           0.578    21.709    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.833 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]_i_1__0/O
                         net (fo=1, routed)           0.000    21.833    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.077    99.129    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 77.297    

Slack (MET) :             77.333ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.439ns  (logic 12.080ns (53.835%)  route 10.359ns (46.165%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.487    20.127    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.329    20.456 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[46]_i_2/O
                         net (fo=1, routed)           1.185    21.641    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_20
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.153    21.794 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[46]_i_1__0/O
                         net (fo=1, routed)           0.000    21.794    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[46]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.075    99.127    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]
  -------------------------------------------------------------------
                         required time                         99.127    
                         arrival time                         -21.794    
  -------------------------------------------------------------------
                         slack                                 77.333    

Slack (MET) :             77.336ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.442ns  (logic 12.051ns (53.698%)  route 10.391ns (46.302%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.963    20.603    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.329    20.932 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[27]_i_2/O
                         net (fo=1, routed)           0.741    21.673    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_1
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.797 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]_i_1__0/O
                         net (fo=1, routed)           0.000    21.797    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.081    99.133    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                         99.133    
                         arrival time                         -21.797    
  -------------------------------------------------------------------
                         slack                                 77.336    

Slack (MET) :             77.349ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.424ns  (logic 12.081ns (53.876%)  route 10.343ns (46.124%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.485    20.125    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.329    20.454 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[42]_i_2/O
                         net (fo=1, routed)           1.171    21.625    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_16
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.154    21.779 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[42]_i_1__0/O
                         net (fo=1, routed)           0.000    21.779    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[42]
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.689    98.668    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/C
                         clock pessimism              0.568    99.236    
                         clock uncertainty           -0.183    99.053    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.075    99.128    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]
  -------------------------------------------------------------------
                         required time                         99.128    
                         arrival time                         -21.779    
  -------------------------------------------------------------------
                         slack                                 77.349    

Slack (MET) :             77.412ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.316ns  (logic 12.051ns (54.003%)  route 10.265ns (45.997%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.008    20.648    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.977 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[30]_i_2/O
                         net (fo=1, routed)           0.570    21.547    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_4
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.671 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]_i_1__0/O
                         net (fo=1, routed)           0.000    21.671    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    99.083    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                         99.083    
                         arrival time                         -21.671    
  -------------------------------------------------------------------
                         slack                                 77.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.671    -0.493    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X2Y48          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.110    -0.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/quotient[8]
    SLICE_X2Y49          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.948    -0.725    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y49          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/C
                         clock pessimism              0.249    -0.477    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.053    -0.424    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.576    -0.588    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X12Y50         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/Q
                         net (fo=2, routed)           0.112    -0.312    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[6]
    SLICE_X12Y51         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.847    -0.826    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X12Y51         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.052    -0.520    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.576    -0.588    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y52         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.312    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[14]
    SLICE_X10Y53         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.846    -0.827    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X10Y53         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.052    -0.521    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.666    -0.498    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y37          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.213    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/quotient[0]
    SLICE_X6Y36          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.941    -0.732    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y36          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.059    -0.425    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.664    -0.500    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X6Y33          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/Q
                         net (fo=4, routed)           0.122    -0.214    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]_0
    SLICE_X6Y32          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.938    -0.735    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X6Y32          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.059    -0.428    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.604    -0.560    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/clk
    SLICE_X7Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/Q
                         net (fo=7, routed)           0.173    -0.246    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont[2]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.046    -0.200 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_0[3]
    SLICE_X6Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.875    -0.798    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/clk
    SLICE_X6Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.131    -0.416    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.278%)  route 0.151ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.603    -0.561    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDSE (Prop_fdse_C_Q)         0.141    -0.420 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/Q
                         net (fo=2, routed)           0.151    -0.269    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]_0
    SLICE_X5Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X5Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y55          FDSE (Hold_fdse_C_D)         0.060    -0.488    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.641    -0.523    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/clk
    SLICE_X8Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.231    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont[0]
    SLICE_X9Y45          LUT4 (Prop_lut4_I1_O)        0.048    -0.183 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_0[3]
    SLICE_X9Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.916    -0.757    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/clk
    SLICE_X9Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.107    -0.403    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.603    -0.561    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/Q
                         net (fo=2, routed)           0.152    -0.268    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]_0
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X4Y55          FDSE (Hold_fdse_C_D)         0.055    -0.490    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.260%)  route 0.199ns (51.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.671    -0.493    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X3Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/Q
                         net (fo=1, routed)           0.199    -0.152    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I2_O)        0.045    -0.107 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[27]
    SLICE_X6Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.947    -0.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/C
                         clock pessimism              0.272    -0.455    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.121    -0.334    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ts_pt100_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   ts_pt100_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y38      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y38      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y41      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y41      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y36      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y36      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X4Y47      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y47      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y47      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X4Y47      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ts_pt100_clk_wiz_0_0
  To Clock:  clkfbout_ts_pt100_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ts_pt100_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   ts_pt100_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.191ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 1.138ns (18.595%)  route 4.982ns (81.405%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.632     5.296    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X1Y58          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X1Y58          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.134    15.692    
    SLICE_X1Y58          FDRE (Setup_fdre_C_CE)      -0.205    15.487    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.487    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 10.191    

Slack (MET) :             10.376ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.138ns (19.059%)  route 4.833ns (80.941%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.483     5.147    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.134    15.692    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    15.523    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 10.376    

Slack (MET) :             10.376ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.138ns (19.059%)  route 4.833ns (80.941%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.483     5.147    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.134    15.692    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    15.523    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 10.376    

Slack (MET) :             10.527ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.134    15.693    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.524    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.527    

Slack (MET) :             10.527ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.134    15.693    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.524    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.527    

Slack (MET) :             10.527ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.134    15.693    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.524    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.527    

Slack (MET) :             10.527ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.134    15.693    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.524    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.527    

Slack (MET) :             10.527ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.134    15.693    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.524    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.527    

Slack (MET) :             10.527ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.134    15.693    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.524    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.527    

Slack (MET) :             10.527ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.258ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.134    15.693    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.524    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.524    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.599    -0.565    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X7Y65          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.317    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[1]
    SLICE_X4Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.868    -0.805    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X4Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X4Y65          FDSE (Hold_fdse_C_D)         0.070    -0.481    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.600    -0.564    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/Q
                         net (fo=1, routed)           0.116    -0.307    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3_n_0
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.871    -0.802    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                         clock pessimism              0.238    -0.564    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.071    -0.493    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.599    -0.565    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X7Y65          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/Q
                         net (fo=1, routed)           0.119    -0.318    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[19]
    SLICE_X6Y65          SRL16E                                       r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.868    -0.805    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X6Y65          SRL16E                                       r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.253    -0.552    
    SLICE_X6Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.504    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.600    -0.564    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/Q
                         net (fo=1, routed)           0.104    -0.319    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0_n_0
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.871    -0.802    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
                         clock pessimism              0.238    -0.564    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.047    -0.517    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.292    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047    -0.500    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/Q
                         net (fo=3, routed)           0.077    -0.356    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont__0[0]
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.099    -0.257 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont/O
                         net (fo=1, routed)           0.000    -0.257    ts_pt100_i/clk_box_0/inst/clk_divClk1/p_0_in[1]
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.092    -0.468    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.830%)  route 0.125ns (43.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.272    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[5]
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.076    -0.484    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.571    -0.593    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/Q
                         net (fo=1, routed)           0.093    -0.353    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[7]
    SLICE_X8Y64          LUT3 (Prop_lut3_I2_O)        0.103    -0.250 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[8]
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.841    -0.832    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.131    -0.462    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.112    -0.284    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[6]
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.060    -0.500    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X1Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.278    ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg_n_0_[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.045    -0.233 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    ts_pt100_i/AD1_driver_v_0/inst/AD1/state[3]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X0Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.091    -0.456    ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ts_pt100_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y17   ts_pt100_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y57      ts_pt100_i/AD1_driver_v_0/inst/AD1/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X0Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y56      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X3Y56      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y65      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y65      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y67      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X11Y59     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X12Y59     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y57     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y57     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y57     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y58     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X10Y58     ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y65      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X6Y65      ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X0Y57      ts_pt100_i/AD1_driver_v_0/inst/AD1/CS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X0Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y56      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X3Y56      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X2Y55      ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.034ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.704ns  (logic 12.051ns (53.080%)  route 10.653ns (46.920%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.009    20.649    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.978 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[29]_i_2/O
                         net (fo=1, routed)           0.957    21.935    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_3
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.059 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[29]_i_1__0/O
                         net (fo=1, routed)           0.000    22.059    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[29]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.172    99.064    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.029    99.093    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]
  -------------------------------------------------------------------
                         required time                         99.093    
                         arrival time                         -22.059    
  -------------------------------------------------------------------
                         slack                                 77.034    

Slack (MET) :             77.158ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.582ns  (logic 12.051ns (53.366%)  route 10.531ns (46.634%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.009    20.649    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.978 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[36]_i_2/O
                         net (fo=1, routed)           0.835    21.813    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_10
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[36]_i_1__0/O
                         net (fo=1, routed)           0.000    21.937    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[36]
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.689    98.668    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/C
                         clock pessimism              0.568    99.236    
                         clock uncertainty           -0.172    99.065    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031    99.096    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]
  -------------------------------------------------------------------
                         required time                         99.096    
                         arrival time                         -21.937    
  -------------------------------------------------------------------
                         slack                                 77.158    

Slack (MET) :             77.191ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.549ns  (logic 12.051ns (53.445%)  route 10.498ns (46.555%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.167    20.807    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.136 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[33]_i_2/O
                         net (fo=1, routed)           0.644    21.780    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_7
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.904 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[33]_i_1__0/O
                         net (fo=1, routed)           0.000    21.904    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[33]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.172    99.064    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    99.095    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]
  -------------------------------------------------------------------
                         required time                         99.095    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 77.191    

Slack (MET) :             77.275ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.514ns  (logic 12.111ns (53.793%)  route 10.403ns (46.207%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.543 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[2]
                         net (fo=7, routed)           1.280    17.824    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[22]
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.301    18.125 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/divider_copy[52]_i_34/O
                         net (fo=1, routed)           0.000    18.125    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_411
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.724 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_5/O[0]
                         net (fo=2, routed)           0.869    19.593    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/res02_out[24]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.295    19.888 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_5/O
                         net (fo=1, routed)           0.797    20.685    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/result_reg[27]_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    20.809 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/quotient[27]_i_3/O
                         net (fo=1, routed)           0.936    21.745    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/cont_reg[2]_3
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1/O
                         net (fo=1, routed)           0.000    21.869    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1_n_0
    SLICE_X12Y44         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.692    98.671    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X12Y44         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/C
                         clock pessimism              0.568    99.239    
                         clock uncertainty           -0.172    99.068    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077    99.145    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         99.145    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                 77.275    

Slack (MET) :             77.278ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.549ns  (logic 12.077ns (53.560%)  route 10.472ns (46.440%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.164    20.804    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.133 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[28]_i_2/O
                         net (fo=1, routed)           0.621    21.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_2
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.150    21.904 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[28]_i_1__0/O
                         net (fo=1, routed)           0.000    21.904    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[28]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.172    99.064    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.118    99.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]
  -------------------------------------------------------------------
                         required time                         99.182    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 77.278    

Slack (MET) :             77.308ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.477ns  (logic 12.051ns (53.614%)  route 10.426ns (46.386%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.161    20.801    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.130 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[26]_i_2/O
                         net (fo=1, routed)           0.578    21.709    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.833 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]_i_1__0/O
                         net (fo=1, routed)           0.000    21.833    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.172    99.064    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.077    99.141    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         99.141    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 77.308    

Slack (MET) :             77.344ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.439ns  (logic 12.080ns (53.835%)  route 10.359ns (46.165%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.487    20.127    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.329    20.456 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[46]_i_2/O
                         net (fo=1, routed)           1.185    21.641    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_20
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.153    21.794 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[46]_i_1__0/O
                         net (fo=1, routed)           0.000    21.794    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[46]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.172    99.064    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.075    99.139    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]
  -------------------------------------------------------------------
                         required time                         99.139    
                         arrival time                         -21.794    
  -------------------------------------------------------------------
                         slack                                 77.344    

Slack (MET) :             77.347ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.442ns  (logic 12.051ns (53.698%)  route 10.391ns (46.302%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.963    20.603    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.329    20.932 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[27]_i_2/O
                         net (fo=1, routed)           0.741    21.673    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_1
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.797 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]_i_1__0/O
                         net (fo=1, routed)           0.000    21.797    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.172    99.064    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.081    99.145    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                         99.145    
                         arrival time                         -21.797    
  -------------------------------------------------------------------
                         slack                                 77.347    

Slack (MET) :             77.361ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.424ns  (logic 12.081ns (53.876%)  route 10.343ns (46.124%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.485    20.125    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.329    20.454 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[42]_i_2/O
                         net (fo=1, routed)           1.171    21.625    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_16
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.154    21.779 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[42]_i_1__0/O
                         net (fo=1, routed)           0.000    21.779    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[42]
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.689    98.668    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/C
                         clock pessimism              0.568    99.236    
                         clock uncertainty           -0.172    99.065    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.075    99.140    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]
  -------------------------------------------------------------------
                         required time                         99.140    
                         arrival time                         -21.779    
  -------------------------------------------------------------------
                         slack                                 77.361    

Slack (MET) :             77.424ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.316ns  (logic 12.051ns (54.003%)  route 10.265ns (45.997%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.008    20.648    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.977 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[30]_i_2/O
                         net (fo=1, routed)           0.570    21.547    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_4
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.671 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]_i_1__0/O
                         net (fo=1, routed)           0.000    21.671    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.172    99.064    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    99.095    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                         99.095    
                         arrival time                         -21.671    
  -------------------------------------------------------------------
                         slack                                 77.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.671    -0.493    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X2Y48          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.110    -0.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/quotient[8]
    SLICE_X2Y49          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.948    -0.725    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y49          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/C
                         clock pessimism              0.249    -0.477    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.053    -0.424    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.576    -0.588    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X12Y50         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/Q
                         net (fo=2, routed)           0.112    -0.312    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[6]
    SLICE_X12Y51         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.847    -0.826    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X12Y51         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/C
                         clock pessimism              0.254    -0.572    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.052    -0.520    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.576    -0.588    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y52         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.312    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[14]
    SLICE_X10Y53         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.846    -0.827    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X10Y53         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.052    -0.521    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.666    -0.498    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y37          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.213    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/quotient[0]
    SLICE_X6Y36          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.941    -0.732    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y36          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                         clock pessimism              0.249    -0.484    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.059    -0.425    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.664    -0.500    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X6Y33          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/Q
                         net (fo=4, routed)           0.122    -0.214    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]_0
    SLICE_X6Y32          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.938    -0.735    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X6Y32          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.059    -0.428    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.604    -0.560    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/clk
    SLICE_X7Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/Q
                         net (fo=7, routed)           0.173    -0.246    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont[2]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.046    -0.200 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_0[3]
    SLICE_X6Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.875    -0.798    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/clk
    SLICE_X6Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.131    -0.416    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.278%)  route 0.151ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.603    -0.561    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDSE (Prop_fdse_C_Q)         0.141    -0.420 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/Q
                         net (fo=2, routed)           0.151    -0.269    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]_0
    SLICE_X5Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X5Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/C
                         clock pessimism              0.251    -0.548    
    SLICE_X5Y55          FDSE (Hold_fdse_C_D)         0.060    -0.488    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.641    -0.523    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/clk
    SLICE_X8Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.231    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont[0]
    SLICE_X9Y45          LUT4 (Prop_lut4_I1_O)        0.048    -0.183 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_0[3]
    SLICE_X9Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.916    -0.757    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/clk
    SLICE_X9Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.107    -0.403    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.603    -0.561    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/Q
                         net (fo=2, routed)           0.152    -0.268    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]_0
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X4Y55          FDSE (Hold_fdse_C_D)         0.055    -0.490    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.260%)  route 0.199ns (51.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.671    -0.493    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X3Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/Q
                         net (fo=1, routed)           0.199    -0.152    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I2_O)        0.045    -0.107 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[27]
    SLICE_X6Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.947    -0.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/C
                         clock pessimism              0.272    -0.455    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.121    -0.334    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_ts_pt100_clk_wiz_0_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   ts_pt100_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y38      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y38      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y41      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y41      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y36      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y36      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[7]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X4Y47      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y47      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y47      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X4Y47      ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/dividend_copy_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X12Y56     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y57     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y58     ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ts_pt100_clk_wiz_0_0_1
  To Clock:  clkfbout_ts_pt100_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ts_pt100_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   ts_pt100_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.418ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.419ns (16.736%)  route 2.085ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/Q
                         net (fo=1, routed)           2.085     1.610    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[13]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.303    15.263    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.236    15.027    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 13.418    

Slack (MET) :             13.599ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.478ns (20.513%)  route 1.852ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 15.168 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           1.852     1.437    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X12Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    15.168    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.395    15.564    
                         clock uncertainty           -0.303    15.260    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)       -0.225    15.035    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 13.599    

Slack (MET) :             13.715ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           1.923     1.485    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.064    15.200    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 13.715    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.419ns (19.033%)  route 1.782ns (80.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           1.782     1.308    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.303    15.263    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.229    15.034    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.747ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.456ns (19.376%)  route 1.897ns (80.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/Q
                         net (fo=1, routed)           1.897     1.460    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.058    15.206    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                 13.747    

Slack (MET) :             13.798ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.518ns (22.517%)  route 1.783ns (77.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 15.168 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           1.783     1.407    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    15.168    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.395    15.564    
                         clock uncertainty           -0.303    15.260    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)       -0.056    15.204    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 13.798    

Slack (MET) :             13.828ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.456ns (20.079%)  route 1.815ns (79.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           1.815     1.377    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.059    15.205    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 13.828    

Slack (MET) :             13.830ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.419ns (20.103%)  route 1.665ns (79.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           1.665     1.191    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.244    15.020    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 13.830    

Slack (MET) :             13.844ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.419ns (20.503%)  route 1.625ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           1.625     1.150    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.303    15.263    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)       -0.270    14.993    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 13.844    

Slack (MET) :             13.844ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.456ns (20.255%)  route 1.795ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/Q
                         net (fo=1, routed)           1.795     1.358    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.063    15.201    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 13.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.195%)  route 0.662ns (83.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/Q
                         net (fo=1, routed)           0.662     0.200    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.034     0.066    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.373%)  route 0.683ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.575    -0.589    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           0.683     0.257    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.844    -0.829    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.557    -0.273    
                         clock uncertainty            0.303     0.031    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.090     0.121    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.729%)  route 0.686ns (84.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/Q
                         net (fo=1, routed)           0.686     0.224    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.032     0.064    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.801%)  route 0.698ns (83.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           0.698     0.249    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.055     0.087    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.450%)  route 0.700ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           0.700     0.238    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.037     0.069    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.492%)  route 0.698ns (84.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           0.698     0.236    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.033     0.065    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.027%)  route 0.739ns (83.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           0.739     0.289    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.084     0.116    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.128ns (15.947%)  route 0.675ns (84.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           0.675     0.212    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)        -0.008     0.024    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.656%)  route 0.760ns (84.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/Q
                         net (fo=1, routed)           0.760     0.310    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.089     0.121    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.631%)  route 0.761ns (84.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           0.761     0.312    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.090     0.122    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.189ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 1.138ns (18.595%)  route 4.982ns (81.405%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.632     5.296    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X1Y58          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X1Y58          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X1Y58          FDRE (Setup_fdre_C_CE)      -0.205    15.485    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 10.189    

Slack (MET) :             10.374ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.138ns (19.059%)  route 4.833ns (80.941%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.483     5.147    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    15.521    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 10.374    

Slack (MET) :             10.374ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.138ns (19.059%)  route 4.833ns (80.941%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.483     5.147    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    15.521    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 10.374    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.599    -0.565    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X7Y65          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.317    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[1]
    SLICE_X4Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.868    -0.805    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X4Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.136    -0.415    
    SLICE_X4Y65          FDSE (Hold_fdse_C_D)         0.070    -0.345    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.600    -0.564    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/Q
                         net (fo=1, routed)           0.116    -0.307    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3_n_0
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.871    -0.802    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                         clock pessimism              0.238    -0.564    
                         clock uncertainty            0.136    -0.428    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.071    -0.357    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.599    -0.565    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X7Y65          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/Q
                         net (fo=1, routed)           0.119    -0.318    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[19]
    SLICE_X6Y65          SRL16E                                       r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.868    -0.805    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X6Y65          SRL16E                                       r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.136    -0.416    
    SLICE_X6Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.368    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.600    -0.564    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/Q
                         net (fo=1, routed)           0.104    -0.319    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0_n_0
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.871    -0.802    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
                         clock pessimism              0.238    -0.564    
                         clock uncertainty            0.136    -0.428    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.047    -0.381    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.292    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.136    -0.411    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047    -0.364    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/Q
                         net (fo=3, routed)           0.077    -0.356    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont__0[0]
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.099    -0.257 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont/O
                         net (fo=1, routed)           0.000    -0.257    ts_pt100_i/clk_box_0/inst/clk_divClk1/p_0_in[1]
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.136    -0.424    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.092    -0.332    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.830%)  route 0.125ns (43.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.272    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[5]
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.136    -0.424    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.076    -0.348    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.571    -0.593    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/Q
                         net (fo=1, routed)           0.093    -0.353    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[7]
    SLICE_X8Y64          LUT3 (Prop_lut3_I2_O)        0.103    -0.250 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[8]
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.841    -0.832    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.136    -0.457    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.131    -0.326    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.112    -0.284    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[6]
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.136    -0.424    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.060    -0.364    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X1Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.278    ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg_n_0_[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.045    -0.233 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    ts_pt100_i/AD1_driver_v_0/inst/AD1/state[3]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X0Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.136    -0.411    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.091    -0.320    ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.419ns (16.736%)  route 2.085ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/Q
                         net (fo=1, routed)           2.085     1.610    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[13]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.292    15.275    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.236    15.039    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.610ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.478ns (20.513%)  route 1.852ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 15.168 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           1.852     1.437    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X12Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    15.168    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.395    15.564    
                         clock uncertainty           -0.292    15.272    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)       -0.225    15.047    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 13.610    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           1.923     1.485    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.064    15.212    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.738ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.419ns (19.033%)  route 1.782ns (80.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           1.782     1.308    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.292    15.275    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.229    15.046    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 13.738    

Slack (MET) :             13.758ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.456ns (19.376%)  route 1.897ns (80.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/Q
                         net (fo=1, routed)           1.897     1.460    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.058    15.218    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                 13.758    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.518ns (22.517%)  route 1.783ns (77.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 15.168 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           1.783     1.407    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    15.168    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.395    15.564    
                         clock uncertainty           -0.292    15.272    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)       -0.056    15.216    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 13.809    

Slack (MET) :             13.840ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.456ns (20.079%)  route 1.815ns (79.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           1.815     1.377    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.059    15.217    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 13.840    

Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.419ns (20.103%)  route 1.665ns (79.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           1.665     1.191    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.244    15.032    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.419ns (20.503%)  route 1.625ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           1.625     1.150    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.292    15.275    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)       -0.270    15.005    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.456ns (20.255%)  route 1.795ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/Q
                         net (fo=1, routed)           1.795     1.358    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.063    15.213    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 13.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.195%)  route 0.662ns (83.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/Q
                         net (fo=1, routed)           0.662     0.200    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.034     0.054    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.373%)  route 0.683ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.575    -0.589    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           0.683     0.257    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.844    -0.829    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.557    -0.273    
                         clock uncertainty            0.292     0.019    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.090     0.109    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.729%)  route 0.686ns (84.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/Q
                         net (fo=1, routed)           0.686     0.224    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.032     0.052    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.801%)  route 0.698ns (83.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           0.698     0.249    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.055     0.075    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.450%)  route 0.700ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           0.700     0.238    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.037     0.057    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.492%)  route 0.698ns (84.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           0.698     0.236    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.033     0.053    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.027%)  route 0.739ns (83.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           0.739     0.289    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.084     0.104    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.128ns (15.947%)  route 0.675ns (84.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           0.675     0.212    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)        -0.008     0.012    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.656%)  route 0.760ns (84.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/Q
                         net (fo=1, routed)           0.760     0.310    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.089     0.109    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.631%)  route 0.761ns (84.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           0.761     0.312    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.090     0.110    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        4.080ns  (logic 0.897ns (21.983%)  route 3.183ns (78.017%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478    82.997 f  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.444    84.440    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.295    84.735 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3/O
                         net (fo=1, routed)           1.740    86.475    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.124    86.599 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000    86.599    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    98.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                         -86.599    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.650ns  (logic 0.642ns (24.227%)  route 2.008ns (75.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           2.008    85.045    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.124    85.169 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000    85.169    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.605    98.585    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.395    98.980    
                         clock uncertainty           -0.303    98.677    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.029    98.706    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         98.706    
                         arrival time                         -85.169    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.583ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.652ns  (logic 0.716ns (26.994%)  route 1.936ns (73.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    82.938 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           1.936    84.874    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.297    85.171 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000    85.171    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.079    98.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                         -85.171    
  -------------------------------------------------------------------
                         slack                                 13.583    

Slack (MET) :             13.692ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.827%)  route 1.961ns (77.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           1.961    84.936    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.124    85.060 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000    85.060    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.077    98.752    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         98.752    
                         arrival time                         -85.059    
  -------------------------------------------------------------------
                         slack                                 13.692    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.433%)  route 1.895ns (76.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           1.895    84.870    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.994 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000    84.994    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    98.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                         -84.994    
  -------------------------------------------------------------------
                         slack                                 13.760    

Slack (MET) :             13.775ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.592%)  route 1.772ns (73.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           1.772    84.809    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.933 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000    84.933    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.605    98.585    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.395    98.980    
                         clock uncertainty           -0.303    98.677    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.031    98.708    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                         -84.933    
  -------------------------------------------------------------------
                         slack                                 13.775    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.345ns  (logic 0.580ns (24.734%)  route 1.765ns (75.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           1.765    84.740    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.124    84.864 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000    84.864    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    98.706    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         98.706    
                         arrival time                         -84.864    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.843ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.414%)  route 1.700ns (72.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           1.700    84.737    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.861 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000    84.861    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.029    98.704    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         98.704    
                         arrival time                         -84.861    
  -------------------------------------------------------------------
                         slack                                 13.843    

Slack (MET) :             13.941ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.292ns  (logic 0.773ns (33.719%)  route 1.519ns (66.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478    82.997 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.519    84.516    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.295    84.811 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000    84.811    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.077    98.752    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         98.752    
                         arrival time                         -84.811    
  -------------------------------------------------------------------
                         slack                                 13.941    

Slack (MET) :             13.951ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.286ns  (logic 0.718ns (31.407%)  route 1.568ns (68.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    82.938 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           1.568    84.506    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.299    84.805 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000    84.805    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.081    98.756    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         98.756    
                         arrival time                         -84.805    
  -------------------------------------------------------------------
                         slack                                 13.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.226ns (28.370%)  route 0.571ns (71.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           0.571     0.138    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.098     0.236 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000     0.236    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.091     0.152    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.298%)  route 0.687ns (78.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           0.687     0.268    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.313 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.313    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[20]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.227ns (25.647%)  route 0.658ns (74.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           0.658     0.226    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.099     0.325 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.598%)  route 0.677ns (76.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.677     0.280    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[0]
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.045     0.325 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.246ns (27.258%)  route 0.656ns (72.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           0.656     0.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.098     0.342 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000     0.342    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.120     0.181    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.308%)  route 0.730ns (79.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           0.730     0.311    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000     0.356    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.092     0.153    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.209ns (22.819%)  route 0.707ns (77.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           0.707     0.311    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000     0.356    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.091     0.152    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.209ns (21.993%)  route 0.741ns (78.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           0.741     0.345    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000     0.390    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.877    -0.796    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.303     0.064    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.092     0.156    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.824%)  route 0.802ns (81.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           0.802     0.383    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.428 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.226ns (21.660%)  route 0.817ns (78.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           0.817     0.385    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.098     0.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        4.080ns  (logic 0.897ns (21.983%)  route 3.183ns (78.017%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478    82.997 f  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.444    84.440    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.295    84.735 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3/O
                         net (fo=1, routed)           1.740    86.475    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.124    86.599 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000    86.599    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    98.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                         -86.599    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             13.537ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.650ns  (logic 0.642ns (24.227%)  route 2.008ns (75.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           2.008    85.045    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.124    85.169 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000    85.169    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.605    98.585    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.395    98.980    
                         clock uncertainty           -0.303    98.677    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.029    98.706    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         98.706    
                         arrival time                         -85.169    
  -------------------------------------------------------------------
                         slack                                 13.537    

Slack (MET) :             13.583ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.652ns  (logic 0.716ns (26.994%)  route 1.936ns (73.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    82.938 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           1.936    84.874    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.297    85.171 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000    85.171    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.079    98.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                         -85.171    
  -------------------------------------------------------------------
                         slack                                 13.583    

Slack (MET) :             13.692ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.827%)  route 1.961ns (77.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           1.961    84.936    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.124    85.060 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000    85.060    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.077    98.752    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         98.752    
                         arrival time                         -85.059    
  -------------------------------------------------------------------
                         slack                                 13.692    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.433%)  route 1.895ns (76.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           1.895    84.870    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.994 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000    84.994    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    98.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         98.754    
                         arrival time                         -84.994    
  -------------------------------------------------------------------
                         slack                                 13.760    

Slack (MET) :             13.775ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.592%)  route 1.772ns (73.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           1.772    84.809    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.933 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000    84.933    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.605    98.585    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.395    98.980    
                         clock uncertainty           -0.303    98.677    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.031    98.708    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         98.708    
                         arrival time                         -84.933    
  -------------------------------------------------------------------
                         slack                                 13.775    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.345ns  (logic 0.580ns (24.734%)  route 1.765ns (75.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           1.765    84.740    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.124    84.864 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000    84.864    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    98.706    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         98.706    
                         arrival time                         -84.864    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.843ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.414%)  route 1.700ns (72.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           1.700    84.737    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.861 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000    84.861    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.029    98.704    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         98.704    
                         arrival time                         -84.861    
  -------------------------------------------------------------------
                         slack                                 13.843    

Slack (MET) :             13.941ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.292ns  (logic 0.773ns (33.719%)  route 1.519ns (66.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478    82.997 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.519    84.516    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.295    84.811 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000    84.811    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.077    98.752    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         98.752    
                         arrival time                         -84.811    
  -------------------------------------------------------------------
                         slack                                 13.941    

Slack (MET) :             13.951ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.286ns  (logic 0.718ns (31.407%)  route 1.568ns (68.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    82.938 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           1.568    84.506    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.299    84.805 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000    84.805    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.303    98.675    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.081    98.756    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         98.756    
                         arrival time                         -84.805    
  -------------------------------------------------------------------
                         slack                                 13.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.226ns (28.370%)  route 0.571ns (71.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           0.571     0.138    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.098     0.236 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000     0.236    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.091     0.152    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.298%)  route 0.687ns (78.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           0.687     0.268    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.313 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.313    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[20]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.227ns (25.647%)  route 0.658ns (74.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           0.658     0.226    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.099     0.325 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.598%)  route 0.677ns (76.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.677     0.280    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[0]
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.045     0.325 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.246ns (27.258%)  route 0.656ns (72.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           0.656     0.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.098     0.342 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000     0.342    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.120     0.181    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.308%)  route 0.730ns (79.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           0.730     0.311    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000     0.356    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.092     0.153    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.209ns (22.819%)  route 0.707ns (77.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           0.707     0.311    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000     0.356    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.091     0.152    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.209ns (21.993%)  route 0.741ns (78.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           0.741     0.345    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000     0.390    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.877    -0.796    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.303     0.064    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.092     0.156    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.824%)  route 0.802ns (81.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           0.802     0.383    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.428 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.226ns (21.660%)  route 0.817ns (78.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           0.817     0.385    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.098     0.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.303     0.061    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.121     0.182    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.302    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.022ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.704ns  (logic 12.051ns (53.080%)  route 10.653ns (46.920%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.009    20.649    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.978 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[29]_i_2/O
                         net (fo=1, routed)           0.957    21.935    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_3
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.059 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[29]_i_1__0/O
                         net (fo=1, routed)           0.000    22.059    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[29]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.029    99.081    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]
  -------------------------------------------------------------------
                         required time                         99.081    
                         arrival time                         -22.059    
  -------------------------------------------------------------------
                         slack                                 77.022    

Slack (MET) :             77.147ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.582ns  (logic 12.051ns (53.366%)  route 10.531ns (46.634%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.009    20.649    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.978 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[36]_i_2/O
                         net (fo=1, routed)           0.835    21.813    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_10
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[36]_i_1__0/O
                         net (fo=1, routed)           0.000    21.937    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[36]
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.689    98.668    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/C
                         clock pessimism              0.568    99.236    
                         clock uncertainty           -0.183    99.053    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031    99.084    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]
  -------------------------------------------------------------------
                         required time                         99.084    
                         arrival time                         -21.937    
  -------------------------------------------------------------------
                         slack                                 77.147    

Slack (MET) :             77.179ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.549ns  (logic 12.051ns (53.445%)  route 10.498ns (46.555%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.167    20.807    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.136 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[33]_i_2/O
                         net (fo=1, routed)           0.644    21.780    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_7
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.904 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[33]_i_1__0/O
                         net (fo=1, routed)           0.000    21.904    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[33]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    99.083    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]
  -------------------------------------------------------------------
                         required time                         99.083    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 77.179    

Slack (MET) :             77.264ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.514ns  (logic 12.111ns (53.793%)  route 10.403ns (46.207%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.543 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[2]
                         net (fo=7, routed)           1.280    17.824    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[22]
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.301    18.125 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/divider_copy[52]_i_34/O
                         net (fo=1, routed)           0.000    18.125    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_411
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.724 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_5/O[0]
                         net (fo=2, routed)           0.869    19.593    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/res02_out[24]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.295    19.888 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_5/O
                         net (fo=1, routed)           0.797    20.685    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/result_reg[27]_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    20.809 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/quotient[27]_i_3/O
                         net (fo=1, routed)           0.936    21.745    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/cont_reg[2]_3
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1/O
                         net (fo=1, routed)           0.000    21.869    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1_n_0
    SLICE_X12Y44         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.692    98.671    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X12Y44         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/C
                         clock pessimism              0.568    99.239    
                         clock uncertainty           -0.183    99.056    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077    99.133    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         99.133    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                 77.264    

Slack (MET) :             77.266ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.549ns  (logic 12.077ns (53.560%)  route 10.472ns (46.440%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.164    20.804    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.133 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[28]_i_2/O
                         net (fo=1, routed)           0.621    21.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_2
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.150    21.904 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[28]_i_1__0/O
                         net (fo=1, routed)           0.000    21.904    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[28]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.118    99.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]
  -------------------------------------------------------------------
                         required time                         99.170    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 77.266    

Slack (MET) :             77.297ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.477ns  (logic 12.051ns (53.614%)  route 10.426ns (46.386%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.161    20.801    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.130 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[26]_i_2/O
                         net (fo=1, routed)           0.578    21.709    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.833 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]_i_1__0/O
                         net (fo=1, routed)           0.000    21.833    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.077    99.129    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 77.297    

Slack (MET) :             77.333ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.439ns  (logic 12.080ns (53.835%)  route 10.359ns (46.165%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.487    20.127    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.329    20.456 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[46]_i_2/O
                         net (fo=1, routed)           1.185    21.641    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_20
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.153    21.794 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[46]_i_1__0/O
                         net (fo=1, routed)           0.000    21.794    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[46]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.075    99.127    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]
  -------------------------------------------------------------------
                         required time                         99.127    
                         arrival time                         -21.794    
  -------------------------------------------------------------------
                         slack                                 77.333    

Slack (MET) :             77.336ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.442ns  (logic 12.051ns (53.698%)  route 10.391ns (46.302%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.963    20.603    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.329    20.932 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[27]_i_2/O
                         net (fo=1, routed)           0.741    21.673    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_1
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.797 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]_i_1__0/O
                         net (fo=1, routed)           0.000    21.797    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.081    99.133    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                         99.133    
                         arrival time                         -21.797    
  -------------------------------------------------------------------
                         slack                                 77.336    

Slack (MET) :             77.349ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.424ns  (logic 12.081ns (53.876%)  route 10.343ns (46.124%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.485    20.125    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.329    20.454 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[42]_i_2/O
                         net (fo=1, routed)           1.171    21.625    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_16
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.154    21.779 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[42]_i_1__0/O
                         net (fo=1, routed)           0.000    21.779    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[42]
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.689    98.668    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/C
                         clock pessimism              0.568    99.236    
                         clock uncertainty           -0.183    99.053    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.075    99.128    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]
  -------------------------------------------------------------------
                         required time                         99.128    
                         arrival time                         -21.779    
  -------------------------------------------------------------------
                         slack                                 77.349    

Slack (MET) :             77.412ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        22.316ns  (logic 12.051ns (54.003%)  route 10.265ns (45.997%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.008    20.648    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.977 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[30]_i_2/O
                         net (fo=1, routed)           0.570    21.547    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_4
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.671 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]_i_1__0/O
                         net (fo=1, routed)           0.000    21.671    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    99.083    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                         99.083    
                         arrival time                         -21.671    
  -------------------------------------------------------------------
                         slack                                 77.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.671    -0.493    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X2Y48          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.110    -0.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/quotient[8]
    SLICE_X2Y49          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.948    -0.725    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y49          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/C
                         clock pessimism              0.249    -0.477    
                         clock uncertainty            0.183    -0.293    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.053    -0.240    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.576    -0.588    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X12Y50         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/Q
                         net (fo=2, routed)           0.112    -0.312    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[6]
    SLICE_X12Y51         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.847    -0.826    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X12Y51         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.052    -0.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.576    -0.588    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y52         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.312    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[14]
    SLICE_X10Y53         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.846    -0.827    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X10Y53         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.183    -0.390    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.052    -0.338    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.666    -0.498    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y37          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.213    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/quotient[0]
    SLICE_X6Y36          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.941    -0.732    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y36          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.183    -0.300    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.059    -0.241    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.664    -0.500    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X6Y33          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/Q
                         net (fo=4, routed)           0.122    -0.214    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]_0
    SLICE_X6Y32          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.938    -0.735    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X6Y32          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.183    -0.303    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.059    -0.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.604    -0.560    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/clk
    SLICE_X7Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/Q
                         net (fo=7, routed)           0.173    -0.246    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont[2]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.046    -0.200 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_0[3]
    SLICE_X6Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.875    -0.798    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/clk
    SLICE_X6Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.183    -0.364    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.131    -0.233    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.278%)  route 0.151ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.603    -0.561    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDSE (Prop_fdse_C_Q)         0.141    -0.420 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/Q
                         net (fo=2, routed)           0.151    -0.269    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]_0
    SLICE_X5Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X5Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.183    -0.365    
    SLICE_X5Y55          FDSE (Hold_fdse_C_D)         0.060    -0.305    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.641    -0.523    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/clk
    SLICE_X8Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.231    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont[0]
    SLICE_X9Y45          LUT4 (Prop_lut4_I1_O)        0.048    -0.183 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_0[3]
    SLICE_X9Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.916    -0.757    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/clk
    SLICE_X9Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.183    -0.326    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.107    -0.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.603    -0.561    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/Q
                         net (fo=2, routed)           0.152    -0.268    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]_0
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.183    -0.362    
    SLICE_X4Y55          FDSE (Hold_fdse_C_D)         0.055    -0.307    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.260%)  route 0.199ns (51.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.671    -0.493    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X3Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/Q
                         net (fo=1, routed)           0.199    -0.152    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I2_O)        0.045    -0.107 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[27]
    SLICE_X6Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.947    -0.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/C
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.183    -0.271    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.121    -0.150    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.189ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.120ns  (logic 1.138ns (18.595%)  route 4.982ns (81.405%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.632     5.296    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X1Y58          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X1Y58          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X1Y58          FDRE (Setup_fdre_C_CE)      -0.205    15.485    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.485    
                         arrival time                          -5.296    
  -------------------------------------------------------------------
                         slack                                 10.189    

Slack (MET) :             10.374ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.138ns (19.059%)  route 4.833ns (80.941%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.483     5.147    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    15.521    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 10.374    

Slack (MET) :             10.374ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.138ns (19.059%)  route 4.833ns (80.941%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 15.250 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.483     5.147    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.604    15.250    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y57          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.575    15.826    
                         clock uncertainty           -0.136    15.690    
    SLICE_X2Y57          FDRE (Setup_fdre_C_CE)      -0.169    15.521    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                 10.374    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    

Slack (MET) :             10.524ns  (required time - arrival time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.138ns (19.550%)  route 4.683ns (80.450%))
  Logic Levels:           5  (LUT3=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 15.251 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.716    -0.824    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X2Y67          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.518    -0.306 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[17]/Q
                         net (fo=5, routed)           0.996     0.690    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[17]
    SLICE_X3Y64          LUT3 (Prop_lut3_I2_O)        0.124     0.814 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6/O
                         net (fo=4, routed)           0.818     1.632    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_6_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I0_O)        0.124     1.756 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=2, routed)           0.726     2.482    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X6Y65          LUT3 (Prop_lut3_I2_O)        0.124     2.606 f  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          1.377     3.983    ts_pt100_i/AD1_driver_v_0/inst/AD1/start
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     4.107 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.433     4.541    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X0Y56          LUT3 (Prop_lut3_I1_O)        0.124     4.665 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.333     4.997    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_0
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.605    15.251    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.575    15.827    
                         clock uncertainty           -0.136    15.691    
    SLICE_X2Y56          FDRE (Setup_fdre_C_CE)      -0.169    15.522    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                          -4.997    
  -------------------------------------------------------------------
                         slack                                 10.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.599    -0.565    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X7Y65          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.317    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[1]
    SLICE_X4Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.868    -0.805    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X4Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.136    -0.415    
    SLICE_X4Y65          FDSE (Hold_fdse_C_D)         0.070    -0.345    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.600    -0.564    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/Q
                         net (fo=1, routed)           0.116    -0.307    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3_n_0
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.871    -0.802    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                         clock pessimism              0.238    -0.564    
                         clock uncertainty            0.136    -0.428    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.071    -0.357    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.599    -0.565    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X7Y65          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y65          FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/Q
                         net (fo=1, routed)           0.119    -0.318    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift[19]
    SLICE_X6Y65          SRL16E                                       r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.868    -0.805    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X6Y65          SRL16E                                       r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.253    -0.552    
                         clock uncertainty            0.136    -0.416    
    SLICE_X6Y65          SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.368    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.600    -0.564    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDSE (Prop_fdse_C_Q)         0.141    -0.423 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/Q
                         net (fo=1, routed)           0.104    -0.319    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0_n_0
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.871    -0.802    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X3Y65          FDSE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
                         clock pessimism              0.238    -0.564    
                         clock uncertainty            0.136    -0.428    
    SLICE_X3Y65          FDSE (Hold_fdse_C_D)         0.047    -0.381    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.104    -0.292    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift[10]
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.136    -0.411    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047    -0.364    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[0]/Q
                         net (fo=3, routed)           0.077    -0.356    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont__0[0]
    SLICE_X0Y55          LUT2 (Prop_lut2_I0_O)        0.099    -0.257 r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont/O
                         net (fo=1, routed)           0.000    -0.257    ts_pt100_i/clk_box_0/inst/clk_divClk1/p_0_in[1]
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/clk_box_0/inst/clk_divClk1/clk
    SLICE_X0Y55          FDRE                                         r  ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.136    -0.424    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.092    -0.332    ts_pt100_i/clk_box_0/inst/clk_divClk1/cont_reg[1]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.830%)  route 0.125ns (43.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.125    -0.272    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[5]
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.136    -0.424    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.076    -0.348    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.571    -0.593    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.148    -0.445 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/Q
                         net (fo=1, routed)           0.093    -0.353    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[7]
    SLICE_X8Y64          LUT3 (Prop_lut3_I2_O)        0.103    -0.250 r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[8]
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.841    -0.832    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X8Y64          FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.136    -0.457    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.131    -0.326    ts_pt100_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.112    -0.284    ts_pt100_i/AD1_driver_v_0/inst/AD1/p_0_in[6]
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.136    -0.424    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.060    -0.364    ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X1Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[1]/Q
                         net (fo=8, routed)           0.141    -0.278    ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg_n_0_[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.045    -0.233 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    ts_pt100_i/AD1_driver_v_0/inst/AD1/state[3]_i_1_n_0
    SLICE_X0Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.877    -0.796    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X0Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.136    -0.411    
    SLICE_X0Y56          FDRE (Hold_fdre_C_D)         0.091    -0.320    ts_pt100_i/AD1_driver_v_0/inst/AD1/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.418ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.419ns (16.736%)  route 2.085ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/Q
                         net (fo=1, routed)           2.085     1.610    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[13]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.303    15.263    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.236    15.027    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 13.418    

Slack (MET) :             13.599ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.478ns (20.513%)  route 1.852ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 15.168 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           1.852     1.437    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X12Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    15.168    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.395    15.564    
                         clock uncertainty           -0.303    15.260    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)       -0.225    15.035    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 13.599    

Slack (MET) :             13.715ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           1.923     1.485    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.064    15.200    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 13.715    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.419ns (19.033%)  route 1.782ns (80.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           1.782     1.308    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.303    15.263    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.229    15.034    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.747ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.456ns (19.376%)  route 1.897ns (80.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/Q
                         net (fo=1, routed)           1.897     1.460    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.058    15.206    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                 13.747    

Slack (MET) :             13.798ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.518ns (22.517%)  route 1.783ns (77.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 15.168 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           1.783     1.407    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    15.168    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.395    15.564    
                         clock uncertainty           -0.303    15.260    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)       -0.056    15.204    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 13.798    

Slack (MET) :             13.828ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.456ns (20.079%)  route 1.815ns (79.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           1.815     1.377    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.059    15.205    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 13.828    

Slack (MET) :             13.830ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.419ns (20.103%)  route 1.665ns (79.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           1.665     1.191    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.244    15.020    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 13.830    

Slack (MET) :             13.844ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.419ns (20.503%)  route 1.625ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           1.625     1.150    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.303    15.263    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)       -0.270    14.993    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 13.844    

Slack (MET) :             13.844ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.456ns (20.255%)  route 1.795ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/Q
                         net (fo=1, routed)           1.795     1.358    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.303    15.264    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.063    15.201    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 13.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.195%)  route 0.662ns (83.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/Q
                         net (fo=1, routed)           0.662     0.200    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.034     0.066    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.373%)  route 0.683ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.575    -0.589    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           0.683     0.257    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.844    -0.829    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.557    -0.273    
                         clock uncertainty            0.303     0.031    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.090     0.121    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.729%)  route 0.686ns (84.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/Q
                         net (fo=1, routed)           0.686     0.224    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.032     0.064    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.801%)  route 0.698ns (83.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           0.698     0.249    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.055     0.087    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.450%)  route 0.700ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           0.700     0.238    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.037     0.069    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.492%)  route 0.698ns (84.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           0.698     0.236    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.033     0.065    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.027%)  route 0.739ns (83.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           0.739     0.289    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.084     0.116    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.128ns (15.947%)  route 0.675ns (84.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           0.675     0.212    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)        -0.008     0.024    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.656%)  route 0.760ns (84.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/Q
                         net (fo=1, routed)           0.760     0.310    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.089     0.121    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.631%)  route 0.761ns (84.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           0.761     0.312    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.303     0.032    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.090     0.122    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.419ns (16.736%)  route 2.085ns (83.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[22]/Q
                         net (fo=1, routed)           2.085     1.610    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[13]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.292    15.275    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.236    15.039    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -1.610    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.610ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.478ns (20.513%)  route 1.852ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 15.168 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.416 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[11]/Q
                         net (fo=1, routed)           1.852     1.437    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X12Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    15.168    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.395    15.564    
                         clock uncertainty           -0.292    15.272    
    SLICE_X12Y59         FDRE (Setup_fdre_C_D)       -0.225    15.047    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 13.610    

Slack (MET) :             13.727ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.456ns (19.170%)  route 1.923ns (80.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           1.923     1.485    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.064    15.212    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                 13.727    

Slack (MET) :             13.738ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.419ns (19.033%)  route 1.782ns (80.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           1.782     1.308    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.292    15.275    
    SLICE_X10Y59         FDRE (Setup_fdre_C_D)       -0.229    15.046    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 13.738    

Slack (MET) :             13.758ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.456ns (19.376%)  route 1.897ns (80.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[12]/Q
                         net (fo=1, routed)           1.897     1.460    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.058    15.218    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.218    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                 13.758    

Slack (MET) :             13.809ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.518ns (22.517%)  route 1.783ns (77.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 15.168 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           1.783     1.407    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.522    15.168    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.395    15.564    
                         clock uncertainty           -0.292    15.272    
    SLICE_X12Y60         FDRE (Setup_fdre_C_D)       -0.056    15.216    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                          -1.407    
  -------------------------------------------------------------------
                         slack                                 13.809    

Slack (MET) :             13.840ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.456ns (20.079%)  route 1.815ns (79.921%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           1.815     1.377    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.059    15.217    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                 13.840    

Slack (MET) :             13.841ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.419ns (20.103%)  route 1.665ns (79.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           1.665     1.191    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y58         FDRE (Setup_fdre_C_D)       -0.244    15.032    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                          -1.191    
  -------------------------------------------------------------------
                         slack                                 13.841    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.419ns (20.503%)  route 1.625ns (79.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 15.171 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.419    -0.475 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           1.625     1.150    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.525    15.171    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.395    15.567    
                         clock uncertainty           -0.292    15.275    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)       -0.270    15.005    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@16.667ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.456ns (20.255%)  route 1.795ns (79.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 15.172 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.646    -0.894    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.456    -0.438 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[14]/Q
                         net (fo=1, routed)           1.795     1.358    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.646 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.526    15.172    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.395    15.568    
                         clock uncertainty           -0.292    15.276    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.063    15.213    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                 13.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.128ns (16.195%)  route 0.662ns (83.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[15]/Q
                         net (fo=1, routed)           0.662     0.200    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.034     0.054    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.164ns (19.373%)  route 0.683ns (80.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.575    -0.589    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X12Y56         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[10]/Q
                         net (fo=1, routed)           0.683     0.257    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.844    -0.829    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X12Y60         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.557    -0.273    
                         clock uncertainty            0.292     0.019    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.090     0.109    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.729%)  route 0.686ns (84.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[16]/Q
                         net (fo=1, routed)           0.686     0.224    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.032     0.052    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.141ns (16.801%)  route 0.698ns (83.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[21]/Q
                         net (fo=1, routed)           0.698     0.249    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[12]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.055     0.075    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.249    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.128ns (15.450%)  route 0.700ns (84.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[20]/Q
                         net (fo=1, routed)           0.700     0.238    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.037     0.057    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.492%)  route 0.698ns (84.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[18]/Q
                         net (fo=1, routed)           0.698     0.236    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.033     0.053    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.141ns (16.027%)  route 0.739ns (83.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[19]/Q
                         net (fo=1, routed)           0.739     0.289    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.084     0.104    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.128ns (15.947%)  route 0.675ns (84.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y57         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.462 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[9]/Q
                         net (fo=1, routed)           0.675     0.212    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X11Y59         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)        -0.008     0.012    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.656%)  route 0.760ns (84.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[17]/Q
                         net (fo=1, routed)           0.760     0.310    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y58         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y58         FDRE (Hold_fdre_C_D)         0.089     0.109    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.631%)  route 0.761ns (84.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.574    -0.590    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/clk
    SLICE_X11Y58         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/yT_reg[13]/Q
                         net (fo=1, routed)           0.761     0.312    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.845    -0.828    ts_pt100_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X10Y57         FDRE                                         r  ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.557    -0.272    
                         clock uncertainty            0.292     0.020    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.090     0.110    ts_pt100_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.110    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.166ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        4.080ns  (logic 0.897ns (21.983%)  route 3.183ns (78.017%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478    82.997 f  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.444    84.440    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.295    84.735 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3/O
                         net (fo=1, routed)           1.740    86.475    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.124    86.599 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000    86.599    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    98.765    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -86.599    
  -------------------------------------------------------------------
                         slack                                 12.166    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.650ns  (logic 0.642ns (24.227%)  route 2.008ns (75.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           2.008    85.045    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.124    85.169 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000    85.169    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.605    98.585    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.395    98.980    
                         clock uncertainty           -0.292    98.688    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.029    98.717    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -85.169    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.594ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.652ns  (logic 0.716ns (26.994%)  route 1.936ns (73.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    82.938 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           1.936    84.874    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.297    85.171 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000    85.171    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.079    98.765    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -85.171    
  -------------------------------------------------------------------
                         slack                                 13.594    

Slack (MET) :             13.704ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.827%)  route 1.961ns (77.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           1.961    84.936    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.124    85.060 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000    85.060    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.077    98.763    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                         -85.059    
  -------------------------------------------------------------------
                         slack                                 13.704    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.433%)  route 1.895ns (76.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           1.895    84.870    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.994 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000    84.994    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    98.765    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -84.994    
  -------------------------------------------------------------------
                         slack                                 13.772    

Slack (MET) :             13.786ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.592%)  route 1.772ns (73.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           1.772    84.809    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.933 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000    84.933    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.605    98.585    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.395    98.980    
                         clock uncertainty           -0.292    98.688    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.031    98.719    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         98.719    
                         arrival time                         -84.933    
  -------------------------------------------------------------------
                         slack                                 13.786    

Slack (MET) :             13.854ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.345ns  (logic 0.580ns (24.734%)  route 1.765ns (75.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           1.765    84.740    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.124    84.864 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000    84.864    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    98.717    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -84.864    
  -------------------------------------------------------------------
                         slack                                 13.854    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.414%)  route 1.700ns (72.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           1.700    84.737    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.861 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000    84.861    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.029    98.715    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         98.715    
                         arrival time                         -84.861    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.952ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.292ns  (logic 0.773ns (33.719%)  route 1.519ns (66.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478    82.997 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.519    84.516    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.295    84.811 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000    84.811    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.077    98.763    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                         -84.811    
  -------------------------------------------------------------------
                         slack                                 13.952    

Slack (MET) :             13.963ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@83.333ns)
  Data Path Delay:        2.286ns  (logic 0.718ns (31.407%)  route 1.568ns (68.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    82.938 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           1.568    84.506    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.299    84.805 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000    84.805    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.081    98.767    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         98.767    
                         arrival time                         -84.805    
  -------------------------------------------------------------------
                         slack                                 13.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.226ns (28.370%)  route 0.571ns (71.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           0.571     0.138    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.098     0.236 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000     0.236    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.091     0.140    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.298%)  route 0.687ns (78.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           0.687     0.268    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.313 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.313    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[20]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.227ns (25.647%)  route 0.658ns (74.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           0.658     0.226    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.099     0.325 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.598%)  route 0.677ns (76.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.677     0.280    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[0]
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.045     0.325 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.246ns (27.258%)  route 0.656ns (72.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           0.656     0.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.098     0.342 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000     0.342    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.120     0.169    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.308%)  route 0.730ns (79.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           0.730     0.311    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000     0.356    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.092     0.141    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.209ns (22.819%)  route 0.707ns (77.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           0.707     0.311    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000     0.356    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.091     0.140    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.209ns (21.993%)  route 0.741ns (78.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           0.741     0.345    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000     0.390    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.877    -0.796    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.292     0.052    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.092     0.144    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.824%)  route 0.802ns (81.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           0.802     0.383    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.428 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.226ns (21.660%)  route 0.817ns (78.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           0.817     0.385    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.098     0.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.313    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_ts_pt100_clk_wiz_0_0
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.022ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.022ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.704ns  (logic 12.051ns (53.080%)  route 10.653ns (46.920%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.009    20.649    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.978 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[29]_i_2/O
                         net (fo=1, routed)           0.957    21.935    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_3
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.059 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[29]_i_1__0/O
                         net (fo=1, routed)           0.000    22.059    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[29]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.029    99.081    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[29]
  -------------------------------------------------------------------
                         required time                         99.081    
                         arrival time                         -22.059    
  -------------------------------------------------------------------
                         slack                                 77.022    

Slack (MET) :             77.147ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.582ns  (logic 12.051ns (53.366%)  route 10.531ns (46.634%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.009    20.649    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.978 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[36]_i_2/O
                         net (fo=1, routed)           0.835    21.813    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_10
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.124    21.937 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[36]_i_1__0/O
                         net (fo=1, routed)           0.000    21.937    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[36]
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.689    98.668    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]/C
                         clock pessimism              0.568    99.236    
                         clock uncertainty           -0.183    99.053    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.031    99.084    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[36]
  -------------------------------------------------------------------
                         required time                         99.084    
                         arrival time                         -21.937    
  -------------------------------------------------------------------
                         slack                                 77.147    

Slack (MET) :             77.179ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.549ns  (logic 12.051ns (53.445%)  route 10.498ns (46.555%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.167    20.807    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.136 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[33]_i_2/O
                         net (fo=1, routed)           0.644    21.780    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_7
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.904 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[33]_i_1__0/O
                         net (fo=1, routed)           0.000    21.904    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[33]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    99.083    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[33]
  -------------------------------------------------------------------
                         required time                         99.083    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 77.179    

Slack (MET) :             77.264ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.514ns  (logic 12.111ns (53.793%)  route 10.403ns (46.207%))
  Logic Levels:           22  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    16.543 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[2]
                         net (fo=7, routed)           1.280    17.824    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[22]
    SLICE_X14Y42         LUT3 (Prop_lut3_I2_O)        0.301    18.125 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/divider_copy[52]_i_34/O
                         net (fo=1, routed)           0.000    18.125    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_411
    SLICE_X14Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.505 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11/CO[3]
                         net (fo=1, routed)           0.000    18.505    ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_11_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.724 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/divider_copy_reg[52]_i_5/O[0]
                         net (fo=2, routed)           0.869    19.593    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/res02_out[24]
    SLICE_X15Y43         LUT6 (Prop_lut6_I1_O)        0.295    19.888 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_5/O
                         net (fo=1, routed)           0.797    20.685    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/result_reg[27]_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I1_O)        0.124    20.809 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/quotient[27]_i_3/O
                         net (fo=1, routed)           0.936    21.745    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/cont_reg[2]_3
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.124    21.869 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1/O
                         net (fo=1, routed)           0.000    21.869    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient[27]_i_1__1_n_0
    SLICE_X12Y44         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.692    98.671    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X12Y44         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]/C
                         clock pessimism              0.568    99.239    
                         clock uncertainty           -0.183    99.056    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077    99.133    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         99.133    
                         arrival time                         -21.869    
  -------------------------------------------------------------------
                         slack                                 77.264    

Slack (MET) :             77.266ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.549ns  (logic 12.077ns (53.560%)  route 10.472ns (46.440%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.164    20.804    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.133 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[28]_i_2/O
                         net (fo=1, routed)           0.621    21.754    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_2
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.150    21.904 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[28]_i_1__0/O
                         net (fo=1, routed)           0.000    21.904    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[28]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.118    99.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[28]
  -------------------------------------------------------------------
                         required time                         99.170    
                         arrival time                         -21.904    
  -------------------------------------------------------------------
                         slack                                 77.266    

Slack (MET) :             77.297ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.477ns  (logic 12.051ns (53.614%)  route 10.426ns (46.386%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.161    20.801    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X14Y36         LUT6 (Prop_lut6_I0_O)        0.329    21.130 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[26]_i_2/O
                         net (fo=1, routed)           0.578    21.709    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_0
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.833 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]_i_1__0/O
                         net (fo=1, routed)           0.000    21.833    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[26]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.077    99.129    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         99.129    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 77.297    

Slack (MET) :             77.333ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.439ns  (logic 12.080ns (53.835%)  route 10.359ns (46.165%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.487    20.127    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.329    20.456 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[46]_i_2/O
                         net (fo=1, routed)           1.185    21.641    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_20
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.153    21.794 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[46]_i_1__0/O
                         net (fo=1, routed)           0.000    21.794    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[46]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.075    99.127    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[46]
  -------------------------------------------------------------------
                         required time                         99.127    
                         arrival time                         -21.794    
  -------------------------------------------------------------------
                         slack                                 77.333    

Slack (MET) :             77.336ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.442ns  (logic 12.051ns (53.698%)  route 10.391ns (46.302%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.963    20.603    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X12Y36         LUT6 (Prop_lut6_I0_O)        0.329    20.932 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[27]_i_2/O
                         net (fo=1, routed)           0.741    21.673    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_1
    SLICE_X10Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.797 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]_i_1__0/O
                         net (fo=1, routed)           0.000    21.797    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[27]
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.081    99.133    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                         99.133    
                         arrival time                         -21.797    
  -------------------------------------------------------------------
                         slack                                 77.336    

Slack (MET) :             77.349ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.424ns  (logic 12.081ns (53.876%)  route 10.343ns (46.124%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 98.668 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          1.485    20.125    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.329    20.454 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[42]_i_2/O
                         net (fo=1, routed)           1.171    21.625    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_16
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.154    21.779 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[42]_i_1__0/O
                         net (fo=1, routed)           0.000    21.779    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[42]
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.689    98.668    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y37         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]/C
                         clock pessimism              0.568    99.236    
                         clock uncertainty           -0.183    99.053    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.075    99.128    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[42]
  -------------------------------------------------------------------
                         required time                         99.128    
                         arrival time                         -21.779    
  -------------------------------------------------------------------
                         slack                                 77.349    

Slack (MET) :             77.412ns  (required time - arrival time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        22.316ns  (logic 12.051ns (54.003%)  route 10.265ns (45.997%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=3 LUT1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 98.667 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.895    -0.645    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X7Y38          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.456    -0.189 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[1]/Q
                         net (fo=2, routed)           1.395     1.207    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/gain_Vg[1]
    SLICE_X15Y35         LUT1 (Prop_lut1_I0_O)        0.124     1.331 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/b0_carry__6_i_3/O
                         net (fo=1, routed)           0.000     1.331    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1_n_30
    SLICE_X15Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.881 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6/CO[3]
                         net (fo=1, routed)           0.000     1.881    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__6_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.995 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0/CO[3]
                         net (fo=1, routed)           0.000     1.995    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__0__0_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.109 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0/CO[3]
                         net (fo=1, routed)           0.000     2.109    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__1__0_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.223 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0/CO[3]
                         net (fo=1, routed)           0.000     2.223    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__2__0_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.337 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__3__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.451 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0/CO[3]
                         net (fo=1, routed)           0.000     2.451    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__4__0_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.565 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/comp_b/b0_carry__5__0/CO[3]
                         net (fo=1, routed)           0.914     3.479    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_68
    SLICE_X16Y42         LUT2 (Prop_lut2_I1_O)        0.124     3.603 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1__86/O
                         net (fo=22, routed)          2.187     5.790    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/B[10]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[0]_PCOUT[47])
                                                      3.851     9.641 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.643    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    11.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.358    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__0_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    12.876 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__1/P[0]
                         net (fo=1, routed)           1.036    13.912    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1_n_6
    SLICE_X9Y39          LUT2 (Prop_lut2_I1_O)        0.124    14.036 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/a0_inferred__1_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.036    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0__4_0[0]
    SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.676 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/a0_inferred__1_carry/O[3]
                         net (fo=8, routed)           0.984    15.659    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/p_0_in[3]
    SLICE_X10Y42         LUT1 (Prop_lut1_I0_O)        0.306    15.965 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1/O
                         net (fo=1, routed)           0.000    15.965    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4_i_3__1_n_0
    SLICE_X10Y42         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    16.608 f  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0_carry__4/O[3]
                         net (fo=7, routed)           1.167    17.775    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/b0[23]
    SLICE_X11Y41         LUT5 (Prop_lut5_I1_O)        0.307    18.082 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/mult1/comp_r/res1_carry__1_i_5/O
                         net (fo=1, routed)           0.000    18.082    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/result_reg[27]_2[3]
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.640 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/res1_carry__2/CO[1]
                         net (fo=28, routed)          2.008    20.648    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/CO[0]
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.329    20.977 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/sum1/divider_copy[30]_i_2/O
                         net (fo=1, routed)           0.570    21.547    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/result_reg[27]_4
    SLICE_X11Y36         LUT3 (Prop_lut3_I2_O)        0.124    21.671 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]_i_1__0/O
                         net (fo=1, routed)           0.000    21.671    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy[30]
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.688    98.667    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X11Y36         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]/C
                         clock pessimism              0.568    99.235    
                         clock uncertainty           -0.183    99.052    
    SLICE_X11Y36         FDRE (Setup_fdre_C_D)        0.031    99.083    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                         99.083    
                         arrival time                         -21.671    
  -------------------------------------------------------------------
                         slack                                 77.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.671    -0.493    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X2Y48          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/quotient_reg[8]/Q
                         net (fo=2, routed)           0.110    -0.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/quotient[8]
    SLICE_X2Y49          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.948    -0.725    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X2Y49          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]/C
                         clock pessimism              0.249    -0.477    
                         clock uncertainty            0.183    -0.293    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.053    -0.240    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[8]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.576    -0.588    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X12Y50         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[6]/Q
                         net (fo=2, routed)           0.112    -0.312    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[6]
    SLICE_X12Y51         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.847    -0.826    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X12Y51         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]/C
                         clock pessimism              0.254    -0.572    
                         clock uncertainty            0.183    -0.389    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.052    -0.337    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.576    -0.588    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X10Y52         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/quotient_reg[14]/Q
                         net (fo=2, routed)           0.112    -0.312    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/quotient[14]
    SLICE_X10Y53         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.846    -0.827    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/clk
    SLICE_X10Y53         FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.183    -0.390    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.052    -0.338    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/result_reg[14]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.666    -0.498    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y37          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDRE (Prop_fdre_C_Q)         0.164    -0.334 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/quotient_reg[0]/Q
                         net (fo=2, routed)           0.121    -0.213    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/quotient[0]
    SLICE_X6Y36          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.941    -0.732    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/clk
    SLICE_X6Y36          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]/C
                         clock pessimism              0.249    -0.484    
                         clock uncertainty            0.183    -0.300    
    SLICE_X6Y36          FDRE (Hold_fdre_C_D)         0.059    -0.241    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/result_reg[0]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.664    -0.500    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X6Y33          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[12]/Q
                         net (fo=4, routed)           0.122    -0.214    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]_0
    SLICE_X6Y32          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.938    -0.735    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/clk
    SLICE_X6Y32          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.183    -0.303    
    SLICE_X6Y32          FDRE (Hold_fdre_C_D)         0.059    -0.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/uut/divider_copy_reg[11]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.914%)  route 0.173ns (48.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.604    -0.560    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/clk
    SLICE_X7Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[2]/Q
                         net (fo=7, routed)           0.173    -0.246    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont[2]
    SLICE_X6Y52          LUT4 (Prop_lut4_I0_O)        0.046    -0.200 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_0[3]
    SLICE_X6Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.875    -0.798    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/clk
    SLICE_X6Y52          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.183    -0.364    
    SLICE_X6Y52          FDRE (Hold_fdre_C_D)         0.131    -0.233    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/start_clk/cont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.278%)  route 0.151ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.603    -0.561    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDSE (Prop_fdse_C_Q)         0.141    -0.420 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[29]/Q
                         net (fo=2, routed)           0.151    -0.269    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]_0
    SLICE_X5Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X5Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]/C
                         clock pessimism              0.251    -0.548    
                         clock uncertainty            0.183    -0.365    
    SLICE_X5Y55          FDSE (Hold_fdse_C_D)         0.060    -0.305    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[28]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.641    -0.523    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/clk
    SLICE_X8Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.231    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont[0]
    SLICE_X9Y45          LUT4 (Prop_lut4_I1_O)        0.048    -0.183 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.183    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_0[3]
    SLICE_X9Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.916    -0.757    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/clk
    SLICE_X9Y45          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.183    -0.326    
    SLICE_X9Y45          FDRE (Hold_fdre_C_D)         0.107    -0.219    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div2/start_clk/cont_reg[3]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.136%)  route 0.152ns (51.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.603    -0.561    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[31]/Q
                         net (fo=2, routed)           0.152    -0.268    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]_0
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X4Y55          FDSE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]/C
                         clock pessimism              0.254    -0.545    
                         clock uncertainty            0.183    -0.362    
    SLICE_X4Y55          FDSE (Hold_fdse_C_D)         0.055    -0.307    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/divider_copy_reg[30]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out2_ts_pt100_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.260%)  route 0.199ns (51.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.360ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_ts_pt100_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.671    -0.493    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/clk
    SLICE_X3Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/result_reg[1]/Q
                         net (fo=1, routed)           0.199    -0.152    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/result_reg[27]_0[1]
    SLICE_X6Y47          LUT3 (Prop_lut3_I2_O)        0.045    -0.107 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy[27]
    SLICE_X6Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.947    -0.726    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/clk
    SLICE_X6Y47          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]/C
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.183    -0.271    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.121    -0.150    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div1/uut/divider_copy_reg[27]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ts_pt100_clk_wiz_0_0_1
  To Clock:  clk_out2_ts_pt100_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.166ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        4.080ns  (logic 0.897ns (21.983%)  route 3.183ns (78.017%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478    82.997 f  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.444    84.440    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.295    84.735 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3/O
                         net (fo=1, routed)           1.740    86.475    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_3_n_0
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.124    86.599 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000    86.599    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    98.765    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -86.599    
  -------------------------------------------------------------------
                         slack                                 12.166    

Slack (MET) :             13.549ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.650ns  (logic 0.642ns (24.227%)  route 2.008ns (75.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[3]/Q
                         net (fo=2, routed)           2.008    85.045    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[3]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.124    85.169 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[18]_i_1/O
                         net (fo=1, routed)           0.000    85.169    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[18]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.605    98.585    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]/C
                         clock pessimism              0.395    98.980    
                         clock uncertainty           -0.292    98.688    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.029    98.717    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[18]
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -85.169    
  -------------------------------------------------------------------
                         slack                                 13.549    

Slack (MET) :             13.594ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.652ns  (logic 0.716ns (26.994%)  route 1.936ns (73.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    82.938 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           1.936    84.874    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.297    85.171 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000    85.171    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.079    98.765    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -85.171    
  -------------------------------------------------------------------
                         slack                                 13.594    

Slack (MET) :             13.704ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.827%)  route 1.961ns (77.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[6]/Q
                         net (fo=2, routed)           1.961    84.936    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[6]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.124    85.060 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[21]_i_1/O
                         net (fo=1, routed)           0.000    85.060    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[21]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.077    98.763    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[21]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                         -85.059    
  -------------------------------------------------------------------
                         slack                                 13.704    

Slack (MET) :             13.772ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.475ns  (logic 0.580ns (23.433%)  route 1.895ns (76.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           1.895    84.870    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.994 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000    84.994    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.079    98.765    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         98.765    
                         arrival time                         -84.994    
  -------------------------------------------------------------------
                         slack                                 13.772    

Slack (MET) :             13.786ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.592%)  route 1.772ns (73.408%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 98.585 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           1.772    84.809    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.933 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000    84.933    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.605    98.585    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.395    98.980    
                         clock uncertainty           -0.292    98.688    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.031    98.719    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         98.719    
                         arrival time                         -84.933    
  -------------------------------------------------------------------
                         slack                                 13.786    

Slack (MET) :             13.854ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.345ns  (logic 0.580ns (24.734%)  route 1.765ns (75.266%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456    82.975 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           1.765    84.740    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.124    84.864 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000    84.864    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X7Y56          FDRE (Setup_fdre_C_D)        0.031    98.717    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         98.717    
                         arrival time                         -84.864    
  -------------------------------------------------------------------
                         slack                                 13.854    

Slack (MET) :             13.855ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.342ns  (logic 0.642ns (27.414%)  route 1.700ns (72.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.518    83.037 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           1.700    84.737    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.124    84.861 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000    84.861    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X7Y55          FDRE (Setup_fdre_C_D)        0.029    98.715    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         98.715    
                         arrival time                         -84.861    
  -------------------------------------------------------------------
                         slack                                 13.855    

Slack (MET) :             13.952ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.292ns  (logic 0.773ns (33.719%)  route 1.519ns (66.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.478    82.997 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           1.519    84.516    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.295    84.811 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000    84.811    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y55          FDRE (Setup_fdre_C_D)        0.077    98.763    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         98.763    
                         arrival time                         -84.811    
  -------------------------------------------------------------------
                         slack                                 13.952    

Slack (MET) :             13.963ns  (required time - arrival time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@100.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@83.333ns)
  Data Path Delay:        2.286ns  (logic 0.718ns (31.407%)  route 1.568ns (68.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 98.583 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.815ns = ( 82.519 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk (IN)
                         net (fo=0)                   0.000    83.333    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    84.815 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    86.048    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    78.978 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    80.697    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    80.793 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         1.725    82.519    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.419    82.938 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           1.568    84.506    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.299    84.805 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000    84.805    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    95.249 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    96.888    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.979 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         1.603    98.583    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.395    98.978    
                         clock uncertainty           -0.292    98.686    
    SLICE_X6Y56          FDRE (Setup_fdre_C_D)        0.081    98.767    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         98.767    
                         arrival time                         -84.805    
  -------------------------------------------------------------------
                         slack                                 13.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.226ns (28.370%)  route 0.571ns (71.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[8]/Q
                         net (fo=2, routed)           0.571     0.138    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[8]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.098     0.236 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[23]_i_1/O
                         net (fo=1, routed)           0.000     0.236    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[23]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.091     0.140    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.298%)  route 0.687ns (78.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[5]/Q
                         net (fo=2, routed)           0.687     0.268    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[5]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.313 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[20]_i_1/O
                         net (fo=1, routed)           0.000     0.313    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[20]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.313    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.227ns (25.647%)  route 0.658ns (74.353%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[7]/Q
                         net (fo=2, routed)           0.658     0.226    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[7]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.099     0.325 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[22]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[22]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.598%)  route 0.677ns (76.402%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.677     0.280    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[0]
    SLICE_X6Y55          LUT5 (Prop_lut5_I1_O)        0.045     0.325 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[15]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[15]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.246ns (27.258%)  route 0.656ns (72.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[4]/Q
                         net (fo=2, routed)           0.656     0.244    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[4]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.098     0.342 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[19]_i_1/O
                         net (fo=1, routed)           0.000     0.342    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[19]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.120     0.169    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.186ns (20.308%)  route 0.730ns (79.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[11]/Q
                         net (fo=2, routed)           0.730     0.311    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[11]
    SLICE_X7Y56          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[26]_i_2/O
                         net (fo=1, routed)           0.000     0.356    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[26]
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X7Y56          FDRE (Hold_fdre_C_D)         0.092     0.141    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.209ns (22.819%)  route 0.707ns (77.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[2]/Q
                         net (fo=2, routed)           0.707     0.311    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[2]
    SLICE_X7Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.356 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[17]_i_1/O
                         net (fo=1, routed)           0.000     0.356    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[17]
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X7Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X7Y55          FDRE (Hold_fdre_C_D)         0.091     0.140    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.356    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.209ns (21.993%)  route 0.741ns (78.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X2Y55          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[1]/Q
                         net (fo=2, routed)           0.741     0.345    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[1]
    SLICE_X3Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.390 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[16]_i_1/O
                         net (fo=1, routed)           0.000     0.390    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[16]
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.877    -0.796    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X3Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]/C
                         clock pessimism              0.557    -0.240    
                         clock uncertainty            0.292     0.052    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.092     0.144    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.824%)  route 0.802ns (81.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[10]/Q
                         net (fo=2, routed)           0.802     0.383    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[10]
    SLICE_X6Y55          LUT3 (Prop_lut3_I2_O)        0.045     0.428 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[25]_i_1/O
                         net (fo=1, routed)           0.000     0.428    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[25]
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y55          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y55          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_ts_pt100_clk_wiz_0_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_ts_pt100_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_ts_pt100_clk_wiz_0_0_1 rise@0.000ns - clk_out1_ts_pt100_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.226ns (21.660%)  route 0.817ns (78.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ts_pt100_i/clk_wiz_0/inst/clk_out1_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ts_pt100_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=119, routed)         0.604    -0.560    ts_pt100_i/AD1_driver_v_0/inst/AD1/clk
    SLICE_X3Y56          FDRE                                         r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  ts_pt100_i/AD1_driver_v_0/inst/AD1/data0_reg[9]/Q
                         net (fo=2, routed)           0.817     0.385    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/yk1_1[9]
    SLICE_X6Y56          LUT3 (Prop_lut3_I2_O)        0.098     0.483 r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy[24]_i_1/O
                         net (fo=1, routed)           0.000     0.483    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/p_1_in[24]
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_ts_pt100_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ts_pt100_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ts_pt100_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ts_pt100_i/clk_wiz_0/inst/clk_in1_ts_pt100_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ts_pt100_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ts_pt100_i/clk_wiz_0/inst/clk_out2_ts_pt100_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ts_pt100_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=463, routed)         0.874    -0.799    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/clk
    SLICE_X6Y56          FDRE                                         r  ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]/C
                         clock pessimism              0.557    -0.243    
                         clock uncertainty            0.292     0.049    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.121     0.170    ts_pt100_i/alarm_HT_v_0/inst/alarm/y1_1/div_Vg/uut/dividend_copy_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.313    





