v 4
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "tb/synch_sram.vhdl" "d292b84feafe5aee037d5dbc236ca11444512d15" "20240220125429.210":
  entity synch_sram at 50( 2366) + 0 on 27;
  architecture rtl of synch_sram at 80( 3366) + 0 on 28;
  architecture simulation of synch_sram at 117( 4365) + 0 on 29;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "tb/proc.vhdl" "5c74d2c93bca7377e477d4507fb2eccf68133d0c" "20240220125429.210":
  entity proc at 1( 0) + 0 on 23;
  architecture structural of proc at 18( 312) + 0 on 24;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "tb/proc_params_pkg.vhdl" "6e9179bbdea8b25adc522ea6350d3b6cd356ad7f" "20240220125428.974":
  package proc_params at 1( 0) + 0 on 4;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/rv32_microcode.vhdl" "cfabcc7476a1d0622131b8ab5cc7dbf55f825c28" "20240220125429.210":
  entity rv32_microcode at 23( 1154) + 0 on 68;
  architecture rtl of rv32_microcode at 43( 1657) + 0 on 69;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/output_socket_1_1.vhdl" "fe3a89a0731c3570190ee64198addaff00deabf3" "20240220125429.210":
  entity tta0_output_socket_cons_1_1 at 1( 0) + 0 on 66;
  architecture output_socket_andor of tta0_output_socket_cons_1_1 at 17( 416) + 0 on 67;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/input_mux_1.vhdl" "23dd149bed6e607943bb777b9ba6f2d29cf29627" "20240220125429.210":
  entity tta0_input_mux_1 at 1( 0) + 0 on 60;
  architecture rtl of tta0_input_mux_1 at 17( 333) + 0 on 61;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/idecompressor.vhdl" "20f28275802e588796faef2e1f7b6e01a0725f55" "20240220125429.210":
  entity tta0_decompressor at 22( 1190) + 0 on 36;
  architecture structural of tta0_decompressor at 42( 1753) + 0 on 37;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/decoder.vhdl" "72bf9f1af3e25df5c405acb00560ba091be80958" "20240220125429.210":
  entity tta0_decoder at 1( 0) + 0 on 38;
  architecture rtl_andor of tta0_decoder at 57( 2189) + 0 on 39;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/tta0.vhdl" "52a2f49bb247517da68d8ec8b0936c00b4147894" "20240220125429.210":
  entity tta0 at 1( 0) + 0 on 25;
  architecture structural of tta0 at 33( 1025) + 0 on 26;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/fu_lsu.vhd" "afa00f3654d095546b8a7ebb9f6c87e00c7da126" "20240220125429.210":
  entity fu_lsu at 34( 1356) + 0 on 42;
  architecture rtl of fu_lsu at 64( 2456) + 0 on 43;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/rf_1wr_2rd_always_1_zero_reg.vhd" "8b08bc8936bc0b1fbe4e871951f6fe4a361bee59" "20240220125429.210":
  entity rf_1wr_2rd_always_1_zero_reg at 25( 1297) + 0 on 52;
  architecture rtl of rf_1wr_2rd_always_1_zero_reg at 57( 2288) + 0 on 53;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/div_divu_mul_mulhi_mulhisu_mulhiu_rem_remu.vhdl" "d17563acd85a67573c2ea54fc1d93a9c55fea5b5" "20240220125429.210":
  entity div_divu_mul_mulhi_mulhisu_mulhiu_rem_remu at 39( 3738) + 0 on 46;
  architecture div_divu_mul_mulhi_mulhisu_mulhiu_rem_remu_rtl of div_divu_mul_mulhi_mulhisu_mulhiu_rem_remu at 66( 4736) + 0 on 47;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/tta0_params_pkg.vhdl" "823848284d494e4f0621b3a7cf2ef72f31c4f7f7" "20240220125429.210":
  package tta0_params at 1( 0) + 0 on 22;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/tta0_imem_mau_pkg.vhdl" "f05e81df3b2603c854705508838fec18f9a861a4" "20240220125429.210":
  package tta0_imem_mau at 1( 0) + 0 on 11;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/tce_util_pkg.vhdl" "260b3291801a09d7cf42adfbfda9504474c5ca1c" "20240220125429.210":
  package tce_util at 23( 1188) + 0 on 18 body;
  package body tce_util at 69( 2253) + 0 on 19;
  entity tce_util_inverter at 265( 7892) + 0 on 20;
  architecture rtl of tce_util_inverter at 274( 8058) + 0 on 21;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/tta0_globals_pkg.vhdl" "4434ef7ec8260b7ab775bdb6279e1154f313d697" "20240220125429.210":
  package tta0_globals at 1( 0) + 0 on 12;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/stdout_riscv.vhdl" "0dcd7756f5aaecdd54365e4779bdc6b701949413" "20240220125429.210":
  entity printchar_always_1 at 1( 0) + 0 on 44;
  architecture sim of printchar_always_1 at 20( 455) + 0 on 45;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/util_pkg.vhdl" "941bb9bfdb7427218465c6b7c6e3f3937009b188" "20240220125429.210":
  package util at 25( 1193) + 0 on 48 body;
  package body util at 46( 1615) + 0 on 49;
  entity util_inverter at 157( 4775) + 0 on 50;
  architecture rtl of util_inverter at 166( 4935) + 0 on 51;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/lsu_registers.vhdl" "57da58ca2cbf11b6c0a2e3a6d03541e298c27057" "20240220125429.210":
  entity lsu_registers at 39( 1856) + 0 on 58;
  architecture rtl of lsu_registers at 79( 3088) + 0 on 59;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "vhdl/fu_alu.vhd" "d79808ddb75a0ece6daafb2ceb174bda1418d3a8" "20240220125429.210":
  entity fu_alu at 36( 1366) + 0 on 40;
  architecture rtl of fu_alu at 55( 1901) + 0 on 41;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/gcu_opcodes_pkg.vhdl" "c252f26aa771e91071067a1d5aea34b81d5b63fd" "20240220125429.210":
  package tta0_gcu_opcodes at 1( 0) + 0 on 33;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/rv32_microcode_wrapper.vhdl" "b0c5baa265b5146b286557f8724bd446bef90a06" "20240220125429.210":
  entity rv32_microcode_wrapper at 26( 1250) + 0 on 56;
  architecture rtl of rv32_microcode_wrapper at 51( 1954) + 0 on 57;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/ifetch.vhdl" "c4694ae8720635bd3a4c95ceab461e26079b46d9" "20240220125429.210":
  entity tta0_ifetch at 23( 1191) + 0 on 34;
  architecture rtl_andor of tta0_ifetch at 77( 2946) + 0 on 35;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/input_mux_2.vhdl" "7bcb684c71ed1d1247c2dee59423ebfa05ce947c" "20240220125429.210":
  entity tta0_input_mux_2 at 1( 0) + 0 on 62;
  architecture rtl of tta0_input_mux_2 at 20( 469) + 0 on 63;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/output_socket_3_1.vhdl" "8505ae98a947fd0c8d6aef505860618e2e47d6a5" "20240220125429.210":
  entity tta0_output_socket_cons_3_1 at 1( 0) + 0 on 64;
  architecture output_socket_andor of tta0_output_socket_cons_3_1 at 21( 592) + 0 on 65;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "gcu_ic/ic.vhdl" "925402d9bb5a22cfcb10f67cd99dc5c1806cf764" "20240220125429.210":
  entity tta0_interconn at 1( 0) + 0 on 54;
  architecture comb_andor of tta0_interconn at 50( 2338) + 0 on 55;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "tb/clkgen.vhdl" "b9665cda662047e2164755523a9d66304ded0df0" "20240220125429.210":
  entity clkgen at 42( 2033) + 0 on 15;
  architecture simulation of clkgen at 52( 2291) + 0 on 16;
  configuration clkgen_cfg at 67( 2564) + 0 on 17;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "tb/synch_byte_mask_sram.vhdl" "8f240803c707471cac061e81466250f451bf83ae" "20240220125429.210":
  entity synch_byte_mask_sram at 44( 2136) + 0 on 30;
  architecture rtl of synch_byte_mask_sram at 75( 3265) + 0 on 31;
  architecture simulation of synch_byte_mask_sram at 130( 4673) + 0 on 32;
file "/home/gustavko/openasip-devel/openasip/master-project/riscv-architecture/riscv-proc/" "tb/testbench.vhdl" "1717df74e445070e7d9a3084e99a65289bb3247f" "20240220125429.210":
  entity testbench at 43( 2083) + 0 on 13;
  architecture behavior of testbench at 53( 2268) + 0 on 14;
