
Starting:    D:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synplify.exe
Install:     D:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    WYJ-PC
Date:        Tue Jun 05 13:52:23 2018
Version:     L-2016.09M-2

Arguments:   -product synplify_pro MAIN_TOP_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem



auto_infer_blackbox is not supported in current product.
TCL script complete: "MAIN_TOP_syn.tcl"
New HDL Analyst: enabled
log file: "E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_03\synthesis\MAIN_TOP.srr"
Running: synthesis in foreground

Running MAIN_TOP_syn|synthesis

Running: compile (Compile) on MAIN_TOP_syn|synthesis
# Tue Jun 05 13:52:27 2018

Running: compile_flow (Compile Process) on MAIN_TOP_syn|synthesis
# Tue Jun 05 13:52:27 2018

Running: compiler (Compile Input) on MAIN_TOP_syn|synthesis
# Tue Jun 05 13:52:27 2018
Copied E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_03\synthesis\synwork\MAIN_TOP_comp.srs to E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_03\synthesis\MAIN_TOP.srs

compiler completed
# Tue Jun 05 13:52:30 2018

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on MAIN_TOP_syn|synthesis
# Tue Jun 05 13:52:30 2018

multi_srs_gen completed
# Tue Jun 05 13:52:30 2018

Return Code: 0
Run Time:00h:00m:00s
Copied E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_03\synthesis\synwork\MAIN_TOP_mult.srs to E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_03\synthesis\MAIN_TOP.srs
Complete: Compile Process on MAIN_TOP_syn|synthesis

Running: premap (Pre-mapping) on MAIN_TOP_syn|synthesis
# Tue Jun 05 13:52:30 2018

premap completed with warnings
# Tue Jun 05 13:52:31 2018

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on MAIN_TOP_syn|synthesis

Running: map (Map) on MAIN_TOP_syn|synthesis
# Tue Jun 05 13:52:31 2018

Running: fpga_mapper (Map & Optimize) on MAIN_TOP_syn|synthesis
# Tue Jun 05 13:52:31 2018
Copied E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_03\synthesis\synwork\MAIN_TOP_m.srm to E:\GaoWenXM\HT_MAIN_ADS1278_FSYNC_03\synthesis\MAIN_TOP.srm

fpga_mapper completed with warnings
# Tue Jun 05 13:52:35 2018

Return Code: 1
Run Time:00h:00m:04s
Complete: Map on MAIN_TOP_syn|synthesis
Complete: Logic Synthesis on MAIN_TOP_syn|synthesis
exit status=0
License checkin: synplifypro_actel
