
Hardware_PWM_DMA_LED_Simple.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e54  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08002f10  08002f10  00003f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fa4  08002fa4  00004060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002fa4  08002fa4  00004060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002fa4  08002fa4  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002fa4  08002fa4  00003fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002fa8  08002fa8  00003fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08002fac  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000060  0800300c  00004060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  0800300c  00004128  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b2d  00000000  00000000  00004088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ab1  00000000  00000000  0000dbb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b18  00000000  00000000  0000f668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000898  00000000  00000000  00010180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000172ab  00000000  00000000  00010a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c3aa  00000000  00000000  00027cc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000977de  00000000  00000000  0003406d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb84b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000027a0  00000000  00000000  000cb890  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  000ce030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000060 	.word	0x20000060
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002ef8 	.word	0x08002ef8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000064 	.word	0x20000064
 8000100:	08002ef8 	.word	0x08002ef8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			@ (mov r8, r8)

0800021c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000220:	f000 fa46 	bl	80006b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000224:	f000 f812 	bl	800024c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000228:	f000 f90c 	bl	8000444 <MX_GPIO_Init>
  MX_DMA_Init();
 800022c:	f000 f8ec 	bl	8000408 <MX_DMA_Init>
  MX_TIM2_Init();
 8000230:	f000 f86a 	bl	8000308 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start_DMA(&htim2,TIM_CHANNEL_1,(uint32_t *)duty_cycle,(sizeof(duty_cycle)/sizeof(duty_cycle[0])));
 8000234:	4a03      	ldr	r2, [pc, #12]	@ (8000244 <main+0x28>)
 8000236:	4804      	ldr	r0, [pc, #16]	@ (8000248 <main+0x2c>)
 8000238:	2315      	movs	r3, #21
 800023a:	2100      	movs	r1, #0
 800023c:	f001 fcee 	bl	8001c1c <HAL_TIM_PWM_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000240:	46c0      	nop			@ (mov r8, r8)
 8000242:	e7fd      	b.n	8000240 <main+0x24>
 8000244:	20000000 	.word	0x20000000
 8000248:	2000007c 	.word	0x2000007c

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b590      	push	{r4, r7, lr}
 800024e:	b093      	sub	sp, #76	@ 0x4c
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	2410      	movs	r4, #16
 8000254:	193b      	adds	r3, r7, r4
 8000256:	0018      	movs	r0, r3
 8000258:	2338      	movs	r3, #56	@ 0x38
 800025a:	001a      	movs	r2, r3
 800025c:	2100      	movs	r1, #0
 800025e:	f002 fe1f 	bl	8002ea0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000262:	003b      	movs	r3, r7
 8000264:	0018      	movs	r0, r3
 8000266:	2310      	movs	r3, #16
 8000268:	001a      	movs	r2, r3
 800026a:	2100      	movs	r1, #0
 800026c:	f002 fe18 	bl	8002ea0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000270:	2380      	movs	r3, #128	@ 0x80
 8000272:	009b      	lsls	r3, r3, #2
 8000274:	0018      	movs	r0, r3
 8000276:	f000 ff35 	bl	80010e4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027a:	193b      	adds	r3, r7, r4
 800027c:	2202      	movs	r2, #2
 800027e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000280:	193b      	adds	r3, r7, r4
 8000282:	2280      	movs	r2, #128	@ 0x80
 8000284:	0052      	lsls	r2, r2, #1
 8000286:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000288:	0021      	movs	r1, r4
 800028a:	187b      	adds	r3, r7, r1
 800028c:	2200      	movs	r2, #0
 800028e:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000290:	187b      	adds	r3, r7, r1
 8000292:	2240      	movs	r2, #64	@ 0x40
 8000294:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000296:	187b      	adds	r3, r7, r1
 8000298:	2202      	movs	r2, #2
 800029a:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800029c:	187b      	adds	r3, r7, r1
 800029e:	2202      	movs	r2, #2
 80002a0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80002a2:	187b      	adds	r3, r7, r1
 80002a4:	2200      	movs	r2, #0
 80002a6:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	2208      	movs	r2, #8
 80002ac:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80002ae:	187b      	adds	r3, r7, r1
 80002b0:	2280      	movs	r2, #128	@ 0x80
 80002b2:	0292      	lsls	r2, r2, #10
 80002b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80002b6:	187b      	adds	r3, r7, r1
 80002b8:	2280      	movs	r2, #128	@ 0x80
 80002ba:	0492      	lsls	r2, r2, #18
 80002bc:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80002be:	187b      	adds	r3, r7, r1
 80002c0:	2280      	movs	r2, #128	@ 0x80
 80002c2:	0592      	lsls	r2, r2, #22
 80002c4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	0018      	movs	r0, r3
 80002ca:	f000 ff4b 	bl	8001164 <HAL_RCC_OscConfig>
 80002ce:	1e03      	subs	r3, r0, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80002d2:	f000 f8e5 	bl	80004a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d6:	003b      	movs	r3, r7
 80002d8:	2207      	movs	r2, #7
 80002da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002dc:	003b      	movs	r3, r7
 80002de:	2202      	movs	r2, #2
 80002e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e2:	003b      	movs	r3, r7
 80002e4:	2200      	movs	r2, #0
 80002e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002e8:	003b      	movs	r3, r7
 80002ea:	2200      	movs	r2, #0
 80002ec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002ee:	003b      	movs	r3, r7
 80002f0:	2102      	movs	r1, #2
 80002f2:	0018      	movs	r0, r3
 80002f4:	f001 fa50 	bl	8001798 <HAL_RCC_ClockConfig>
 80002f8:	1e03      	subs	r3, r0, #0
 80002fa:	d001      	beq.n	8000300 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80002fc:	f000 f8d0 	bl	80004a0 <Error_Handler>
  }
}
 8000300:	46c0      	nop			@ (mov r8, r8)
 8000302:	46bd      	mov	sp, r7
 8000304:	b013      	add	sp, #76	@ 0x4c
 8000306:	bd90      	pop	{r4, r7, pc}

08000308 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	b08e      	sub	sp, #56	@ 0x38
 800030c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800030e:	2328      	movs	r3, #40	@ 0x28
 8000310:	18fb      	adds	r3, r7, r3
 8000312:	0018      	movs	r0, r3
 8000314:	2310      	movs	r3, #16
 8000316:	001a      	movs	r2, r3
 8000318:	2100      	movs	r1, #0
 800031a:	f002 fdc1 	bl	8002ea0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800031e:	231c      	movs	r3, #28
 8000320:	18fb      	adds	r3, r7, r3
 8000322:	0018      	movs	r0, r3
 8000324:	230c      	movs	r3, #12
 8000326:	001a      	movs	r2, r3
 8000328:	2100      	movs	r1, #0
 800032a:	f002 fdb9 	bl	8002ea0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800032e:	003b      	movs	r3, r7
 8000330:	0018      	movs	r0, r3
 8000332:	231c      	movs	r3, #28
 8000334:	001a      	movs	r2, r3
 8000336:	2100      	movs	r1, #0
 8000338:	f002 fdb2 	bl	8002ea0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800033c:	4b30      	ldr	r3, [pc, #192]	@ (8000400 <MX_TIM2_Init+0xf8>)
 800033e:	2280      	movs	r2, #128	@ 0x80
 8000340:	05d2      	lsls	r2, r2, #23
 8000342:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 63;
 8000344:	4b2e      	ldr	r3, [pc, #184]	@ (8000400 <MX_TIM2_Init+0xf8>)
 8000346:	223f      	movs	r2, #63	@ 0x3f
 8000348:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800034a:	4b2d      	ldr	r3, [pc, #180]	@ (8000400 <MX_TIM2_Init+0xf8>)
 800034c:	2200      	movs	r2, #0
 800034e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99999;
 8000350:	4b2b      	ldr	r3, [pc, #172]	@ (8000400 <MX_TIM2_Init+0xf8>)
 8000352:	4a2c      	ldr	r2, [pc, #176]	@ (8000404 <MX_TIM2_Init+0xfc>)
 8000354:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000356:	4b2a      	ldr	r3, [pc, #168]	@ (8000400 <MX_TIM2_Init+0xf8>)
 8000358:	2200      	movs	r2, #0
 800035a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800035c:	4b28      	ldr	r3, [pc, #160]	@ (8000400 <MX_TIM2_Init+0xf8>)
 800035e:	2280      	movs	r2, #128	@ 0x80
 8000360:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000362:	4b27      	ldr	r3, [pc, #156]	@ (8000400 <MX_TIM2_Init+0xf8>)
 8000364:	0018      	movs	r0, r3
 8000366:	f001 fba1 	bl	8001aac <HAL_TIM_Base_Init>
 800036a:	1e03      	subs	r3, r0, #0
 800036c:	d001      	beq.n	8000372 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800036e:	f000 f897 	bl	80004a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000372:	2128      	movs	r1, #40	@ 0x28
 8000374:	187b      	adds	r3, r7, r1
 8000376:	2280      	movs	r2, #128	@ 0x80
 8000378:	0152      	lsls	r2, r2, #5
 800037a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800037c:	187a      	adds	r2, r7, r1
 800037e:	4b20      	ldr	r3, [pc, #128]	@ (8000400 <MX_TIM2_Init+0xf8>)
 8000380:	0011      	movs	r1, r2
 8000382:	0018      	movs	r0, r3
 8000384:	f001 ff4a 	bl	800221c <HAL_TIM_ConfigClockSource>
 8000388:	1e03      	subs	r3, r0, #0
 800038a:	d001      	beq.n	8000390 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 800038c:	f000 f888 	bl	80004a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000390:	4b1b      	ldr	r3, [pc, #108]	@ (8000400 <MX_TIM2_Init+0xf8>)
 8000392:	0018      	movs	r0, r3
 8000394:	f001 fbe2 	bl	8001b5c <HAL_TIM_PWM_Init>
 8000398:	1e03      	subs	r3, r0, #0
 800039a:	d001      	beq.n	80003a0 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 800039c:	f000 f880 	bl	80004a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003a0:	211c      	movs	r1, #28
 80003a2:	187b      	adds	r3, r7, r1
 80003a4:	2200      	movs	r2, #0
 80003a6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003a8:	187b      	adds	r3, r7, r1
 80003aa:	2200      	movs	r2, #0
 80003ac:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003ae:	187a      	adds	r2, r7, r1
 80003b0:	4b13      	ldr	r3, [pc, #76]	@ (8000400 <MX_TIM2_Init+0xf8>)
 80003b2:	0011      	movs	r1, r2
 80003b4:	0018      	movs	r0, r3
 80003b6:	f002 fd05 	bl	8002dc4 <HAL_TIMEx_MasterConfigSynchronization>
 80003ba:	1e03      	subs	r3, r0, #0
 80003bc:	d001      	beq.n	80003c2 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80003be:	f000 f86f 	bl	80004a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003c2:	003b      	movs	r3, r7
 80003c4:	2260      	movs	r2, #96	@ 0x60
 80003c6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80003c8:	003b      	movs	r3, r7
 80003ca:	2200      	movs	r2, #0
 80003cc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003ce:	003b      	movs	r3, r7
 80003d0:	2200      	movs	r2, #0
 80003d2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003d4:	003b      	movs	r3, r7
 80003d6:	2200      	movs	r2, #0
 80003d8:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80003da:	0039      	movs	r1, r7
 80003dc:	4b08      	ldr	r3, [pc, #32]	@ (8000400 <MX_TIM2_Init+0xf8>)
 80003de:	2200      	movs	r2, #0
 80003e0:	0018      	movs	r0, r3
 80003e2:	f001 fe1b 	bl	800201c <HAL_TIM_PWM_ConfigChannel>
 80003e6:	1e03      	subs	r3, r0, #0
 80003e8:	d001      	beq.n	80003ee <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 80003ea:	f000 f859 	bl	80004a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80003ee:	4b04      	ldr	r3, [pc, #16]	@ (8000400 <MX_TIM2_Init+0xf8>)
 80003f0:	0018      	movs	r0, r3
 80003f2:	f000 f8cb 	bl	800058c <HAL_TIM_MspPostInit>

}
 80003f6:	46c0      	nop			@ (mov r8, r8)
 80003f8:	46bd      	mov	sp, r7
 80003fa:	b00e      	add	sp, #56	@ 0x38
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	46c0      	nop			@ (mov r8, r8)
 8000400:	2000007c 	.word	0x2000007c
 8000404:	0001869f 	.word	0x0001869f

08000408 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b082      	sub	sp, #8
 800040c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800040e:	4b0c      	ldr	r3, [pc, #48]	@ (8000440 <MX_DMA_Init+0x38>)
 8000410:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000412:	4b0b      	ldr	r3, [pc, #44]	@ (8000440 <MX_DMA_Init+0x38>)
 8000414:	2101      	movs	r1, #1
 8000416:	430a      	orrs	r2, r1
 8000418:	639a      	str	r2, [r3, #56]	@ 0x38
 800041a:	4b09      	ldr	r3, [pc, #36]	@ (8000440 <MX_DMA_Init+0x38>)
 800041c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800041e:	2201      	movs	r2, #1
 8000420:	4013      	ands	r3, r2
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000426:	2200      	movs	r2, #0
 8000428:	2100      	movs	r1, #0
 800042a:	2009      	movs	r0, #9
 800042c:	f000 fa72 	bl	8000914 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000430:	2009      	movs	r0, #9
 8000432:	f000 fa84 	bl	800093e <HAL_NVIC_EnableIRQ>

}
 8000436:	46c0      	nop			@ (mov r8, r8)
 8000438:	46bd      	mov	sp, r7
 800043a:	b002      	add	sp, #8
 800043c:	bd80      	pop	{r7, pc}
 800043e:	46c0      	nop			@ (mov r8, r8)
 8000440:	40021000 	.word	0x40021000

08000444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b084      	sub	sp, #16
 8000448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800044a:	4b14      	ldr	r3, [pc, #80]	@ (800049c <MX_GPIO_Init+0x58>)
 800044c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800044e:	4b13      	ldr	r3, [pc, #76]	@ (800049c <MX_GPIO_Init+0x58>)
 8000450:	2104      	movs	r1, #4
 8000452:	430a      	orrs	r2, r1
 8000454:	635a      	str	r2, [r3, #52]	@ 0x34
 8000456:	4b11      	ldr	r3, [pc, #68]	@ (800049c <MX_GPIO_Init+0x58>)
 8000458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800045a:	2204      	movs	r2, #4
 800045c:	4013      	ands	r3, r2
 800045e:	60fb      	str	r3, [r7, #12]
 8000460:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000462:	4b0e      	ldr	r3, [pc, #56]	@ (800049c <MX_GPIO_Init+0x58>)
 8000464:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000466:	4b0d      	ldr	r3, [pc, #52]	@ (800049c <MX_GPIO_Init+0x58>)
 8000468:	2120      	movs	r1, #32
 800046a:	430a      	orrs	r2, r1
 800046c:	635a      	str	r2, [r3, #52]	@ 0x34
 800046e:	4b0b      	ldr	r3, [pc, #44]	@ (800049c <MX_GPIO_Init+0x58>)
 8000470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000472:	2220      	movs	r2, #32
 8000474:	4013      	ands	r3, r2
 8000476:	60bb      	str	r3, [r7, #8]
 8000478:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800047a:	4b08      	ldr	r3, [pc, #32]	@ (800049c <MX_GPIO_Init+0x58>)
 800047c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800047e:	4b07      	ldr	r3, [pc, #28]	@ (800049c <MX_GPIO_Init+0x58>)
 8000480:	2101      	movs	r1, #1
 8000482:	430a      	orrs	r2, r1
 8000484:	635a      	str	r2, [r3, #52]	@ 0x34
 8000486:	4b05      	ldr	r3, [pc, #20]	@ (800049c <MX_GPIO_Init+0x58>)
 8000488:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800048a:	2201      	movs	r2, #1
 800048c:	4013      	ands	r3, r2
 800048e:	607b      	str	r3, [r7, #4]
 8000490:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000492:	46c0      	nop			@ (mov r8, r8)
 8000494:	46bd      	mov	sp, r7
 8000496:	b004      	add	sp, #16
 8000498:	bd80      	pop	{r7, pc}
 800049a:	46c0      	nop			@ (mov r8, r8)
 800049c:	40021000 	.word	0x40021000

080004a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a4:	b672      	cpsid	i
}
 80004a6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a8:	46c0      	nop			@ (mov r8, r8)
 80004aa:	e7fd      	b.n	80004a8 <Error_Handler+0x8>

080004ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b2:	4b0f      	ldr	r3, [pc, #60]	@ (80004f0 <HAL_MspInit+0x44>)
 80004b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80004b6:	4b0e      	ldr	r3, [pc, #56]	@ (80004f0 <HAL_MspInit+0x44>)
 80004b8:	2101      	movs	r1, #1
 80004ba:	430a      	orrs	r2, r1
 80004bc:	641a      	str	r2, [r3, #64]	@ 0x40
 80004be:	4b0c      	ldr	r3, [pc, #48]	@ (80004f0 <HAL_MspInit+0x44>)
 80004c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004c2:	2201      	movs	r2, #1
 80004c4:	4013      	ands	r3, r2
 80004c6:	607b      	str	r3, [r7, #4]
 80004c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ca:	4b09      	ldr	r3, [pc, #36]	@ (80004f0 <HAL_MspInit+0x44>)
 80004cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80004ce:	4b08      	ldr	r3, [pc, #32]	@ (80004f0 <HAL_MspInit+0x44>)
 80004d0:	2180      	movs	r1, #128	@ 0x80
 80004d2:	0549      	lsls	r1, r1, #21
 80004d4:	430a      	orrs	r2, r1
 80004d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80004d8:	4b05      	ldr	r3, [pc, #20]	@ (80004f0 <HAL_MspInit+0x44>)
 80004da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80004dc:	2380      	movs	r3, #128	@ 0x80
 80004de:	055b      	lsls	r3, r3, #21
 80004e0:	4013      	ands	r3, r2
 80004e2:	603b      	str	r3, [r7, #0]
 80004e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004e6:	46c0      	nop			@ (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	b002      	add	sp, #8
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)
 80004f0:	40021000 	.word	0x40021000

080004f4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	681a      	ldr	r2, [r3, #0]
 8000500:	2380      	movs	r3, #128	@ 0x80
 8000502:	05db      	lsls	r3, r3, #23
 8000504:	429a      	cmp	r2, r3
 8000506:	d136      	bne.n	8000576 <HAL_TIM_Base_MspInit+0x82>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000508:	4b1d      	ldr	r3, [pc, #116]	@ (8000580 <HAL_TIM_Base_MspInit+0x8c>)
 800050a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800050c:	4b1c      	ldr	r3, [pc, #112]	@ (8000580 <HAL_TIM_Base_MspInit+0x8c>)
 800050e:	2101      	movs	r1, #1
 8000510:	430a      	orrs	r2, r1
 8000512:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000514:	4b1a      	ldr	r3, [pc, #104]	@ (8000580 <HAL_TIM_Base_MspInit+0x8c>)
 8000516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000518:	2201      	movs	r2, #1
 800051a:	4013      	ands	r3, r2
 800051c:	60fb      	str	r3, [r7, #12]
 800051e:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel1;
 8000520:	4b18      	ldr	r3, [pc, #96]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 8000522:	4a19      	ldr	r2, [pc, #100]	@ (8000588 <HAL_TIM_Base_MspInit+0x94>)
 8000524:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8000526:	4b17      	ldr	r3, [pc, #92]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 8000528:	221a      	movs	r2, #26
 800052a:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800052c:	4b15      	ldr	r3, [pc, #84]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 800052e:	2210      	movs	r2, #16
 8000530:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000532:	4b14      	ldr	r3, [pc, #80]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 8000534:	2200      	movs	r2, #0
 8000536:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000538:	4b12      	ldr	r3, [pc, #72]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 800053a:	2280      	movs	r2, #128	@ 0x80
 800053c:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800053e:	4b11      	ldr	r3, [pc, #68]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 8000540:	2280      	movs	r2, #128	@ 0x80
 8000542:	0092      	lsls	r2, r2, #2
 8000544:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000546:	4b0f      	ldr	r3, [pc, #60]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 8000548:	2280      	movs	r2, #128	@ 0x80
 800054a:	0112      	lsls	r2, r2, #4
 800054c:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 800054e:	4b0d      	ldr	r3, [pc, #52]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 8000550:	2220      	movs	r2, #32
 8000552:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000554:	4b0b      	ldr	r3, [pc, #44]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 8000556:	2200      	movs	r2, #0
 8000558:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800055a:	4b0a      	ldr	r3, [pc, #40]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 800055c:	0018      	movs	r0, r3
 800055e:	f000 fa0b 	bl	8000978 <HAL_DMA_Init>
 8000562:	1e03      	subs	r3, r0, #0
 8000564:	d001      	beq.n	800056a <HAL_TIM_Base_MspInit+0x76>
    {
      Error_Handler();
 8000566:	f7ff ff9b 	bl	80004a0 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4a05      	ldr	r2, [pc, #20]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 800056e:	625a      	str	r2, [r3, #36]	@ 0x24
 8000570:	4b04      	ldr	r3, [pc, #16]	@ (8000584 <HAL_TIM_Base_MspInit+0x90>)
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000576:	46c0      	nop			@ (mov r8, r8)
 8000578:	46bd      	mov	sp, r7
 800057a:	b004      	add	sp, #16
 800057c:	bd80      	pop	{r7, pc}
 800057e:	46c0      	nop			@ (mov r8, r8)
 8000580:	40021000 	.word	0x40021000
 8000584:	200000c8 	.word	0x200000c8
 8000588:	40020008 	.word	0x40020008

0800058c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800058c:	b590      	push	{r4, r7, lr}
 800058e:	b089      	sub	sp, #36	@ 0x24
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000594:	240c      	movs	r4, #12
 8000596:	193b      	adds	r3, r7, r4
 8000598:	0018      	movs	r0, r3
 800059a:	2314      	movs	r3, #20
 800059c:	001a      	movs	r2, r3
 800059e:	2100      	movs	r1, #0
 80005a0:	f002 fc7e 	bl	8002ea0 <memset>
  if(htim->Instance==TIM2)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	681a      	ldr	r2, [r3, #0]
 80005a8:	2380      	movs	r3, #128	@ 0x80
 80005aa:	05db      	lsls	r3, r3, #23
 80005ac:	429a      	cmp	r2, r3
 80005ae:	d122      	bne.n	80005f6 <HAL_TIM_MspPostInit+0x6a>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b0:	4b13      	ldr	r3, [pc, #76]	@ (8000600 <HAL_TIM_MspPostInit+0x74>)
 80005b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005b4:	4b12      	ldr	r3, [pc, #72]	@ (8000600 <HAL_TIM_MspPostInit+0x74>)
 80005b6:	2101      	movs	r1, #1
 80005b8:	430a      	orrs	r2, r1
 80005ba:	635a      	str	r2, [r3, #52]	@ 0x34
 80005bc:	4b10      	ldr	r3, [pc, #64]	@ (8000600 <HAL_TIM_MspPostInit+0x74>)
 80005be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005c0:	2201      	movs	r2, #1
 80005c2:	4013      	ands	r3, r2
 80005c4:	60bb      	str	r3, [r7, #8]
 80005c6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80005c8:	0021      	movs	r1, r4
 80005ca:	187b      	adds	r3, r7, r1
 80005cc:	2220      	movs	r2, #32
 80005ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2202      	movs	r2, #2
 80005d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2200      	movs	r2, #0
 80005da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2200      	movs	r2, #0
 80005e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2202      	movs	r2, #2
 80005e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e8:	187a      	adds	r2, r7, r1
 80005ea:	23a0      	movs	r3, #160	@ 0xa0
 80005ec:	05db      	lsls	r3, r3, #23
 80005ee:	0011      	movs	r1, r2
 80005f0:	0018      	movs	r0, r3
 80005f2:	f000 fc13 	bl	8000e1c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80005f6:	46c0      	nop			@ (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	b009      	add	sp, #36	@ 0x24
 80005fc:	bd90      	pop	{r4, r7, pc}
 80005fe:	46c0      	nop			@ (mov r8, r8)
 8000600:	40021000 	.word	0x40021000

08000604 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000608:	46c0      	nop			@ (mov r8, r8)
 800060a:	e7fd      	b.n	8000608 <NMI_Handler+0x4>

0800060c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000610:	46c0      	nop			@ (mov r8, r8)
 8000612:	e7fd      	b.n	8000610 <HardFault_Handler+0x4>

08000614 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000618:	46c0      	nop			@ (mov r8, r8)
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}

0800061e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}

08000628 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800062c:	f000 f8aa 	bl	8000784 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000630:	46c0      	nop			@ (mov r8, r8)
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
	...

08000638 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 800063c:	4b03      	ldr	r3, [pc, #12]	@ (800064c <DMA1_Channel1_IRQHandler+0x14>)
 800063e:	0018      	movs	r0, r3
 8000640:	f000 faaa 	bl	8000b98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000644:	46c0      	nop			@ (mov r8, r8)
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	46c0      	nop			@ (mov r8, r8)
 800064c:	200000c8 	.word	0x200000c8

08000650 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000654:	46c0      	nop			@ (mov r8, r8)
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
	...

0800065c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800065c:	480d      	ldr	r0, [pc, #52]	@ (8000694 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800065e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000660:	f7ff fff6 	bl	8000650 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000664:	480c      	ldr	r0, [pc, #48]	@ (8000698 <LoopForever+0x6>)
  ldr r1, =_edata
 8000666:	490d      	ldr	r1, [pc, #52]	@ (800069c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000668:	4a0d      	ldr	r2, [pc, #52]	@ (80006a0 <LoopForever+0xe>)
  movs r3, #0
 800066a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800066c:	e002      	b.n	8000674 <LoopCopyDataInit>

0800066e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800066e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000670:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000672:	3304      	adds	r3, #4

08000674 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000674:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000676:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000678:	d3f9      	bcc.n	800066e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800067a:	4a0a      	ldr	r2, [pc, #40]	@ (80006a4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800067c:	4c0a      	ldr	r4, [pc, #40]	@ (80006a8 <LoopForever+0x16>)
  movs r3, #0
 800067e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000680:	e001      	b.n	8000686 <LoopFillZerobss>

08000682 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000682:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000684:	3204      	adds	r2, #4

08000686 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000686:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000688:	d3fb      	bcc.n	8000682 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800068a:	f002 fc11 	bl	8002eb0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800068e:	f7ff fdc5 	bl	800021c <main>

08000692 <LoopForever>:

LoopForever:
  b LoopForever
 8000692:	e7fe      	b.n	8000692 <LoopForever>
  ldr   r0, =_estack
 8000694:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000698:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800069c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80006a0:	08002fac 	.word	0x08002fac
  ldr r2, =_sbss
 80006a4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80006a8:	20000128 	.word	0x20000128

080006ac <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006ac:	e7fe      	b.n	80006ac <ADC1_COMP_IRQHandler>
	...

080006b0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006b6:	1dfb      	adds	r3, r7, #7
 80006b8:	2200      	movs	r2, #0
 80006ba:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006bc:	4b0b      	ldr	r3, [pc, #44]	@ (80006ec <HAL_Init+0x3c>)
 80006be:	681a      	ldr	r2, [r3, #0]
 80006c0:	4b0a      	ldr	r3, [pc, #40]	@ (80006ec <HAL_Init+0x3c>)
 80006c2:	2180      	movs	r1, #128	@ 0x80
 80006c4:	0049      	lsls	r1, r1, #1
 80006c6:	430a      	orrs	r2, r1
 80006c8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006ca:	2000      	movs	r0, #0
 80006cc:	f000 f810 	bl	80006f0 <HAL_InitTick>
 80006d0:	1e03      	subs	r3, r0, #0
 80006d2:	d003      	beq.n	80006dc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80006d4:	1dfb      	adds	r3, r7, #7
 80006d6:	2201      	movs	r2, #1
 80006d8:	701a      	strb	r2, [r3, #0]
 80006da:	e001      	b.n	80006e0 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80006dc:	f7ff fee6 	bl	80004ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006e0:	1dfb      	adds	r3, r7, #7
 80006e2:	781b      	ldrb	r3, [r3, #0]
}
 80006e4:	0018      	movs	r0, r3
 80006e6:	46bd      	mov	sp, r7
 80006e8:	b002      	add	sp, #8
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40022000 	.word	0x40022000

080006f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006f0:	b590      	push	{r4, r7, lr}
 80006f2:	b085      	sub	sp, #20
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006f8:	230f      	movs	r3, #15
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	2200      	movs	r2, #0
 80006fe:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000700:	4b1d      	ldr	r3, [pc, #116]	@ (8000778 <HAL_InitTick+0x88>)
 8000702:	781b      	ldrb	r3, [r3, #0]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d02b      	beq.n	8000760 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000708:	4b1c      	ldr	r3, [pc, #112]	@ (800077c <HAL_InitTick+0x8c>)
 800070a:	681c      	ldr	r4, [r3, #0]
 800070c:	4b1a      	ldr	r3, [pc, #104]	@ (8000778 <HAL_InitTick+0x88>)
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	0019      	movs	r1, r3
 8000712:	23fa      	movs	r3, #250	@ 0xfa
 8000714:	0098      	lsls	r0, r3, #2
 8000716:	f7ff fcf5 	bl	8000104 <__udivsi3>
 800071a:	0003      	movs	r3, r0
 800071c:	0019      	movs	r1, r3
 800071e:	0020      	movs	r0, r4
 8000720:	f7ff fcf0 	bl	8000104 <__udivsi3>
 8000724:	0003      	movs	r3, r0
 8000726:	0018      	movs	r0, r3
 8000728:	f000 f919 	bl	800095e <HAL_SYSTICK_Config>
 800072c:	1e03      	subs	r3, r0, #0
 800072e:	d112      	bne.n	8000756 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2b03      	cmp	r3, #3
 8000734:	d80a      	bhi.n	800074c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000736:	6879      	ldr	r1, [r7, #4]
 8000738:	2301      	movs	r3, #1
 800073a:	425b      	negs	r3, r3
 800073c:	2200      	movs	r2, #0
 800073e:	0018      	movs	r0, r3
 8000740:	f000 f8e8 	bl	8000914 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000744:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <HAL_InitTick+0x90>)
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	e00d      	b.n	8000768 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800074c:	230f      	movs	r3, #15
 800074e:	18fb      	adds	r3, r7, r3
 8000750:	2201      	movs	r2, #1
 8000752:	701a      	strb	r2, [r3, #0]
 8000754:	e008      	b.n	8000768 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000756:	230f      	movs	r3, #15
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	2201      	movs	r2, #1
 800075c:	701a      	strb	r2, [r3, #0]
 800075e:	e003      	b.n	8000768 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000760:	230f      	movs	r3, #15
 8000762:	18fb      	adds	r3, r7, r3
 8000764:	2201      	movs	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000768:	230f      	movs	r3, #15
 800076a:	18fb      	adds	r3, r7, r3
 800076c:	781b      	ldrb	r3, [r3, #0]
}
 800076e:	0018      	movs	r0, r3
 8000770:	46bd      	mov	sp, r7
 8000772:	b005      	add	sp, #20
 8000774:	bd90      	pop	{r4, r7, pc}
 8000776:	46c0      	nop			@ (mov r8, r8)
 8000778:	2000005c 	.word	0x2000005c
 800077c:	20000054 	.word	0x20000054
 8000780:	20000058 	.word	0x20000058

08000784 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000788:	4b05      	ldr	r3, [pc, #20]	@ (80007a0 <HAL_IncTick+0x1c>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	001a      	movs	r2, r3
 800078e:	4b05      	ldr	r3, [pc, #20]	@ (80007a4 <HAL_IncTick+0x20>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	18d2      	adds	r2, r2, r3
 8000794:	4b03      	ldr	r3, [pc, #12]	@ (80007a4 <HAL_IncTick+0x20>)
 8000796:	601a      	str	r2, [r3, #0]
}
 8000798:	46c0      	nop			@ (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	2000005c 	.word	0x2000005c
 80007a4:	20000124 	.word	0x20000124

080007a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  return uwTick;
 80007ac:	4b02      	ldr	r3, [pc, #8]	@ (80007b8 <HAL_GetTick+0x10>)
 80007ae:	681b      	ldr	r3, [r3, #0]
}
 80007b0:	0018      	movs	r0, r3
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	46c0      	nop			@ (mov r8, r8)
 80007b8:	20000124 	.word	0x20000124

080007bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	0002      	movs	r2, r0
 80007c4:	1dfb      	adds	r3, r7, #7
 80007c6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007c8:	1dfb      	adds	r3, r7, #7
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80007ce:	d809      	bhi.n	80007e4 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007d0:	1dfb      	adds	r3, r7, #7
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	001a      	movs	r2, r3
 80007d6:	231f      	movs	r3, #31
 80007d8:	401a      	ands	r2, r3
 80007da:	4b04      	ldr	r3, [pc, #16]	@ (80007ec <__NVIC_EnableIRQ+0x30>)
 80007dc:	2101      	movs	r1, #1
 80007de:	4091      	lsls	r1, r2
 80007e0:	000a      	movs	r2, r1
 80007e2:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80007e4:	46c0      	nop			@ (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	b002      	add	sp, #8
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	e000e100 	.word	0xe000e100

080007f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007f0:	b590      	push	{r4, r7, lr}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	0002      	movs	r2, r0
 80007f8:	6039      	str	r1, [r7, #0]
 80007fa:	1dfb      	adds	r3, r7, #7
 80007fc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	2b7f      	cmp	r3, #127	@ 0x7f
 8000804:	d828      	bhi.n	8000858 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000806:	4a2f      	ldr	r2, [pc, #188]	@ (80008c4 <__NVIC_SetPriority+0xd4>)
 8000808:	1dfb      	adds	r3, r7, #7
 800080a:	781b      	ldrb	r3, [r3, #0]
 800080c:	b25b      	sxtb	r3, r3
 800080e:	089b      	lsrs	r3, r3, #2
 8000810:	33c0      	adds	r3, #192	@ 0xc0
 8000812:	009b      	lsls	r3, r3, #2
 8000814:	589b      	ldr	r3, [r3, r2]
 8000816:	1dfa      	adds	r2, r7, #7
 8000818:	7812      	ldrb	r2, [r2, #0]
 800081a:	0011      	movs	r1, r2
 800081c:	2203      	movs	r2, #3
 800081e:	400a      	ands	r2, r1
 8000820:	00d2      	lsls	r2, r2, #3
 8000822:	21ff      	movs	r1, #255	@ 0xff
 8000824:	4091      	lsls	r1, r2
 8000826:	000a      	movs	r2, r1
 8000828:	43d2      	mvns	r2, r2
 800082a:	401a      	ands	r2, r3
 800082c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	019b      	lsls	r3, r3, #6
 8000832:	22ff      	movs	r2, #255	@ 0xff
 8000834:	401a      	ands	r2, r3
 8000836:	1dfb      	adds	r3, r7, #7
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	0018      	movs	r0, r3
 800083c:	2303      	movs	r3, #3
 800083e:	4003      	ands	r3, r0
 8000840:	00db      	lsls	r3, r3, #3
 8000842:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000844:	481f      	ldr	r0, [pc, #124]	@ (80008c4 <__NVIC_SetPriority+0xd4>)
 8000846:	1dfb      	adds	r3, r7, #7
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	b25b      	sxtb	r3, r3
 800084c:	089b      	lsrs	r3, r3, #2
 800084e:	430a      	orrs	r2, r1
 8000850:	33c0      	adds	r3, #192	@ 0xc0
 8000852:	009b      	lsls	r3, r3, #2
 8000854:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000856:	e031      	b.n	80008bc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000858:	4a1b      	ldr	r2, [pc, #108]	@ (80008c8 <__NVIC_SetPriority+0xd8>)
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	0019      	movs	r1, r3
 8000860:	230f      	movs	r3, #15
 8000862:	400b      	ands	r3, r1
 8000864:	3b08      	subs	r3, #8
 8000866:	089b      	lsrs	r3, r3, #2
 8000868:	3306      	adds	r3, #6
 800086a:	009b      	lsls	r3, r3, #2
 800086c:	18d3      	adds	r3, r2, r3
 800086e:	3304      	adds	r3, #4
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	1dfa      	adds	r2, r7, #7
 8000874:	7812      	ldrb	r2, [r2, #0]
 8000876:	0011      	movs	r1, r2
 8000878:	2203      	movs	r2, #3
 800087a:	400a      	ands	r2, r1
 800087c:	00d2      	lsls	r2, r2, #3
 800087e:	21ff      	movs	r1, #255	@ 0xff
 8000880:	4091      	lsls	r1, r2
 8000882:	000a      	movs	r2, r1
 8000884:	43d2      	mvns	r2, r2
 8000886:	401a      	ands	r2, r3
 8000888:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800088a:	683b      	ldr	r3, [r7, #0]
 800088c:	019b      	lsls	r3, r3, #6
 800088e:	22ff      	movs	r2, #255	@ 0xff
 8000890:	401a      	ands	r2, r3
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	0018      	movs	r0, r3
 8000898:	2303      	movs	r3, #3
 800089a:	4003      	ands	r3, r0
 800089c:	00db      	lsls	r3, r3, #3
 800089e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008a0:	4809      	ldr	r0, [pc, #36]	@ (80008c8 <__NVIC_SetPriority+0xd8>)
 80008a2:	1dfb      	adds	r3, r7, #7
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	001c      	movs	r4, r3
 80008a8:	230f      	movs	r3, #15
 80008aa:	4023      	ands	r3, r4
 80008ac:	3b08      	subs	r3, #8
 80008ae:	089b      	lsrs	r3, r3, #2
 80008b0:	430a      	orrs	r2, r1
 80008b2:	3306      	adds	r3, #6
 80008b4:	009b      	lsls	r3, r3, #2
 80008b6:	18c3      	adds	r3, r0, r3
 80008b8:	3304      	adds	r3, #4
 80008ba:	601a      	str	r2, [r3, #0]
}
 80008bc:	46c0      	nop			@ (mov r8, r8)
 80008be:	46bd      	mov	sp, r7
 80008c0:	b003      	add	sp, #12
 80008c2:	bd90      	pop	{r4, r7, pc}
 80008c4:	e000e100 	.word	0xe000e100
 80008c8:	e000ed00 	.word	0xe000ed00

080008cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	1e5a      	subs	r2, r3, #1
 80008d8:	2380      	movs	r3, #128	@ 0x80
 80008da:	045b      	lsls	r3, r3, #17
 80008dc:	429a      	cmp	r2, r3
 80008de:	d301      	bcc.n	80008e4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008e0:	2301      	movs	r3, #1
 80008e2:	e010      	b.n	8000906 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000910 <SysTick_Config+0x44>)
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	3a01      	subs	r2, #1
 80008ea:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ec:	2301      	movs	r3, #1
 80008ee:	425b      	negs	r3, r3
 80008f0:	2103      	movs	r1, #3
 80008f2:	0018      	movs	r0, r3
 80008f4:	f7ff ff7c 	bl	80007f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008f8:	4b05      	ldr	r3, [pc, #20]	@ (8000910 <SysTick_Config+0x44>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008fe:	4b04      	ldr	r3, [pc, #16]	@ (8000910 <SysTick_Config+0x44>)
 8000900:	2207      	movs	r2, #7
 8000902:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000904:	2300      	movs	r3, #0
}
 8000906:	0018      	movs	r0, r3
 8000908:	46bd      	mov	sp, r7
 800090a:	b002      	add	sp, #8
 800090c:	bd80      	pop	{r7, pc}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	e000e010 	.word	0xe000e010

08000914 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	b084      	sub	sp, #16
 8000918:	af00      	add	r7, sp, #0
 800091a:	60b9      	str	r1, [r7, #8]
 800091c:	607a      	str	r2, [r7, #4]
 800091e:	210f      	movs	r1, #15
 8000920:	187b      	adds	r3, r7, r1
 8000922:	1c02      	adds	r2, r0, #0
 8000924:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000926:	68ba      	ldr	r2, [r7, #8]
 8000928:	187b      	adds	r3, r7, r1
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	b25b      	sxtb	r3, r3
 800092e:	0011      	movs	r1, r2
 8000930:	0018      	movs	r0, r3
 8000932:	f7ff ff5d 	bl	80007f0 <__NVIC_SetPriority>
}
 8000936:	46c0      	nop			@ (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b004      	add	sp, #16
 800093c:	bd80      	pop	{r7, pc}

0800093e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093e:	b580      	push	{r7, lr}
 8000940:	b082      	sub	sp, #8
 8000942:	af00      	add	r7, sp, #0
 8000944:	0002      	movs	r2, r0
 8000946:	1dfb      	adds	r3, r7, #7
 8000948:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800094a:	1dfb      	adds	r3, r7, #7
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	b25b      	sxtb	r3, r3
 8000950:	0018      	movs	r0, r3
 8000952:	f7ff ff33 	bl	80007bc <__NVIC_EnableIRQ>
}
 8000956:	46c0      	nop			@ (mov r8, r8)
 8000958:	46bd      	mov	sp, r7
 800095a:	b002      	add	sp, #8
 800095c:	bd80      	pop	{r7, pc}

0800095e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800095e:	b580      	push	{r7, lr}
 8000960:	b082      	sub	sp, #8
 8000962:	af00      	add	r7, sp, #0
 8000964:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	0018      	movs	r0, r3
 800096a:	f7ff ffaf 	bl	80008cc <SysTick_Config>
 800096e:	0003      	movs	r3, r0
}
 8000970:	0018      	movs	r0, r3
 8000972:	46bd      	mov	sp, r7
 8000974:	b002      	add	sp, #8
 8000976:	bd80      	pop	{r7, pc}

08000978 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2b00      	cmp	r3, #0
 8000984:	d101      	bne.n	800098a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	e077      	b.n	8000a7a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a3d      	ldr	r2, [pc, #244]	@ (8000a84 <HAL_DMA_Init+0x10c>)
 8000990:	4694      	mov	ip, r2
 8000992:	4463      	add	r3, ip
 8000994:	2114      	movs	r1, #20
 8000996:	0018      	movs	r0, r3
 8000998:	f7ff fbb4 	bl	8000104 <__udivsi3>
 800099c:	0003      	movs	r3, r0
 800099e:	009a      	lsls	r2, r3, #2
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	2225      	movs	r2, #37	@ 0x25
 80009a8:	2102      	movs	r1, #2
 80009aa:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4934      	ldr	r1, [pc, #208]	@ (8000a88 <HAL_DMA_Init+0x110>)
 80009b8:	400a      	ands	r2, r1
 80009ba:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	6819      	ldr	r1, [r3, #0]
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	689a      	ldr	r2, [r3, #8]
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	68db      	ldr	r3, [r3, #12]
 80009ca:	431a      	orrs	r2, r3
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	691b      	ldr	r3, [r3, #16]
 80009d0:	431a      	orrs	r2, r3
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	695b      	ldr	r3, [r3, #20]
 80009d6:	431a      	orrs	r2, r3
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	699b      	ldr	r3, [r3, #24]
 80009dc:	431a      	orrs	r2, r3
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	69db      	ldr	r3, [r3, #28]
 80009e2:	431a      	orrs	r2, r3
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6a1b      	ldr	r3, [r3, #32]
 80009e8:	431a      	orrs	r2, r3
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	681b      	ldr	r3, [r3, #0]
 80009ee:	430a      	orrs	r2, r1
 80009f0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	0018      	movs	r0, r3
 80009f6:	f000 f9c1 	bl	8000d7c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	689a      	ldr	r2, [r3, #8]
 80009fe:	2380      	movs	r3, #128	@ 0x80
 8000a00:	01db      	lsls	r3, r3, #7
 8000a02:	429a      	cmp	r2, r3
 8000a04:	d102      	bne.n	8000a0c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2200      	movs	r2, #0
 8000a0a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	685a      	ldr	r2, [r3, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a14:	213f      	movs	r1, #63	@ 0x3f
 8000a16:	400a      	ands	r2, r1
 8000a18:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000a22:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d011      	beq.n	8000a50 <HAL_DMA_Init+0xd8>
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	2b04      	cmp	r3, #4
 8000a32:	d80d      	bhi.n	8000a50 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	0018      	movs	r0, r3
 8000a38:	f000 f9cc 	bl	8000dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a48:	687a      	ldr	r2, [r7, #4]
 8000a4a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	e008      	b.n	8000a62 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	2200      	movs	r2, #0
 8000a54:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2200      	movs	r2, #0
 8000a5a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2200      	movs	r2, #0
 8000a60:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	2200      	movs	r2, #0
 8000a66:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	2225      	movs	r2, #37	@ 0x25
 8000a6c:	2101      	movs	r1, #1
 8000a6e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	2224      	movs	r2, #36	@ 0x24
 8000a74:	2100      	movs	r1, #0
 8000a76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000a78:	2300      	movs	r3, #0
}
 8000a7a:	0018      	movs	r0, r3
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	b002      	add	sp, #8
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	46c0      	nop			@ (mov r8, r8)
 8000a84:	bffdfff8 	.word	0xbffdfff8
 8000a88:	ffff800f 	.word	0xffff800f

08000a8c <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	60f8      	str	r0, [r7, #12]
 8000a94:	60b9      	str	r1, [r7, #8]
 8000a96:	607a      	str	r2, [r7, #4]
 8000a98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000a9a:	2317      	movs	r3, #23
 8000a9c:	18fb      	adds	r3, r7, r3
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	2224      	movs	r2, #36	@ 0x24
 8000aa6:	5c9b      	ldrb	r3, [r3, r2]
 8000aa8:	2b01      	cmp	r3, #1
 8000aaa:	d101      	bne.n	8000ab0 <HAL_DMA_Start_IT+0x24>
 8000aac:	2302      	movs	r3, #2
 8000aae:	e06f      	b.n	8000b90 <HAL_DMA_Start_IT+0x104>
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	2224      	movs	r2, #36	@ 0x24
 8000ab4:	2101      	movs	r1, #1
 8000ab6:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	2225      	movs	r2, #37	@ 0x25
 8000abc:	5c9b      	ldrb	r3, [r3, r2]
 8000abe:	b2db      	uxtb	r3, r3
 8000ac0:	2b01      	cmp	r3, #1
 8000ac2:	d157      	bne.n	8000b74 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	2225      	movs	r2, #37	@ 0x25
 8000ac8:	2102      	movs	r1, #2
 8000aca:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	2200      	movs	r2, #0
 8000ad0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2101      	movs	r1, #1
 8000ade:	438a      	bics	r2, r1
 8000ae0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	687a      	ldr	r2, [r7, #4]
 8000ae6:	68b9      	ldr	r1, [r7, #8]
 8000ae8:	68f8      	ldr	r0, [r7, #12]
 8000aea:	f000 f907 	bl	8000cfc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8000aee:	68fb      	ldr	r3, [r7, #12]
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d008      	beq.n	8000b08 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	210e      	movs	r1, #14
 8000b02:	430a      	orrs	r2, r1
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	e00f      	b.n	8000b28 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	2104      	movs	r1, #4
 8000b14:	438a      	bics	r2, r1
 8000b16:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	210a      	movs	r1, #10
 8000b24:	430a      	orrs	r2, r1
 8000b26:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8000b28:	68fb      	ldr	r3, [r7, #12]
 8000b2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b2c:	681a      	ldr	r2, [r3, #0]
 8000b2e:	2380      	movs	r3, #128	@ 0x80
 8000b30:	025b      	lsls	r3, r3, #9
 8000b32:	4013      	ands	r3, r2
 8000b34:	d008      	beq.n	8000b48 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b40:	2180      	movs	r1, #128	@ 0x80
 8000b42:	0049      	lsls	r1, r1, #1
 8000b44:	430a      	orrs	r2, r1
 8000b46:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d008      	beq.n	8000b62 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000b54:	681a      	ldr	r2, [r3, #0]
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000b5a:	2180      	movs	r1, #128	@ 0x80
 8000b5c:	0049      	lsls	r1, r1, #1
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000b62:	68fb      	ldr	r3, [r7, #12]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	2101      	movs	r1, #1
 8000b6e:	430a      	orrs	r2, r1
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	e00a      	b.n	8000b8a <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2280      	movs	r2, #128	@ 0x80
 8000b78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	2224      	movs	r2, #36	@ 0x24
 8000b7e:	2100      	movs	r1, #0
 8000b80:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8000b82:	2317      	movs	r3, #23
 8000b84:	18fb      	adds	r3, r7, r3
 8000b86:	2201      	movs	r2, #1
 8000b88:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8000b8a:	2317      	movs	r3, #23
 8000b8c:	18fb      	adds	r3, r7, r3
 8000b8e:	781b      	ldrb	r3, [r3, #0]
}
 8000b90:	0018      	movs	r0, r3
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b006      	add	sp, #24
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8000ba0:	4b55      	ldr	r3, [pc, #340]	@ (8000cf8 <HAL_DMA_IRQHandler+0x160>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb2:	221c      	movs	r2, #28
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	2204      	movs	r2, #4
 8000bb8:	409a      	lsls	r2, r3
 8000bba:	0013      	movs	r3, r2
 8000bbc:	68fa      	ldr	r2, [r7, #12]
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	d027      	beq.n	8000c12 <HAL_DMA_IRQHandler+0x7a>
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	2204      	movs	r2, #4
 8000bc6:	4013      	ands	r3, r2
 8000bc8:	d023      	beq.n	8000c12 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	2220      	movs	r2, #32
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	d107      	bne.n	8000be6 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2104      	movs	r1, #4
 8000be2:	438a      	bics	r2, r1
 8000be4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8000be6:	4b44      	ldr	r3, [pc, #272]	@ (8000cf8 <HAL_DMA_IRQHandler+0x160>)
 8000be8:	6859      	ldr	r1, [r3, #4]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bee:	221c      	movs	r2, #28
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	2204      	movs	r2, #4
 8000bf4:	409a      	lsls	r2, r3
 8000bf6:	4b40      	ldr	r3, [pc, #256]	@ (8000cf8 <HAL_DMA_IRQHandler+0x160>)
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d100      	bne.n	8000c06 <HAL_DMA_IRQHandler+0x6e>
 8000c04:	e073      	b.n	8000cee <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	0010      	movs	r0, r2
 8000c0e:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8000c10:	e06d      	b.n	8000cee <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c16:	221c      	movs	r2, #28
 8000c18:	4013      	ands	r3, r2
 8000c1a:	2202      	movs	r2, #2
 8000c1c:	409a      	lsls	r2, r3
 8000c1e:	0013      	movs	r3, r2
 8000c20:	68fa      	ldr	r2, [r7, #12]
 8000c22:	4013      	ands	r3, r2
 8000c24:	d02e      	beq.n	8000c84 <HAL_DMA_IRQHandler+0xec>
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	2202      	movs	r2, #2
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	d02a      	beq.n	8000c84 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2220      	movs	r2, #32
 8000c36:	4013      	ands	r3, r2
 8000c38:	d10b      	bne.n	8000c52 <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	681a      	ldr	r2, [r3, #0]
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	210a      	movs	r1, #10
 8000c46:	438a      	bics	r2, r1
 8000c48:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2225      	movs	r2, #37	@ 0x25
 8000c4e:	2101      	movs	r1, #1
 8000c50:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8000c52:	4b29      	ldr	r3, [pc, #164]	@ (8000cf8 <HAL_DMA_IRQHandler+0x160>)
 8000c54:	6859      	ldr	r1, [r3, #4]
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c5a:	221c      	movs	r2, #28
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	2202      	movs	r2, #2
 8000c60:	409a      	lsls	r2, r3
 8000c62:	4b25      	ldr	r3, [pc, #148]	@ (8000cf8 <HAL_DMA_IRQHandler+0x160>)
 8000c64:	430a      	orrs	r2, r1
 8000c66:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	2224      	movs	r2, #36	@ 0x24
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d03a      	beq.n	8000cee <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c7c:	687a      	ldr	r2, [r7, #4]
 8000c7e:	0010      	movs	r0, r2
 8000c80:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8000c82:	e034      	b.n	8000cee <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c88:	221c      	movs	r2, #28
 8000c8a:	4013      	ands	r3, r2
 8000c8c:	2208      	movs	r2, #8
 8000c8e:	409a      	lsls	r2, r3
 8000c90:	0013      	movs	r3, r2
 8000c92:	68fa      	ldr	r2, [r7, #12]
 8000c94:	4013      	ands	r3, r2
 8000c96:	d02b      	beq.n	8000cf0 <HAL_DMA_IRQHandler+0x158>
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	2208      	movs	r2, #8
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	d027      	beq.n	8000cf0 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	210e      	movs	r1, #14
 8000cac:	438a      	bics	r2, r1
 8000cae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8000cb0:	4b11      	ldr	r3, [pc, #68]	@ (8000cf8 <HAL_DMA_IRQHandler+0x160>)
 8000cb2:	6859      	ldr	r1, [r3, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cb8:	221c      	movs	r2, #28
 8000cba:	4013      	ands	r3, r2
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	409a      	lsls	r2, r3
 8000cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8000cf8 <HAL_DMA_IRQHandler+0x160>)
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2201      	movs	r2, #1
 8000cca:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2225      	movs	r2, #37	@ 0x25
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	2224      	movs	r2, #36	@ 0x24
 8000cd8:	2100      	movs	r1, #0
 8000cda:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d005      	beq.n	8000cf0 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	0010      	movs	r0, r2
 8000cec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8000cee:	46c0      	nop			@ (mov r8, r8)
 8000cf0:	46c0      	nop			@ (mov r8, r8)
}
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b004      	add	sp, #16
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	40020000 	.word	0x40020000

08000cfc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
 8000d08:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8000d12:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8000d14:	68fb      	ldr	r3, [r7, #12]
 8000d16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d004      	beq.n	8000d26 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000d20:	68fa      	ldr	r2, [r7, #12]
 8000d22:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8000d24:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8000d26:	4b14      	ldr	r3, [pc, #80]	@ (8000d78 <DMA_SetConfig+0x7c>)
 8000d28:	6859      	ldr	r1, [r3, #4]
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d2e:	221c      	movs	r2, #28
 8000d30:	4013      	ands	r3, r2
 8000d32:	2201      	movs	r2, #1
 8000d34:	409a      	lsls	r2, r3
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <DMA_SetConfig+0x7c>)
 8000d38:	430a      	orrs	r2, r1
 8000d3a:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	683a      	ldr	r2, [r7, #0]
 8000d42:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	2b10      	cmp	r3, #16
 8000d4a:	d108      	bne.n	8000d5e <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	687a      	ldr	r2, [r7, #4]
 8000d52:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	68ba      	ldr	r2, [r7, #8]
 8000d5a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000d5c:	e007      	b.n	8000d6e <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	68ba      	ldr	r2, [r7, #8]
 8000d64:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	687a      	ldr	r2, [r7, #4]
 8000d6c:	60da      	str	r2, [r3, #12]
}
 8000d6e:	46c0      	nop			@ (mov r8, r8)
 8000d70:	46bd      	mov	sp, r7
 8000d72:	b004      	add	sp, #16
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			@ (mov r8, r8)
 8000d78:	40020000 	.word	0x40020000

08000d7c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d88:	089b      	lsrs	r3, r3, #2
 8000d8a:	4a10      	ldr	r2, [pc, #64]	@ (8000dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8000d8c:	4694      	mov	ip, r2
 8000d8e:	4463      	add	r3, ip
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	001a      	movs	r2, r3
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	001a      	movs	r2, r3
 8000d9e:	23ff      	movs	r3, #255	@ 0xff
 8000da0:	4013      	ands	r3, r2
 8000da2:	3b08      	subs	r3, #8
 8000da4:	2114      	movs	r1, #20
 8000da6:	0018      	movs	r0, r3
 8000da8:	f7ff f9ac 	bl	8000104 <__udivsi3>
 8000dac:	0003      	movs	r3, r0
 8000dae:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a07      	ldr	r2, [pc, #28]	@ (8000dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8000db4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	221f      	movs	r2, #31
 8000dba:	4013      	ands	r3, r2
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	409a      	lsls	r2, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8000dc4:	46c0      	nop			@ (mov r8, r8)
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b004      	add	sp, #16
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	10008200 	.word	0x10008200
 8000dd0:	40020880 	.word	0x40020880

08000dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b084      	sub	sp, #16
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	223f      	movs	r2, #63	@ 0x3f
 8000de2:	4013      	ands	r3, r2
 8000de4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	4a0a      	ldr	r2, [pc, #40]	@ (8000e14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8000dea:	4694      	mov	ip, r2
 8000dec:	4463      	add	r3, ip
 8000dee:	009b      	lsls	r3, r3, #2
 8000df0:	001a      	movs	r2, r3
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4a07      	ldr	r2, [pc, #28]	@ (8000e18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8000dfa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	3b01      	subs	r3, #1
 8000e00:	2203      	movs	r2, #3
 8000e02:	4013      	ands	r3, r2
 8000e04:	2201      	movs	r2, #1
 8000e06:	409a      	lsls	r2, r3
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8000e0c:	46c0      	nop			@ (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b004      	add	sp, #16
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	1000823f 	.word	0x1000823f
 8000e18:	40020940 	.word	0x40020940

08000e1c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b086      	sub	sp, #24
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e26:	2300      	movs	r3, #0
 8000e28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e2a:	e147      	b.n	80010bc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2101      	movs	r1, #1
 8000e32:	697a      	ldr	r2, [r7, #20]
 8000e34:	4091      	lsls	r1, r2
 8000e36:	000a      	movs	r2, r1
 8000e38:	4013      	ands	r3, r2
 8000e3a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d100      	bne.n	8000e44 <HAL_GPIO_Init+0x28>
 8000e42:	e138      	b.n	80010b6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	2203      	movs	r2, #3
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	2b01      	cmp	r3, #1
 8000e4e:	d005      	beq.n	8000e5c <HAL_GPIO_Init+0x40>
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	2203      	movs	r2, #3
 8000e56:	4013      	ands	r3, r2
 8000e58:	2b02      	cmp	r3, #2
 8000e5a:	d130      	bne.n	8000ebe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	689b      	ldr	r3, [r3, #8]
 8000e60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	005b      	lsls	r3, r3, #1
 8000e66:	2203      	movs	r2, #3
 8000e68:	409a      	lsls	r2, r3
 8000e6a:	0013      	movs	r3, r2
 8000e6c:	43da      	mvns	r2, r3
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	4013      	ands	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	68da      	ldr	r2, [r3, #12]
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	409a      	lsls	r2, r3
 8000e7e:	0013      	movs	r3, r2
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	693a      	ldr	r2, [r7, #16]
 8000e8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e92:	2201      	movs	r2, #1
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
 8000e98:	0013      	movs	r3, r2
 8000e9a:	43da      	mvns	r2, r3
 8000e9c:	693b      	ldr	r3, [r7, #16]
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	091b      	lsrs	r3, r3, #4
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	401a      	ands	r2, r3
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	409a      	lsls	r2, r3
 8000eb0:	0013      	movs	r3, r2
 8000eb2:	693a      	ldr	r2, [r7, #16]
 8000eb4:	4313      	orrs	r3, r2
 8000eb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	693a      	ldr	r2, [r7, #16]
 8000ebc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	2203      	movs	r2, #3
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	2b03      	cmp	r3, #3
 8000ec8:	d017      	beq.n	8000efa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	68db      	ldr	r3, [r3, #12]
 8000ece:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	005b      	lsls	r3, r3, #1
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	409a      	lsls	r2, r3
 8000ed8:	0013      	movs	r3, r2
 8000eda:	43da      	mvns	r2, r3
 8000edc:	693b      	ldr	r3, [r7, #16]
 8000ede:	4013      	ands	r3, r2
 8000ee0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	689a      	ldr	r2, [r3, #8]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	409a      	lsls	r2, r3
 8000eec:	0013      	movs	r3, r2
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	2203      	movs	r2, #3
 8000f00:	4013      	ands	r3, r2
 8000f02:	2b02      	cmp	r3, #2
 8000f04:	d123      	bne.n	8000f4e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	08da      	lsrs	r2, r3, #3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	3208      	adds	r2, #8
 8000f0e:	0092      	lsls	r2, r2, #2
 8000f10:	58d3      	ldr	r3, [r2, r3]
 8000f12:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	2207      	movs	r2, #7
 8000f18:	4013      	ands	r3, r2
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	220f      	movs	r2, #15
 8000f1e:	409a      	lsls	r2, r3
 8000f20:	0013      	movs	r3, r2
 8000f22:	43da      	mvns	r2, r3
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	4013      	ands	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	691a      	ldr	r2, [r3, #16]
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	2107      	movs	r1, #7
 8000f32:	400b      	ands	r3, r1
 8000f34:	009b      	lsls	r3, r3, #2
 8000f36:	409a      	lsls	r2, r3
 8000f38:	0013      	movs	r3, r2
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	08da      	lsrs	r2, r3, #3
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	3208      	adds	r2, #8
 8000f48:	0092      	lsls	r2, r2, #2
 8000f4a:	6939      	ldr	r1, [r7, #16]
 8000f4c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	2203      	movs	r2, #3
 8000f5a:	409a      	lsls	r2, r3
 8000f5c:	0013      	movs	r3, r2
 8000f5e:	43da      	mvns	r2, r3
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	4013      	ands	r3, r2
 8000f64:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	2203      	movs	r2, #3
 8000f6c:	401a      	ands	r2, r3
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	409a      	lsls	r2, r3
 8000f74:	0013      	movs	r3, r2
 8000f76:	693a      	ldr	r2, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	693a      	ldr	r2, [r7, #16]
 8000f80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685a      	ldr	r2, [r3, #4]
 8000f86:	23c0      	movs	r3, #192	@ 0xc0
 8000f88:	029b      	lsls	r3, r3, #10
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	d100      	bne.n	8000f90 <HAL_GPIO_Init+0x174>
 8000f8e:	e092      	b.n	80010b6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000f90:	4a50      	ldr	r2, [pc, #320]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	089b      	lsrs	r3, r3, #2
 8000f96:	3318      	adds	r3, #24
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	589b      	ldr	r3, [r3, r2]
 8000f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	00db      	lsls	r3, r3, #3
 8000fa6:	220f      	movs	r2, #15
 8000fa8:	409a      	lsls	r2, r3
 8000faa:	0013      	movs	r3, r2
 8000fac:	43da      	mvns	r2, r3
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000fb4:	687a      	ldr	r2, [r7, #4]
 8000fb6:	23a0      	movs	r3, #160	@ 0xa0
 8000fb8:	05db      	lsls	r3, r3, #23
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	d013      	beq.n	8000fe6 <HAL_GPIO_Init+0x1ca>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a45      	ldr	r2, [pc, #276]	@ (80010d8 <HAL_GPIO_Init+0x2bc>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d00d      	beq.n	8000fe2 <HAL_GPIO_Init+0x1c6>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a44      	ldr	r2, [pc, #272]	@ (80010dc <HAL_GPIO_Init+0x2c0>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d007      	beq.n	8000fde <HAL_GPIO_Init+0x1c2>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a43      	ldr	r2, [pc, #268]	@ (80010e0 <HAL_GPIO_Init+0x2c4>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d101      	bne.n	8000fda <HAL_GPIO_Init+0x1be>
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e006      	b.n	8000fe8 <HAL_GPIO_Init+0x1cc>
 8000fda:	2305      	movs	r3, #5
 8000fdc:	e004      	b.n	8000fe8 <HAL_GPIO_Init+0x1cc>
 8000fde:	2302      	movs	r3, #2
 8000fe0:	e002      	b.n	8000fe8 <HAL_GPIO_Init+0x1cc>
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e000      	b.n	8000fe8 <HAL_GPIO_Init+0x1cc>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	697a      	ldr	r2, [r7, #20]
 8000fea:	2103      	movs	r1, #3
 8000fec:	400a      	ands	r2, r1
 8000fee:	00d2      	lsls	r2, r2, #3
 8000ff0:	4093      	lsls	r3, r2
 8000ff2:	693a      	ldr	r2, [r7, #16]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000ff8:	4936      	ldr	r1, [pc, #216]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	089b      	lsrs	r3, r3, #2
 8000ffe:	3318      	adds	r3, #24
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001006:	4b33      	ldr	r3, [pc, #204]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	43da      	mvns	r2, r3
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	4013      	ands	r3, r2
 8001014:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	685a      	ldr	r2, [r3, #4]
 800101a:	2380      	movs	r3, #128	@ 0x80
 800101c:	035b      	lsls	r3, r3, #13
 800101e:	4013      	ands	r3, r2
 8001020:	d003      	beq.n	800102a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	4313      	orrs	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800102a:	4b2a      	ldr	r3, [pc, #168]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 800102c:	693a      	ldr	r2, [r7, #16]
 800102e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001030:	4b28      	ldr	r3, [pc, #160]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	43da      	mvns	r2, r3
 800103a:	693b      	ldr	r3, [r7, #16]
 800103c:	4013      	ands	r3, r2
 800103e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685a      	ldr	r2, [r3, #4]
 8001044:	2380      	movs	r3, #128	@ 0x80
 8001046:	039b      	lsls	r3, r3, #14
 8001048:	4013      	ands	r3, r2
 800104a:	d003      	beq.n	8001054 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800104c:	693a      	ldr	r2, [r7, #16]
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4313      	orrs	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001054:	4b1f      	ldr	r3, [pc, #124]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800105a:	4a1e      	ldr	r2, [pc, #120]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 800105c:	2384      	movs	r3, #132	@ 0x84
 800105e:	58d3      	ldr	r3, [r2, r3]
 8001060:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	43da      	mvns	r2, r3
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	4013      	ands	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685a      	ldr	r2, [r3, #4]
 8001070:	2380      	movs	r3, #128	@ 0x80
 8001072:	029b      	lsls	r3, r3, #10
 8001074:	4013      	ands	r3, r2
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	4313      	orrs	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001080:	4914      	ldr	r1, [pc, #80]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 8001082:	2284      	movs	r2, #132	@ 0x84
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001088:	4a12      	ldr	r2, [pc, #72]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 800108a:	2380      	movs	r3, #128	@ 0x80
 800108c:	58d3      	ldr	r3, [r2, r3]
 800108e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	43da      	mvns	r2, r3
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	4013      	ands	r3, r2
 8001098:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685a      	ldr	r2, [r3, #4]
 800109e:	2380      	movs	r3, #128	@ 0x80
 80010a0:	025b      	lsls	r3, r3, #9
 80010a2:	4013      	ands	r3, r2
 80010a4:	d003      	beq.n	80010ae <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80010ae:	4909      	ldr	r1, [pc, #36]	@ (80010d4 <HAL_GPIO_Init+0x2b8>)
 80010b0:	2280      	movs	r2, #128	@ 0x80
 80010b2:	693b      	ldr	r3, [r7, #16]
 80010b4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80010b6:	697b      	ldr	r3, [r7, #20]
 80010b8:	3301      	adds	r3, #1
 80010ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	40da      	lsrs	r2, r3
 80010c4:	1e13      	subs	r3, r2, #0
 80010c6:	d000      	beq.n	80010ca <HAL_GPIO_Init+0x2ae>
 80010c8:	e6b0      	b.n	8000e2c <HAL_GPIO_Init+0x10>
  }
}
 80010ca:	46c0      	nop			@ (mov r8, r8)
 80010cc:	46c0      	nop			@ (mov r8, r8)
 80010ce:	46bd      	mov	sp, r7
 80010d0:	b006      	add	sp, #24
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	40021800 	.word	0x40021800
 80010d8:	50000400 	.word	0x50000400
 80010dc:	50000800 	.word	0x50000800
 80010e0:	50000c00 	.word	0x50000c00

080010e4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80010ec:	4b19      	ldr	r3, [pc, #100]	@ (8001154 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a19      	ldr	r2, [pc, #100]	@ (8001158 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80010f2:	4013      	ands	r3, r2
 80010f4:	0019      	movs	r1, r3
 80010f6:	4b17      	ldr	r3, [pc, #92]	@ (8001154 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	430a      	orrs	r2, r1
 80010fc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	2380      	movs	r3, #128	@ 0x80
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	429a      	cmp	r2, r3
 8001106:	d11f      	bne.n	8001148 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001108:	4b14      	ldr	r3, [pc, #80]	@ (800115c <HAL_PWREx_ControlVoltageScaling+0x78>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	0013      	movs	r3, r2
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	189b      	adds	r3, r3, r2
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	4912      	ldr	r1, [pc, #72]	@ (8001160 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001116:	0018      	movs	r0, r3
 8001118:	f7fe fff4 	bl	8000104 <__udivsi3>
 800111c:	0003      	movs	r3, r0
 800111e:	3301      	adds	r3, #1
 8001120:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001122:	e008      	b.n	8001136 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d003      	beq.n	8001132 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	3b01      	subs	r3, #1
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	e001      	b.n	8001136 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e009      	b.n	800114a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001136:	4b07      	ldr	r3, [pc, #28]	@ (8001154 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001138:	695a      	ldr	r2, [r3, #20]
 800113a:	2380      	movs	r3, #128	@ 0x80
 800113c:	00db      	lsls	r3, r3, #3
 800113e:	401a      	ands	r2, r3
 8001140:	2380      	movs	r3, #128	@ 0x80
 8001142:	00db      	lsls	r3, r3, #3
 8001144:	429a      	cmp	r2, r3
 8001146:	d0ed      	beq.n	8001124 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001148:	2300      	movs	r3, #0
}
 800114a:	0018      	movs	r0, r3
 800114c:	46bd      	mov	sp, r7
 800114e:	b004      	add	sp, #16
 8001150:	bd80      	pop	{r7, pc}
 8001152:	46c0      	nop			@ (mov r8, r8)
 8001154:	40007000 	.word	0x40007000
 8001158:	fffff9ff 	.word	0xfffff9ff
 800115c:	20000054 	.word	0x20000054
 8001160:	000f4240 	.word	0x000f4240

08001164 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d101      	bne.n	8001176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e2fe      	b.n	8001774 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2201      	movs	r2, #1
 800117c:	4013      	ands	r3, r2
 800117e:	d100      	bne.n	8001182 <HAL_RCC_OscConfig+0x1e>
 8001180:	e07c      	b.n	800127c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001182:	4bc3      	ldr	r3, [pc, #780]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	2238      	movs	r2, #56	@ 0x38
 8001188:	4013      	ands	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800118c:	4bc0      	ldr	r3, [pc, #768]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	2203      	movs	r2, #3
 8001192:	4013      	ands	r3, r2
 8001194:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	2b10      	cmp	r3, #16
 800119a:	d102      	bne.n	80011a2 <HAL_RCC_OscConfig+0x3e>
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	2b03      	cmp	r3, #3
 80011a0:	d002      	beq.n	80011a8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	2b08      	cmp	r3, #8
 80011a6:	d10b      	bne.n	80011c0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a8:	4bb9      	ldr	r3, [pc, #740]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	2380      	movs	r3, #128	@ 0x80
 80011ae:	029b      	lsls	r3, r3, #10
 80011b0:	4013      	ands	r3, r2
 80011b2:	d062      	beq.n	800127a <HAL_RCC_OscConfig+0x116>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d15e      	bne.n	800127a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80011bc:	2301      	movs	r3, #1
 80011be:	e2d9      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	2380      	movs	r3, #128	@ 0x80
 80011c6:	025b      	lsls	r3, r3, #9
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d107      	bne.n	80011dc <HAL_RCC_OscConfig+0x78>
 80011cc:	4bb0      	ldr	r3, [pc, #704]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4baf      	ldr	r3, [pc, #700]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80011d2:	2180      	movs	r1, #128	@ 0x80
 80011d4:	0249      	lsls	r1, r1, #9
 80011d6:	430a      	orrs	r2, r1
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	e020      	b.n	800121e <HAL_RCC_OscConfig+0xba>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	23a0      	movs	r3, #160	@ 0xa0
 80011e2:	02db      	lsls	r3, r3, #11
 80011e4:	429a      	cmp	r2, r3
 80011e6:	d10e      	bne.n	8001206 <HAL_RCC_OscConfig+0xa2>
 80011e8:	4ba9      	ldr	r3, [pc, #676]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4ba8      	ldr	r3, [pc, #672]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80011ee:	2180      	movs	r1, #128	@ 0x80
 80011f0:	02c9      	lsls	r1, r1, #11
 80011f2:	430a      	orrs	r2, r1
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	4ba6      	ldr	r3, [pc, #664]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	4ba5      	ldr	r3, [pc, #660]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80011fc:	2180      	movs	r1, #128	@ 0x80
 80011fe:	0249      	lsls	r1, r1, #9
 8001200:	430a      	orrs	r2, r1
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	e00b      	b.n	800121e <HAL_RCC_OscConfig+0xba>
 8001206:	4ba2      	ldr	r3, [pc, #648]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	4ba1      	ldr	r3, [pc, #644]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800120c:	49a1      	ldr	r1, [pc, #644]	@ (8001494 <HAL_RCC_OscConfig+0x330>)
 800120e:	400a      	ands	r2, r1
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	4b9f      	ldr	r3, [pc, #636]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	4b9e      	ldr	r3, [pc, #632]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001218:	499f      	ldr	r1, [pc, #636]	@ (8001498 <HAL_RCC_OscConfig+0x334>)
 800121a:	400a      	ands	r2, r1
 800121c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685b      	ldr	r3, [r3, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d014      	beq.n	8001250 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001226:	f7ff fabf 	bl	80007a8 <HAL_GetTick>
 800122a:	0003      	movs	r3, r0
 800122c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800122e:	e008      	b.n	8001242 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001230:	f7ff faba 	bl	80007a8 <HAL_GetTick>
 8001234:	0002      	movs	r2, r0
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	1ad3      	subs	r3, r2, r3
 800123a:	2b64      	cmp	r3, #100	@ 0x64
 800123c:	d901      	bls.n	8001242 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800123e:	2303      	movs	r3, #3
 8001240:	e298      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001242:	4b93      	ldr	r3, [pc, #588]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	2380      	movs	r3, #128	@ 0x80
 8001248:	029b      	lsls	r3, r3, #10
 800124a:	4013      	ands	r3, r2
 800124c:	d0f0      	beq.n	8001230 <HAL_RCC_OscConfig+0xcc>
 800124e:	e015      	b.n	800127c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001250:	f7ff faaa 	bl	80007a8 <HAL_GetTick>
 8001254:	0003      	movs	r3, r0
 8001256:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001258:	e008      	b.n	800126c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800125a:	f7ff faa5 	bl	80007a8 <HAL_GetTick>
 800125e:	0002      	movs	r2, r0
 8001260:	693b      	ldr	r3, [r7, #16]
 8001262:	1ad3      	subs	r3, r2, r3
 8001264:	2b64      	cmp	r3, #100	@ 0x64
 8001266:	d901      	bls.n	800126c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001268:	2303      	movs	r3, #3
 800126a:	e283      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800126c:	4b88      	ldr	r3, [pc, #544]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	2380      	movs	r3, #128	@ 0x80
 8001272:	029b      	lsls	r3, r3, #10
 8001274:	4013      	ands	r3, r2
 8001276:	d1f0      	bne.n	800125a <HAL_RCC_OscConfig+0xf6>
 8001278:	e000      	b.n	800127c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800127a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	2202      	movs	r2, #2
 8001282:	4013      	ands	r3, r2
 8001284:	d100      	bne.n	8001288 <HAL_RCC_OscConfig+0x124>
 8001286:	e099      	b.n	80013bc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001288:	4b81      	ldr	r3, [pc, #516]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	2238      	movs	r2, #56	@ 0x38
 800128e:	4013      	ands	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001292:	4b7f      	ldr	r3, [pc, #508]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	2203      	movs	r2, #3
 8001298:	4013      	ands	r3, r2
 800129a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 800129c:	69bb      	ldr	r3, [r7, #24]
 800129e:	2b10      	cmp	r3, #16
 80012a0:	d102      	bne.n	80012a8 <HAL_RCC_OscConfig+0x144>
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d002      	beq.n	80012ae <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d135      	bne.n	800131a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012ae:	4b78      	ldr	r3, [pc, #480]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	2380      	movs	r3, #128	@ 0x80
 80012b4:	00db      	lsls	r3, r3, #3
 80012b6:	4013      	ands	r3, r2
 80012b8:	d005      	beq.n	80012c6 <HAL_RCC_OscConfig+0x162>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d101      	bne.n	80012c6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
 80012c4:	e256      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012c6:	4b72      	ldr	r3, [pc, #456]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	4a74      	ldr	r2, [pc, #464]	@ (800149c <HAL_RCC_OscConfig+0x338>)
 80012cc:	4013      	ands	r3, r2
 80012ce:	0019      	movs	r1, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	695b      	ldr	r3, [r3, #20]
 80012d4:	021a      	lsls	r2, r3, #8
 80012d6:	4b6e      	ldr	r3, [pc, #440]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80012d8:	430a      	orrs	r2, r1
 80012da:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d112      	bne.n	8001308 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012e2:	4b6b      	ldr	r3, [pc, #428]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a6e      	ldr	r2, [pc, #440]	@ (80014a0 <HAL_RCC_OscConfig+0x33c>)
 80012e8:	4013      	ands	r3, r2
 80012ea:	0019      	movs	r1, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	691a      	ldr	r2, [r3, #16]
 80012f0:	4b67      	ldr	r3, [pc, #412]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80012f2:	430a      	orrs	r2, r1
 80012f4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80012f6:	4b66      	ldr	r3, [pc, #408]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	0adb      	lsrs	r3, r3, #11
 80012fc:	2207      	movs	r2, #7
 80012fe:	4013      	ands	r3, r2
 8001300:	4a68      	ldr	r2, [pc, #416]	@ (80014a4 <HAL_RCC_OscConfig+0x340>)
 8001302:	40da      	lsrs	r2, r3
 8001304:	4b68      	ldr	r3, [pc, #416]	@ (80014a8 <HAL_RCC_OscConfig+0x344>)
 8001306:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001308:	4b68      	ldr	r3, [pc, #416]	@ (80014ac <HAL_RCC_OscConfig+0x348>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	0018      	movs	r0, r3
 800130e:	f7ff f9ef 	bl	80006f0 <HAL_InitTick>
 8001312:	1e03      	subs	r3, r0, #0
 8001314:	d051      	beq.n	80013ba <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001316:	2301      	movs	r3, #1
 8001318:	e22c      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	68db      	ldr	r3, [r3, #12]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d030      	beq.n	8001384 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001322:	4b5b      	ldr	r3, [pc, #364]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a5e      	ldr	r2, [pc, #376]	@ (80014a0 <HAL_RCC_OscConfig+0x33c>)
 8001328:	4013      	ands	r3, r2
 800132a:	0019      	movs	r1, r3
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	691a      	ldr	r2, [r3, #16]
 8001330:	4b57      	ldr	r3, [pc, #348]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001332:	430a      	orrs	r2, r1
 8001334:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001336:	4b56      	ldr	r3, [pc, #344]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	4b55      	ldr	r3, [pc, #340]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800133c:	2180      	movs	r1, #128	@ 0x80
 800133e:	0049      	lsls	r1, r1, #1
 8001340:	430a      	orrs	r2, r1
 8001342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001344:	f7ff fa30 	bl	80007a8 <HAL_GetTick>
 8001348:	0003      	movs	r3, r0
 800134a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800134c:	e008      	b.n	8001360 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800134e:	f7ff fa2b 	bl	80007a8 <HAL_GetTick>
 8001352:	0002      	movs	r2, r0
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	2b02      	cmp	r3, #2
 800135a:	d901      	bls.n	8001360 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800135c:	2303      	movs	r3, #3
 800135e:	e209      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001360:	4b4b      	ldr	r3, [pc, #300]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	2380      	movs	r3, #128	@ 0x80
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	4013      	ands	r3, r2
 800136a:	d0f0      	beq.n	800134e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800136c:	4b48      	ldr	r3, [pc, #288]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	4a4a      	ldr	r2, [pc, #296]	@ (800149c <HAL_RCC_OscConfig+0x338>)
 8001372:	4013      	ands	r3, r2
 8001374:	0019      	movs	r1, r3
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	021a      	lsls	r2, r3, #8
 800137c:	4b44      	ldr	r3, [pc, #272]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800137e:	430a      	orrs	r2, r1
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	e01b      	b.n	80013bc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001384:	4b42      	ldr	r3, [pc, #264]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b41      	ldr	r3, [pc, #260]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800138a:	4949      	ldr	r1, [pc, #292]	@ (80014b0 <HAL_RCC_OscConfig+0x34c>)
 800138c:	400a      	ands	r2, r1
 800138e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001390:	f7ff fa0a 	bl	80007a8 <HAL_GetTick>
 8001394:	0003      	movs	r3, r0
 8001396:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800139a:	f7ff fa05 	bl	80007a8 <HAL_GetTick>
 800139e:	0002      	movs	r2, r0
 80013a0:	693b      	ldr	r3, [r7, #16]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e1e3      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80013ac:	4b38      	ldr	r3, [pc, #224]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	2380      	movs	r3, #128	@ 0x80
 80013b2:	00db      	lsls	r3, r3, #3
 80013b4:	4013      	ands	r3, r2
 80013b6:	d1f0      	bne.n	800139a <HAL_RCC_OscConfig+0x236>
 80013b8:	e000      	b.n	80013bc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013ba:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2208      	movs	r2, #8
 80013c2:	4013      	ands	r3, r2
 80013c4:	d047      	beq.n	8001456 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80013c6:	4b32      	ldr	r3, [pc, #200]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80013c8:	689b      	ldr	r3, [r3, #8]
 80013ca:	2238      	movs	r2, #56	@ 0x38
 80013cc:	4013      	ands	r3, r2
 80013ce:	2b18      	cmp	r3, #24
 80013d0:	d10a      	bne.n	80013e8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80013d2:	4b2f      	ldr	r3, [pc, #188]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80013d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013d6:	2202      	movs	r2, #2
 80013d8:	4013      	ands	r3, r2
 80013da:	d03c      	beq.n	8001456 <HAL_RCC_OscConfig+0x2f2>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	699b      	ldr	r3, [r3, #24]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d138      	bne.n	8001456 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e1c5      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	699b      	ldr	r3, [r3, #24]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d019      	beq.n	8001424 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80013f0:	4b27      	ldr	r3, [pc, #156]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80013f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013f4:	4b26      	ldr	r3, [pc, #152]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 80013f6:	2101      	movs	r1, #1
 80013f8:	430a      	orrs	r2, r1
 80013fa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fc:	f7ff f9d4 	bl	80007a8 <HAL_GetTick>
 8001400:	0003      	movs	r3, r0
 8001402:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001406:	f7ff f9cf 	bl	80007a8 <HAL_GetTick>
 800140a:	0002      	movs	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e1ad      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001418:	4b1d      	ldr	r3, [pc, #116]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800141a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800141c:	2202      	movs	r2, #2
 800141e:	4013      	ands	r3, r2
 8001420:	d0f1      	beq.n	8001406 <HAL_RCC_OscConfig+0x2a2>
 8001422:	e018      	b.n	8001456 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001424:	4b1a      	ldr	r3, [pc, #104]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001426:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001428:	4b19      	ldr	r3, [pc, #100]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800142a:	2101      	movs	r1, #1
 800142c:	438a      	bics	r2, r1
 800142e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001430:	f7ff f9ba 	bl	80007a8 <HAL_GetTick>
 8001434:	0003      	movs	r3, r0
 8001436:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001438:	e008      	b.n	800144c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800143a:	f7ff f9b5 	bl	80007a8 <HAL_GetTick>
 800143e:	0002      	movs	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b02      	cmp	r3, #2
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e193      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800144c:	4b10      	ldr	r3, [pc, #64]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800144e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001450:	2202      	movs	r2, #2
 8001452:	4013      	ands	r3, r2
 8001454:	d1f1      	bne.n	800143a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2204      	movs	r2, #4
 800145c:	4013      	ands	r3, r2
 800145e:	d100      	bne.n	8001462 <HAL_RCC_OscConfig+0x2fe>
 8001460:	e0c6      	b.n	80015f0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001462:	231f      	movs	r3, #31
 8001464:	18fb      	adds	r3, r7, r3
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	2238      	movs	r2, #56	@ 0x38
 8001470:	4013      	ands	r3, r2
 8001472:	2b20      	cmp	r3, #32
 8001474:	d11e      	bne.n	80014b4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001476:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <HAL_RCC_OscConfig+0x32c>)
 8001478:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800147a:	2202      	movs	r2, #2
 800147c:	4013      	ands	r3, r2
 800147e:	d100      	bne.n	8001482 <HAL_RCC_OscConfig+0x31e>
 8001480:	e0b6      	b.n	80015f0 <HAL_RCC_OscConfig+0x48c>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d000      	beq.n	800148c <HAL_RCC_OscConfig+0x328>
 800148a:	e0b1      	b.n	80015f0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e171      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
 8001490:	40021000 	.word	0x40021000
 8001494:	fffeffff 	.word	0xfffeffff
 8001498:	fffbffff 	.word	0xfffbffff
 800149c:	ffff80ff 	.word	0xffff80ff
 80014a0:	ffffc7ff 	.word	0xffffc7ff
 80014a4:	00f42400 	.word	0x00f42400
 80014a8:	20000054 	.word	0x20000054
 80014ac:	20000058 	.word	0x20000058
 80014b0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80014b4:	4bb1      	ldr	r3, [pc, #708]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80014b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014b8:	2380      	movs	r3, #128	@ 0x80
 80014ba:	055b      	lsls	r3, r3, #21
 80014bc:	4013      	ands	r3, r2
 80014be:	d101      	bne.n	80014c4 <HAL_RCC_OscConfig+0x360>
 80014c0:	2301      	movs	r3, #1
 80014c2:	e000      	b.n	80014c6 <HAL_RCC_OscConfig+0x362>
 80014c4:	2300      	movs	r3, #0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d011      	beq.n	80014ee <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80014ca:	4bac      	ldr	r3, [pc, #688]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80014cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014ce:	4bab      	ldr	r3, [pc, #684]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80014d0:	2180      	movs	r1, #128	@ 0x80
 80014d2:	0549      	lsls	r1, r1, #21
 80014d4:	430a      	orrs	r2, r1
 80014d6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014d8:	4ba8      	ldr	r3, [pc, #672]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80014da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014dc:	2380      	movs	r3, #128	@ 0x80
 80014de:	055b      	lsls	r3, r3, #21
 80014e0:	4013      	ands	r3, r2
 80014e2:	60fb      	str	r3, [r7, #12]
 80014e4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80014e6:	231f      	movs	r3, #31
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	2201      	movs	r2, #1
 80014ec:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ee:	4ba4      	ldr	r3, [pc, #656]	@ (8001780 <HAL_RCC_OscConfig+0x61c>)
 80014f0:	681a      	ldr	r2, [r3, #0]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4013      	ands	r3, r2
 80014f8:	d11a      	bne.n	8001530 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014fa:	4ba1      	ldr	r3, [pc, #644]	@ (8001780 <HAL_RCC_OscConfig+0x61c>)
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4ba0      	ldr	r3, [pc, #640]	@ (8001780 <HAL_RCC_OscConfig+0x61c>)
 8001500:	2180      	movs	r1, #128	@ 0x80
 8001502:	0049      	lsls	r1, r1, #1
 8001504:	430a      	orrs	r2, r1
 8001506:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001508:	f7ff f94e 	bl	80007a8 <HAL_GetTick>
 800150c:	0003      	movs	r3, r0
 800150e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001510:	e008      	b.n	8001524 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001512:	f7ff f949 	bl	80007a8 <HAL_GetTick>
 8001516:	0002      	movs	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e127      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001524:	4b96      	ldr	r3, [pc, #600]	@ (8001780 <HAL_RCC_OscConfig+0x61c>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	2380      	movs	r3, #128	@ 0x80
 800152a:	005b      	lsls	r3, r3, #1
 800152c:	4013      	ands	r3, r2
 800152e:	d0f0      	beq.n	8001512 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d106      	bne.n	8001546 <HAL_RCC_OscConfig+0x3e2>
 8001538:	4b90      	ldr	r3, [pc, #576]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800153a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800153c:	4b8f      	ldr	r3, [pc, #572]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800153e:	2101      	movs	r1, #1
 8001540:	430a      	orrs	r2, r1
 8001542:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001544:	e01c      	b.n	8001580 <HAL_RCC_OscConfig+0x41c>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	2b05      	cmp	r3, #5
 800154c:	d10c      	bne.n	8001568 <HAL_RCC_OscConfig+0x404>
 800154e:	4b8b      	ldr	r3, [pc, #556]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001550:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001552:	4b8a      	ldr	r3, [pc, #552]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001554:	2104      	movs	r1, #4
 8001556:	430a      	orrs	r2, r1
 8001558:	65da      	str	r2, [r3, #92]	@ 0x5c
 800155a:	4b88      	ldr	r3, [pc, #544]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800155c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800155e:	4b87      	ldr	r3, [pc, #540]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001560:	2101      	movs	r1, #1
 8001562:	430a      	orrs	r2, r1
 8001564:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001566:	e00b      	b.n	8001580 <HAL_RCC_OscConfig+0x41c>
 8001568:	4b84      	ldr	r3, [pc, #528]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800156a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800156c:	4b83      	ldr	r3, [pc, #524]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800156e:	2101      	movs	r1, #1
 8001570:	438a      	bics	r2, r1
 8001572:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001574:	4b81      	ldr	r3, [pc, #516]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001576:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001578:	4b80      	ldr	r3, [pc, #512]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800157a:	2104      	movs	r1, #4
 800157c:	438a      	bics	r2, r1
 800157e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d014      	beq.n	80015b2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001588:	f7ff f90e 	bl	80007a8 <HAL_GetTick>
 800158c:	0003      	movs	r3, r0
 800158e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001590:	e009      	b.n	80015a6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001592:	f7ff f909 	bl	80007a8 <HAL_GetTick>
 8001596:	0002      	movs	r2, r0
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	4a79      	ldr	r2, [pc, #484]	@ (8001784 <HAL_RCC_OscConfig+0x620>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e0e6      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80015a6:	4b75      	ldr	r3, [pc, #468]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80015a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015aa:	2202      	movs	r2, #2
 80015ac:	4013      	ands	r3, r2
 80015ae:	d0f0      	beq.n	8001592 <HAL_RCC_OscConfig+0x42e>
 80015b0:	e013      	b.n	80015da <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b2:	f7ff f8f9 	bl	80007a8 <HAL_GetTick>
 80015b6:	0003      	movs	r3, r0
 80015b8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015ba:	e009      	b.n	80015d0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015bc:	f7ff f8f4 	bl	80007a8 <HAL_GetTick>
 80015c0:	0002      	movs	r2, r0
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	4a6f      	ldr	r2, [pc, #444]	@ (8001784 <HAL_RCC_OscConfig+0x620>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e0d1      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80015d0:	4b6a      	ldr	r3, [pc, #424]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80015d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015d4:	2202      	movs	r2, #2
 80015d6:	4013      	ands	r3, r2
 80015d8:	d1f0      	bne.n	80015bc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80015da:	231f      	movs	r3, #31
 80015dc:	18fb      	adds	r3, r7, r3
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d105      	bne.n	80015f0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80015e4:	4b65      	ldr	r3, [pc, #404]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80015e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015e8:	4b64      	ldr	r3, [pc, #400]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80015ea:	4967      	ldr	r1, [pc, #412]	@ (8001788 <HAL_RCC_OscConfig+0x624>)
 80015ec:	400a      	ands	r2, r1
 80015ee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	69db      	ldr	r3, [r3, #28]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d100      	bne.n	80015fa <HAL_RCC_OscConfig+0x496>
 80015f8:	e0bb      	b.n	8001772 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015fa:	4b60      	ldr	r3, [pc, #384]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	2238      	movs	r2, #56	@ 0x38
 8001600:	4013      	ands	r3, r2
 8001602:	2b10      	cmp	r3, #16
 8001604:	d100      	bne.n	8001608 <HAL_RCC_OscConfig+0x4a4>
 8001606:	e07b      	b.n	8001700 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	69db      	ldr	r3, [r3, #28]
 800160c:	2b02      	cmp	r3, #2
 800160e:	d156      	bne.n	80016be <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001610:	4b5a      	ldr	r3, [pc, #360]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b59      	ldr	r3, [pc, #356]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001616:	495d      	ldr	r1, [pc, #372]	@ (800178c <HAL_RCC_OscConfig+0x628>)
 8001618:	400a      	ands	r2, r1
 800161a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800161c:	f7ff f8c4 	bl	80007a8 <HAL_GetTick>
 8001620:	0003      	movs	r3, r0
 8001622:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001624:	e008      	b.n	8001638 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001626:	f7ff f8bf 	bl	80007a8 <HAL_GetTick>
 800162a:	0002      	movs	r2, r0
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	2b02      	cmp	r3, #2
 8001632:	d901      	bls.n	8001638 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001634:	2303      	movs	r3, #3
 8001636:	e09d      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001638:	4b50      	ldr	r3, [pc, #320]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	2380      	movs	r3, #128	@ 0x80
 800163e:	049b      	lsls	r3, r3, #18
 8001640:	4013      	ands	r3, r2
 8001642:	d1f0      	bne.n	8001626 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001644:	4b4d      	ldr	r3, [pc, #308]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	4a51      	ldr	r2, [pc, #324]	@ (8001790 <HAL_RCC_OscConfig+0x62c>)
 800164a:	4013      	ands	r3, r2
 800164c:	0019      	movs	r1, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6a1a      	ldr	r2, [r3, #32]
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001656:	431a      	orrs	r2, r3
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800165c:	021b      	lsls	r3, r3, #8
 800165e:	431a      	orrs	r2, r3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001664:	431a      	orrs	r2, r3
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001670:	431a      	orrs	r2, r3
 8001672:	4b42      	ldr	r3, [pc, #264]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001674:	430a      	orrs	r2, r1
 8001676:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001678:	4b40      	ldr	r3, [pc, #256]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4b3f      	ldr	r3, [pc, #252]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800167e:	2180      	movs	r1, #128	@ 0x80
 8001680:	0449      	lsls	r1, r1, #17
 8001682:	430a      	orrs	r2, r1
 8001684:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001686:	4b3d      	ldr	r3, [pc, #244]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 8001688:	68da      	ldr	r2, [r3, #12]
 800168a:	4b3c      	ldr	r3, [pc, #240]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800168c:	2180      	movs	r1, #128	@ 0x80
 800168e:	0549      	lsls	r1, r1, #21
 8001690:	430a      	orrs	r2, r1
 8001692:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001694:	f7ff f888 	bl	80007a8 <HAL_GetTick>
 8001698:	0003      	movs	r3, r0
 800169a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800169e:	f7ff f883 	bl	80007a8 <HAL_GetTick>
 80016a2:	0002      	movs	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e061      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016b0:	4b32      	ldr	r3, [pc, #200]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	049b      	lsls	r3, r3, #18
 80016b8:	4013      	ands	r3, r2
 80016ba:	d0f0      	beq.n	800169e <HAL_RCC_OscConfig+0x53a>
 80016bc:	e059      	b.n	8001772 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016be:	4b2f      	ldr	r3, [pc, #188]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	4b2e      	ldr	r3, [pc, #184]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80016c4:	4931      	ldr	r1, [pc, #196]	@ (800178c <HAL_RCC_OscConfig+0x628>)
 80016c6:	400a      	ands	r2, r1
 80016c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016ca:	f7ff f86d 	bl	80007a8 <HAL_GetTick>
 80016ce:	0003      	movs	r3, r0
 80016d0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016d4:	f7ff f868 	bl	80007a8 <HAL_GetTick>
 80016d8:	0002      	movs	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e046      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016e6:	4b25      	ldr	r3, [pc, #148]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	2380      	movs	r3, #128	@ 0x80
 80016ec:	049b      	lsls	r3, r3, #18
 80016ee:	4013      	ands	r3, r2
 80016f0:	d1f0      	bne.n	80016d4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80016f2:	4b22      	ldr	r3, [pc, #136]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80016f4:	68da      	ldr	r2, [r3, #12]
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 80016f8:	4926      	ldr	r1, [pc, #152]	@ (8001794 <HAL_RCC_OscConfig+0x630>)
 80016fa:	400a      	ands	r2, r1
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	e038      	b.n	8001772 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	69db      	ldr	r3, [r3, #28]
 8001704:	2b01      	cmp	r3, #1
 8001706:	d101      	bne.n	800170c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001708:	2301      	movs	r3, #1
 800170a:	e033      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800170c:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <HAL_RCC_OscConfig+0x618>)
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001712:	697b      	ldr	r3, [r7, #20]
 8001714:	2203      	movs	r2, #3
 8001716:	401a      	ands	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6a1b      	ldr	r3, [r3, #32]
 800171c:	429a      	cmp	r2, r3
 800171e:	d126      	bne.n	800176e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	2270      	movs	r2, #112	@ 0x70
 8001724:	401a      	ands	r2, r3
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800172a:	429a      	cmp	r2, r3
 800172c:	d11f      	bne.n	800176e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800172e:	697a      	ldr	r2, [r7, #20]
 8001730:	23fe      	movs	r3, #254	@ 0xfe
 8001732:	01db      	lsls	r3, r3, #7
 8001734:	401a      	ands	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800173c:	429a      	cmp	r2, r3
 800173e:	d116      	bne.n	800176e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001740:	697a      	ldr	r2, [r7, #20]
 8001742:	23f8      	movs	r3, #248	@ 0xf8
 8001744:	039b      	lsls	r3, r3, #14
 8001746:	401a      	ands	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800174c:	429a      	cmp	r2, r3
 800174e:	d10e      	bne.n	800176e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	23e0      	movs	r3, #224	@ 0xe0
 8001754:	051b      	lsls	r3, r3, #20
 8001756:	401a      	ands	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800175c:	429a      	cmp	r2, r3
 800175e:	d106      	bne.n	800176e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	0f5b      	lsrs	r3, r3, #29
 8001764:	075a      	lsls	r2, r3, #29
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800176a:	429a      	cmp	r2, r3
 800176c:	d001      	beq.n	8001772 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e000      	b.n	8001774 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001772:	2300      	movs	r3, #0
}
 8001774:	0018      	movs	r0, r3
 8001776:	46bd      	mov	sp, r7
 8001778:	b008      	add	sp, #32
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40021000 	.word	0x40021000
 8001780:	40007000 	.word	0x40007000
 8001784:	00001388 	.word	0x00001388
 8001788:	efffffff 	.word	0xefffffff
 800178c:	feffffff 	.word	0xfeffffff
 8001790:	11c1808c 	.word	0x11c1808c
 8001794:	eefefffc 	.word	0xeefefffc

08001798 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b084      	sub	sp, #16
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
 80017a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d101      	bne.n	80017ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e0e9      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017ac:	4b76      	ldr	r3, [pc, #472]	@ (8001988 <HAL_RCC_ClockConfig+0x1f0>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2207      	movs	r2, #7
 80017b2:	4013      	ands	r3, r2
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d91e      	bls.n	80017f8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ba:	4b73      	ldr	r3, [pc, #460]	@ (8001988 <HAL_RCC_ClockConfig+0x1f0>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2207      	movs	r2, #7
 80017c0:	4393      	bics	r3, r2
 80017c2:	0019      	movs	r1, r3
 80017c4:	4b70      	ldr	r3, [pc, #448]	@ (8001988 <HAL_RCC_ClockConfig+0x1f0>)
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	430a      	orrs	r2, r1
 80017ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80017cc:	f7fe ffec 	bl	80007a8 <HAL_GetTick>
 80017d0:	0003      	movs	r3, r0
 80017d2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017d4:	e009      	b.n	80017ea <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017d6:	f7fe ffe7 	bl	80007a8 <HAL_GetTick>
 80017da:	0002      	movs	r2, r0
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	4a6a      	ldr	r2, [pc, #424]	@ (800198c <HAL_RCC_ClockConfig+0x1f4>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e0ca      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017ea:	4b67      	ldr	r3, [pc, #412]	@ (8001988 <HAL_RCC_ClockConfig+0x1f0>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2207      	movs	r2, #7
 80017f0:	4013      	ands	r3, r2
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d1ee      	bne.n	80017d6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	2202      	movs	r2, #2
 80017fe:	4013      	ands	r3, r2
 8001800:	d015      	beq.n	800182e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2204      	movs	r2, #4
 8001808:	4013      	ands	r3, r2
 800180a:	d006      	beq.n	800181a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800180c:	4b60      	ldr	r3, [pc, #384]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 800180e:	689a      	ldr	r2, [r3, #8]
 8001810:	4b5f      	ldr	r3, [pc, #380]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 8001812:	21e0      	movs	r1, #224	@ 0xe0
 8001814:	01c9      	lsls	r1, r1, #7
 8001816:	430a      	orrs	r2, r1
 8001818:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800181a:	4b5d      	ldr	r3, [pc, #372]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	4a5d      	ldr	r2, [pc, #372]	@ (8001994 <HAL_RCC_ClockConfig+0x1fc>)
 8001820:	4013      	ands	r3, r2
 8001822:	0019      	movs	r1, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	4b59      	ldr	r3, [pc, #356]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 800182a:	430a      	orrs	r2, r1
 800182c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2201      	movs	r2, #1
 8001834:	4013      	ands	r3, r2
 8001836:	d057      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	2b01      	cmp	r3, #1
 800183e:	d107      	bne.n	8001850 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001840:	4b53      	ldr	r3, [pc, #332]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 8001842:	681a      	ldr	r2, [r3, #0]
 8001844:	2380      	movs	r3, #128	@ 0x80
 8001846:	029b      	lsls	r3, r3, #10
 8001848:	4013      	ands	r3, r2
 800184a:	d12b      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800184c:	2301      	movs	r3, #1
 800184e:	e097      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	2b02      	cmp	r3, #2
 8001856:	d107      	bne.n	8001868 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001858:	4b4d      	ldr	r3, [pc, #308]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	2380      	movs	r3, #128	@ 0x80
 800185e:	049b      	lsls	r3, r3, #18
 8001860:	4013      	ands	r3, r2
 8001862:	d11f      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e08b      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d107      	bne.n	8001880 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001870:	4b47      	ldr	r3, [pc, #284]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	2380      	movs	r3, #128	@ 0x80
 8001876:	00db      	lsls	r3, r3, #3
 8001878:	4013      	ands	r3, r2
 800187a:	d113      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800187c:	2301      	movs	r3, #1
 800187e:	e07f      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	2b03      	cmp	r3, #3
 8001886:	d106      	bne.n	8001896 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001888:	4b41      	ldr	r3, [pc, #260]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 800188a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800188c:	2202      	movs	r2, #2
 800188e:	4013      	ands	r3, r2
 8001890:	d108      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e074      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001896:	4b3e      	ldr	r3, [pc, #248]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 8001898:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800189a:	2202      	movs	r2, #2
 800189c:	4013      	ands	r3, r2
 800189e:	d101      	bne.n	80018a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e06d      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80018a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	2207      	movs	r2, #7
 80018aa:	4393      	bics	r3, r2
 80018ac:	0019      	movs	r1, r3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	4b37      	ldr	r3, [pc, #220]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 80018b4:	430a      	orrs	r2, r1
 80018b6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80018b8:	f7fe ff76 	bl	80007a8 <HAL_GetTick>
 80018bc:	0003      	movs	r3, r0
 80018be:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018c0:	e009      	b.n	80018d6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018c2:	f7fe ff71 	bl	80007a8 <HAL_GetTick>
 80018c6:	0002      	movs	r2, r0
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	4a2f      	ldr	r2, [pc, #188]	@ (800198c <HAL_RCC_ClockConfig+0x1f4>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e054      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018d6:	4b2e      	ldr	r3, [pc, #184]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	2238      	movs	r2, #56	@ 0x38
 80018dc:	401a      	ands	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	00db      	lsls	r3, r3, #3
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d1ec      	bne.n	80018c2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018e8:	4b27      	ldr	r3, [pc, #156]	@ (8001988 <HAL_RCC_ClockConfig+0x1f0>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2207      	movs	r2, #7
 80018ee:	4013      	ands	r3, r2
 80018f0:	683a      	ldr	r2, [r7, #0]
 80018f2:	429a      	cmp	r2, r3
 80018f4:	d21e      	bcs.n	8001934 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f6:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <HAL_RCC_ClockConfig+0x1f0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2207      	movs	r2, #7
 80018fc:	4393      	bics	r3, r2
 80018fe:	0019      	movs	r1, r3
 8001900:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <HAL_RCC_ClockConfig+0x1f0>)
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	430a      	orrs	r2, r1
 8001906:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001908:	f7fe ff4e 	bl	80007a8 <HAL_GetTick>
 800190c:	0003      	movs	r3, r0
 800190e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001910:	e009      	b.n	8001926 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001912:	f7fe ff49 	bl	80007a8 <HAL_GetTick>
 8001916:	0002      	movs	r2, r0
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	1ad3      	subs	r3, r2, r3
 800191c:	4a1b      	ldr	r2, [pc, #108]	@ (800198c <HAL_RCC_ClockConfig+0x1f4>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d901      	bls.n	8001926 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001922:	2303      	movs	r3, #3
 8001924:	e02c      	b.n	8001980 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001926:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <HAL_RCC_ClockConfig+0x1f0>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2207      	movs	r2, #7
 800192c:	4013      	ands	r3, r2
 800192e:	683a      	ldr	r2, [r7, #0]
 8001930:	429a      	cmp	r2, r3
 8001932:	d1ee      	bne.n	8001912 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2204      	movs	r2, #4
 800193a:	4013      	ands	r3, r2
 800193c:	d009      	beq.n	8001952 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800193e:	4b14      	ldr	r3, [pc, #80]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	4a15      	ldr	r2, [pc, #84]	@ (8001998 <HAL_RCC_ClockConfig+0x200>)
 8001944:	4013      	ands	r3, r2
 8001946:	0019      	movs	r1, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	68da      	ldr	r2, [r3, #12]
 800194c:	4b10      	ldr	r3, [pc, #64]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 800194e:	430a      	orrs	r2, r1
 8001950:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001952:	f000 f829 	bl	80019a8 <HAL_RCC_GetSysClockFreq>
 8001956:	0001      	movs	r1, r0
 8001958:	4b0d      	ldr	r3, [pc, #52]	@ (8001990 <HAL_RCC_ClockConfig+0x1f8>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	0a1b      	lsrs	r3, r3, #8
 800195e:	220f      	movs	r2, #15
 8001960:	401a      	ands	r2, r3
 8001962:	4b0e      	ldr	r3, [pc, #56]	@ (800199c <HAL_RCC_ClockConfig+0x204>)
 8001964:	0092      	lsls	r2, r2, #2
 8001966:	58d3      	ldr	r3, [r2, r3]
 8001968:	221f      	movs	r2, #31
 800196a:	4013      	ands	r3, r2
 800196c:	000a      	movs	r2, r1
 800196e:	40da      	lsrs	r2, r3
 8001970:	4b0b      	ldr	r3, [pc, #44]	@ (80019a0 <HAL_RCC_ClockConfig+0x208>)
 8001972:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001974:	4b0b      	ldr	r3, [pc, #44]	@ (80019a4 <HAL_RCC_ClockConfig+0x20c>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	0018      	movs	r0, r3
 800197a:	f7fe feb9 	bl	80006f0 <HAL_InitTick>
 800197e:	0003      	movs	r3, r0
}
 8001980:	0018      	movs	r0, r3
 8001982:	46bd      	mov	sp, r7
 8001984:	b004      	add	sp, #16
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40022000 	.word	0x40022000
 800198c:	00001388 	.word	0x00001388
 8001990:	40021000 	.word	0x40021000
 8001994:	fffff0ff 	.word	0xfffff0ff
 8001998:	ffff8fff 	.word	0xffff8fff
 800199c:	08002f10 	.word	0x08002f10
 80019a0:	20000054 	.word	0x20000054
 80019a4:	20000058 	.word	0x20000058

080019a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019ae:	4b3c      	ldr	r3, [pc, #240]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	2238      	movs	r2, #56	@ 0x38
 80019b4:	4013      	ands	r3, r2
 80019b6:	d10f      	bne.n	80019d8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80019b8:	4b39      	ldr	r3, [pc, #228]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	0adb      	lsrs	r3, r3, #11
 80019be:	2207      	movs	r2, #7
 80019c0:	4013      	ands	r3, r2
 80019c2:	2201      	movs	r2, #1
 80019c4:	409a      	lsls	r2, r3
 80019c6:	0013      	movs	r3, r2
 80019c8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80019ca:	6839      	ldr	r1, [r7, #0]
 80019cc:	4835      	ldr	r0, [pc, #212]	@ (8001aa4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80019ce:	f7fe fb99 	bl	8000104 <__udivsi3>
 80019d2:	0003      	movs	r3, r0
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	e05d      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019d8:	4b31      	ldr	r3, [pc, #196]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	2238      	movs	r2, #56	@ 0x38
 80019de:	4013      	ands	r3, r2
 80019e0:	2b08      	cmp	r3, #8
 80019e2:	d102      	bne.n	80019ea <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80019e4:	4b30      	ldr	r3, [pc, #192]	@ (8001aa8 <HAL_RCC_GetSysClockFreq+0x100>)
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	e054      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ea:	4b2d      	ldr	r3, [pc, #180]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ec:	689b      	ldr	r3, [r3, #8]
 80019ee:	2238      	movs	r2, #56	@ 0x38
 80019f0:	4013      	ands	r3, r2
 80019f2:	2b10      	cmp	r3, #16
 80019f4:	d138      	bne.n	8001a68 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80019f6:	4b2a      	ldr	r3, [pc, #168]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	2203      	movs	r2, #3
 80019fc:	4013      	ands	r3, r2
 80019fe:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a00:	4b27      	ldr	r3, [pc, #156]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	091b      	lsrs	r3, r3, #4
 8001a06:	2207      	movs	r2, #7
 8001a08:	4013      	ands	r3, r2
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2b03      	cmp	r3, #3
 8001a12:	d10d      	bne.n	8001a30 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a14:	68b9      	ldr	r1, [r7, #8]
 8001a16:	4824      	ldr	r0, [pc, #144]	@ (8001aa8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a18:	f7fe fb74 	bl	8000104 <__udivsi3>
 8001a1c:	0003      	movs	r3, r0
 8001a1e:	0019      	movs	r1, r3
 8001a20:	4b1f      	ldr	r3, [pc, #124]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	0a1b      	lsrs	r3, r3, #8
 8001a26:	227f      	movs	r2, #127	@ 0x7f
 8001a28:	4013      	ands	r3, r2
 8001a2a:	434b      	muls	r3, r1
 8001a2c:	617b      	str	r3, [r7, #20]
        break;
 8001a2e:	e00d      	b.n	8001a4c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001a30:	68b9      	ldr	r1, [r7, #8]
 8001a32:	481c      	ldr	r0, [pc, #112]	@ (8001aa4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a34:	f7fe fb66 	bl	8000104 <__udivsi3>
 8001a38:	0003      	movs	r3, r0
 8001a3a:	0019      	movs	r1, r3
 8001a3c:	4b18      	ldr	r3, [pc, #96]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	0a1b      	lsrs	r3, r3, #8
 8001a42:	227f      	movs	r2, #127	@ 0x7f
 8001a44:	4013      	ands	r3, r2
 8001a46:	434b      	muls	r3, r1
 8001a48:	617b      	str	r3, [r7, #20]
        break;
 8001a4a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001a4c:	4b14      	ldr	r3, [pc, #80]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	0f5b      	lsrs	r3, r3, #29
 8001a52:	2207      	movs	r2, #7
 8001a54:	4013      	ands	r3, r2
 8001a56:	3301      	adds	r3, #1
 8001a58:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	6978      	ldr	r0, [r7, #20]
 8001a5e:	f7fe fb51 	bl	8000104 <__udivsi3>
 8001a62:	0003      	movs	r3, r0
 8001a64:	613b      	str	r3, [r7, #16]
 8001a66:	e015      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a68:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	2238      	movs	r2, #56	@ 0x38
 8001a6e:	4013      	ands	r3, r2
 8001a70:	2b20      	cmp	r3, #32
 8001a72:	d103      	bne.n	8001a7c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001a74:	2380      	movs	r3, #128	@ 0x80
 8001a76:	021b      	lsls	r3, r3, #8
 8001a78:	613b      	str	r3, [r7, #16]
 8001a7a:	e00b      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a7c:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	2238      	movs	r2, #56	@ 0x38
 8001a82:	4013      	ands	r3, r2
 8001a84:	2b18      	cmp	r3, #24
 8001a86:	d103      	bne.n	8001a90 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001a88:	23fa      	movs	r3, #250	@ 0xfa
 8001a8a:	01db      	lsls	r3, r3, #7
 8001a8c:	613b      	str	r3, [r7, #16]
 8001a8e:	e001      	b.n	8001a94 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001a90:	2300      	movs	r3, #0
 8001a92:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a94:	693b      	ldr	r3, [r7, #16]
}
 8001a96:	0018      	movs	r0, r3
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	b006      	add	sp, #24
 8001a9c:	bd80      	pop	{r7, pc}
 8001a9e:	46c0      	nop			@ (mov r8, r8)
 8001aa0:	40021000 	.word	0x40021000
 8001aa4:	00f42400 	.word	0x00f42400
 8001aa8:	007a1200 	.word	0x007a1200

08001aac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b082      	sub	sp, #8
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e04a      	b.n	8001b54 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	223d      	movs	r2, #61	@ 0x3d
 8001ac2:	5c9b      	ldrb	r3, [r3, r2]
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d107      	bne.n	8001ada <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	223c      	movs	r2, #60	@ 0x3c
 8001ace:	2100      	movs	r1, #0
 8001ad0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7fe fd0d 	bl	80004f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	223d      	movs	r2, #61	@ 0x3d
 8001ade:	2102      	movs	r1, #2
 8001ae0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	3304      	adds	r3, #4
 8001aea:	0019      	movs	r1, r3
 8001aec:	0010      	movs	r0, r2
 8001aee:	f000 fd57 	bl	80025a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2248      	movs	r2, #72	@ 0x48
 8001af6:	2101      	movs	r1, #1
 8001af8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	223e      	movs	r2, #62	@ 0x3e
 8001afe:	2101      	movs	r1, #1
 8001b00:	5499      	strb	r1, [r3, r2]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	223f      	movs	r2, #63	@ 0x3f
 8001b06:	2101      	movs	r1, #1
 8001b08:	5499      	strb	r1, [r3, r2]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2240      	movs	r2, #64	@ 0x40
 8001b0e:	2101      	movs	r1, #1
 8001b10:	5499      	strb	r1, [r3, r2]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2241      	movs	r2, #65	@ 0x41
 8001b16:	2101      	movs	r1, #1
 8001b18:	5499      	strb	r1, [r3, r2]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	2242      	movs	r2, #66	@ 0x42
 8001b1e:	2101      	movs	r1, #1
 8001b20:	5499      	strb	r1, [r3, r2]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	2243      	movs	r2, #67	@ 0x43
 8001b26:	2101      	movs	r1, #1
 8001b28:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2244      	movs	r2, #68	@ 0x44
 8001b2e:	2101      	movs	r1, #1
 8001b30:	5499      	strb	r1, [r3, r2]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2245      	movs	r2, #69	@ 0x45
 8001b36:	2101      	movs	r1, #1
 8001b38:	5499      	strb	r1, [r3, r2]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	2246      	movs	r2, #70	@ 0x46
 8001b3e:	2101      	movs	r1, #1
 8001b40:	5499      	strb	r1, [r3, r2]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2247      	movs	r2, #71	@ 0x47
 8001b46:	2101      	movs	r1, #1
 8001b48:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	223d      	movs	r2, #61	@ 0x3d
 8001b4e:	2101      	movs	r1, #1
 8001b50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001b52:	2300      	movs	r3, #0
}
 8001b54:	0018      	movs	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	b002      	add	sp, #8
 8001b5a:	bd80      	pop	{r7, pc}

08001b5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e04a      	b.n	8001c04 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	223d      	movs	r2, #61	@ 0x3d
 8001b72:	5c9b      	ldrb	r3, [r3, r2]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d107      	bne.n	8001b8a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	223c      	movs	r2, #60	@ 0x3c
 8001b7e:	2100      	movs	r1, #0
 8001b80:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	0018      	movs	r0, r3
 8001b86:	f000 f841 	bl	8001c0c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	223d      	movs	r2, #61	@ 0x3d
 8001b8e:	2102      	movs	r1, #2
 8001b90:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681a      	ldr	r2, [r3, #0]
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	3304      	adds	r3, #4
 8001b9a:	0019      	movs	r1, r3
 8001b9c:	0010      	movs	r0, r2
 8001b9e:	f000 fcff 	bl	80025a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2248      	movs	r2, #72	@ 0x48
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	223e      	movs	r2, #62	@ 0x3e
 8001bae:	2101      	movs	r1, #1
 8001bb0:	5499      	strb	r1, [r3, r2]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	223f      	movs	r2, #63	@ 0x3f
 8001bb6:	2101      	movs	r1, #1
 8001bb8:	5499      	strb	r1, [r3, r2]
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2240      	movs	r2, #64	@ 0x40
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	5499      	strb	r1, [r3, r2]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2241      	movs	r2, #65	@ 0x41
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	5499      	strb	r1, [r3, r2]
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2242      	movs	r2, #66	@ 0x42
 8001bce:	2101      	movs	r1, #1
 8001bd0:	5499      	strb	r1, [r3, r2]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2243      	movs	r2, #67	@ 0x43
 8001bd6:	2101      	movs	r1, #1
 8001bd8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2244      	movs	r2, #68	@ 0x44
 8001bde:	2101      	movs	r1, #1
 8001be0:	5499      	strb	r1, [r3, r2]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2245      	movs	r2, #69	@ 0x45
 8001be6:	2101      	movs	r1, #1
 8001be8:	5499      	strb	r1, [r3, r2]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2246      	movs	r2, #70	@ 0x46
 8001bee:	2101      	movs	r1, #1
 8001bf0:	5499      	strb	r1, [r3, r2]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2247      	movs	r2, #71	@ 0x47
 8001bf6:	2101      	movs	r1, #1
 8001bf8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	223d      	movs	r2, #61	@ 0x3d
 8001bfe:	2101      	movs	r1, #1
 8001c00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	0018      	movs	r0, r3
 8001c06:	46bd      	mov	sp, r7
 8001c08:	b002      	add	sp, #8
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001c14:	46c0      	nop			@ (mov r8, r8)
 8001c16:	46bd      	mov	sp, r7
 8001c18:	b002      	add	sp, #8
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
 8001c28:	001a      	movs	r2, r3
 8001c2a:	1cbb      	adds	r3, r7, #2
 8001c2c:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c2e:	2317      	movs	r3, #23
 8001c30:	18fb      	adds	r3, r7, r3
 8001c32:	2200      	movs	r2, #0
 8001c34:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d108      	bne.n	8001c4e <HAL_TIM_PWM_Start_DMA+0x32>
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	223e      	movs	r2, #62	@ 0x3e
 8001c40:	5c9b      	ldrb	r3, [r3, r2]
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	3b02      	subs	r3, #2
 8001c46:	425a      	negs	r2, r3
 8001c48:	4153      	adcs	r3, r2
 8001c4a:	b2db      	uxtb	r3, r3
 8001c4c:	e037      	b.n	8001cbe <HAL_TIM_PWM_Start_DMA+0xa2>
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	2b04      	cmp	r3, #4
 8001c52:	d108      	bne.n	8001c66 <HAL_TIM_PWM_Start_DMA+0x4a>
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	223f      	movs	r2, #63	@ 0x3f
 8001c58:	5c9b      	ldrb	r3, [r3, r2]
 8001c5a:	b2db      	uxtb	r3, r3
 8001c5c:	3b02      	subs	r3, #2
 8001c5e:	425a      	negs	r2, r3
 8001c60:	4153      	adcs	r3, r2
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	e02b      	b.n	8001cbe <HAL_TIM_PWM_Start_DMA+0xa2>
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	2b08      	cmp	r3, #8
 8001c6a:	d108      	bne.n	8001c7e <HAL_TIM_PWM_Start_DMA+0x62>
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2240      	movs	r2, #64	@ 0x40
 8001c70:	5c9b      	ldrb	r3, [r3, r2]
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	3b02      	subs	r3, #2
 8001c76:	425a      	negs	r2, r3
 8001c78:	4153      	adcs	r3, r2
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	e01f      	b.n	8001cbe <HAL_TIM_PWM_Start_DMA+0xa2>
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	2b0c      	cmp	r3, #12
 8001c82:	d108      	bne.n	8001c96 <HAL_TIM_PWM_Start_DMA+0x7a>
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	2241      	movs	r2, #65	@ 0x41
 8001c88:	5c9b      	ldrb	r3, [r3, r2]
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	3b02      	subs	r3, #2
 8001c8e:	425a      	negs	r2, r3
 8001c90:	4153      	adcs	r3, r2
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	e013      	b.n	8001cbe <HAL_TIM_PWM_Start_DMA+0xa2>
 8001c96:	68bb      	ldr	r3, [r7, #8]
 8001c98:	2b10      	cmp	r3, #16
 8001c9a:	d108      	bne.n	8001cae <HAL_TIM_PWM_Start_DMA+0x92>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2242      	movs	r2, #66	@ 0x42
 8001ca0:	5c9b      	ldrb	r3, [r3, r2]
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	3b02      	subs	r3, #2
 8001ca6:	425a      	negs	r2, r3
 8001ca8:	4153      	adcs	r3, r2
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	e007      	b.n	8001cbe <HAL_TIM_PWM_Start_DMA+0xa2>
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2243      	movs	r2, #67	@ 0x43
 8001cb2:	5c9b      	ldrb	r3, [r3, r2]
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	3b02      	subs	r3, #2
 8001cb8:	425a      	negs	r2, r3
 8001cba:	4153      	adcs	r3, r2
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	e193      	b.n	8001fee <HAL_TIM_PWM_Start_DMA+0x3d2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d108      	bne.n	8001cde <HAL_TIM_PWM_Start_DMA+0xc2>
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	223e      	movs	r2, #62	@ 0x3e
 8001cd0:	5c9b      	ldrb	r3, [r3, r2]
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	3b01      	subs	r3, #1
 8001cd6:	425a      	negs	r2, r3
 8001cd8:	4153      	adcs	r3, r2
 8001cda:	b2db      	uxtb	r3, r3
 8001cdc:	e037      	b.n	8001d4e <HAL_TIM_PWM_Start_DMA+0x132>
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	2b04      	cmp	r3, #4
 8001ce2:	d108      	bne.n	8001cf6 <HAL_TIM_PWM_Start_DMA+0xda>
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	223f      	movs	r2, #63	@ 0x3f
 8001ce8:	5c9b      	ldrb	r3, [r3, r2]
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	3b01      	subs	r3, #1
 8001cee:	425a      	negs	r2, r3
 8001cf0:	4153      	adcs	r3, r2
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	e02b      	b.n	8001d4e <HAL_TIM_PWM_Start_DMA+0x132>
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	2b08      	cmp	r3, #8
 8001cfa:	d108      	bne.n	8001d0e <HAL_TIM_PWM_Start_DMA+0xf2>
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2240      	movs	r2, #64	@ 0x40
 8001d00:	5c9b      	ldrb	r3, [r3, r2]
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	3b01      	subs	r3, #1
 8001d06:	425a      	negs	r2, r3
 8001d08:	4153      	adcs	r3, r2
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	e01f      	b.n	8001d4e <HAL_TIM_PWM_Start_DMA+0x132>
 8001d0e:	68bb      	ldr	r3, [r7, #8]
 8001d10:	2b0c      	cmp	r3, #12
 8001d12:	d108      	bne.n	8001d26 <HAL_TIM_PWM_Start_DMA+0x10a>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2241      	movs	r2, #65	@ 0x41
 8001d18:	5c9b      	ldrb	r3, [r3, r2]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	425a      	negs	r2, r3
 8001d20:	4153      	adcs	r3, r2
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	e013      	b.n	8001d4e <HAL_TIM_PWM_Start_DMA+0x132>
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	2b10      	cmp	r3, #16
 8001d2a:	d108      	bne.n	8001d3e <HAL_TIM_PWM_Start_DMA+0x122>
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2242      	movs	r2, #66	@ 0x42
 8001d30:	5c9b      	ldrb	r3, [r3, r2]
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	3b01      	subs	r3, #1
 8001d36:	425a      	negs	r2, r3
 8001d38:	4153      	adcs	r3, r2
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	e007      	b.n	8001d4e <HAL_TIM_PWM_Start_DMA+0x132>
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2243      	movs	r2, #67	@ 0x43
 8001d42:	5c9b      	ldrb	r3, [r3, r2]
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	3b01      	subs	r3, #1
 8001d48:	425a      	negs	r2, r3
 8001d4a:	4153      	adcs	r3, r2
 8001d4c:	b2db      	uxtb	r3, r3
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d035      	beq.n	8001dbe <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d003      	beq.n	8001d60 <HAL_TIM_PWM_Start_DMA+0x144>
 8001d58:	1cbb      	adds	r3, r7, #2
 8001d5a:	881b      	ldrh	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d101      	bne.n	8001d64 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8001d60:	2301      	movs	r3, #1
 8001d62:	e144      	b.n	8001fee <HAL_TIM_PWM_Start_DMA+0x3d2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d104      	bne.n	8001d74 <HAL_TIM_PWM_Start_DMA+0x158>
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	223e      	movs	r2, #62	@ 0x3e
 8001d6e:	2102      	movs	r1, #2
 8001d70:	5499      	strb	r1, [r3, r2]
 8001d72:	e026      	b.n	8001dc2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	2b04      	cmp	r3, #4
 8001d78:	d104      	bne.n	8001d84 <HAL_TIM_PWM_Start_DMA+0x168>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	223f      	movs	r2, #63	@ 0x3f
 8001d7e:	2102      	movs	r1, #2
 8001d80:	5499      	strb	r1, [r3, r2]
 8001d82:	e01e      	b.n	8001dc2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	2b08      	cmp	r3, #8
 8001d88:	d104      	bne.n	8001d94 <HAL_TIM_PWM_Start_DMA+0x178>
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2240      	movs	r2, #64	@ 0x40
 8001d8e:	2102      	movs	r1, #2
 8001d90:	5499      	strb	r1, [r3, r2]
 8001d92:	e016      	b.n	8001dc2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b0c      	cmp	r3, #12
 8001d98:	d104      	bne.n	8001da4 <HAL_TIM_PWM_Start_DMA+0x188>
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2241      	movs	r2, #65	@ 0x41
 8001d9e:	2102      	movs	r1, #2
 8001da0:	5499      	strb	r1, [r3, r2]
 8001da2:	e00e      	b.n	8001dc2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	2b10      	cmp	r3, #16
 8001da8:	d104      	bne.n	8001db4 <HAL_TIM_PWM_Start_DMA+0x198>
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	2242      	movs	r2, #66	@ 0x42
 8001dae:	2102      	movs	r1, #2
 8001db0:	5499      	strb	r1, [r3, r2]
 8001db2:	e006      	b.n	8001dc2 <HAL_TIM_PWM_Start_DMA+0x1a6>
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2243      	movs	r2, #67	@ 0x43
 8001db8:	2102      	movs	r1, #2
 8001dba:	5499      	strb	r1, [r3, r2]
 8001dbc:	e001      	b.n	8001dc2 <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e115      	b.n	8001fee <HAL_TIM_PWM_Start_DMA+0x3d2>
  }

  switch (Channel)
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	2b0c      	cmp	r3, #12
 8001dc6:	d100      	bne.n	8001dca <HAL_TIM_PWM_Start_DMA+0x1ae>
 8001dc8:	e080      	b.n	8001ecc <HAL_TIM_PWM_Start_DMA+0x2b0>
 8001dca:	68bb      	ldr	r3, [r7, #8]
 8001dcc:	2b0c      	cmp	r3, #12
 8001dce:	d900      	bls.n	8001dd2 <HAL_TIM_PWM_Start_DMA+0x1b6>
 8001dd0:	e0a1      	b.n	8001f16 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	2b08      	cmp	r3, #8
 8001dd6:	d054      	beq.n	8001e82 <HAL_TIM_PWM_Start_DMA+0x266>
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	2b08      	cmp	r3, #8
 8001ddc:	d900      	bls.n	8001de0 <HAL_TIM_PWM_Start_DMA+0x1c4>
 8001dde:	e09a      	b.n	8001f16 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d003      	beq.n	8001dee <HAL_TIM_PWM_Start_DMA+0x1d2>
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	2b04      	cmp	r3, #4
 8001dea:	d025      	beq.n	8001e38 <HAL_TIM_PWM_Start_DMA+0x21c>
 8001dec:	e093      	b.n	8001f16 <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df2:	4a81      	ldr	r2, [pc, #516]	@ (8001ff8 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8001df4:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dfa:	4a80      	ldr	r2, [pc, #512]	@ (8001ffc <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8001dfc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e02:	4a7f      	ldr	r2, [pc, #508]	@ (8002000 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8001e04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	3334      	adds	r3, #52	@ 0x34
 8001e12:	001a      	movs	r2, r3
 8001e14:	1cbb      	adds	r3, r7, #2
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	f7fe fe38 	bl	8000a8c <HAL_DMA_Start_IT>
 8001e1c:	1e03      	subs	r3, r0, #0
 8001e1e:	d001      	beq.n	8001e24 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8001e20:	2301      	movs	r3, #1
 8001e22:	e0e4      	b.n	8001fee <HAL_TIM_PWM_Start_DMA+0x3d2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68da      	ldr	r2, [r3, #12]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2180      	movs	r1, #128	@ 0x80
 8001e30:	0089      	lsls	r1, r1, #2
 8001e32:	430a      	orrs	r2, r1
 8001e34:	60da      	str	r2, [r3, #12]
      break;
 8001e36:	e073      	b.n	8001f20 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e3c:	4a6e      	ldr	r2, [pc, #440]	@ (8001ff8 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8001e3e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e44:	4a6d      	ldr	r2, [pc, #436]	@ (8001ffc <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8001e46:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e4c:	4a6c      	ldr	r2, [pc, #432]	@ (8002000 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8001e4e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8001e54:	6879      	ldr	r1, [r7, #4]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	3338      	adds	r3, #56	@ 0x38
 8001e5c:	001a      	movs	r2, r3
 8001e5e:	1cbb      	adds	r3, r7, #2
 8001e60:	881b      	ldrh	r3, [r3, #0]
 8001e62:	f7fe fe13 	bl	8000a8c <HAL_DMA_Start_IT>
 8001e66:	1e03      	subs	r3, r0, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e0bf      	b.n	8001fee <HAL_TIM_PWM_Start_DMA+0x3d2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68da      	ldr	r2, [r3, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	2180      	movs	r1, #128	@ 0x80
 8001e7a:	00c9      	lsls	r1, r1, #3
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	60da      	str	r2, [r3, #12]
      break;
 8001e80:	e04e      	b.n	8001f20 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e86:	4a5c      	ldr	r2, [pc, #368]	@ (8001ff8 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8001e88:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e8e:	4a5b      	ldr	r2, [pc, #364]	@ (8001ffc <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8001e90:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e96:	4a5a      	ldr	r2, [pc, #360]	@ (8002000 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8001e98:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	333c      	adds	r3, #60	@ 0x3c
 8001ea6:	001a      	movs	r2, r3
 8001ea8:	1cbb      	adds	r3, r7, #2
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	f7fe fdee 	bl	8000a8c <HAL_DMA_Start_IT>
 8001eb0:	1e03      	subs	r3, r0, #0
 8001eb2:	d001      	beq.n	8001eb8 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e09a      	b.n	8001fee <HAL_TIM_PWM_Start_DMA+0x3d2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68da      	ldr	r2, [r3, #12]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2180      	movs	r1, #128	@ 0x80
 8001ec4:	0109      	lsls	r1, r1, #4
 8001ec6:	430a      	orrs	r2, r1
 8001ec8:	60da      	str	r2, [r3, #12]
      break;
 8001eca:	e029      	b.n	8001f20 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed0:	4a49      	ldr	r2, [pc, #292]	@ (8001ff8 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8001ed2:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed8:	4a48      	ldr	r2, [pc, #288]	@ (8001ffc <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8001eda:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	4a47      	ldr	r2, [pc, #284]	@ (8002000 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 8001ee2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8001ee8:	6879      	ldr	r1, [r7, #4]
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	3340      	adds	r3, #64	@ 0x40
 8001ef0:	001a      	movs	r2, r3
 8001ef2:	1cbb      	adds	r3, r7, #2
 8001ef4:	881b      	ldrh	r3, [r3, #0]
 8001ef6:	f7fe fdc9 	bl	8000a8c <HAL_DMA_Start_IT>
 8001efa:	1e03      	subs	r3, r0, #0
 8001efc:	d001      	beq.n	8001f02 <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e075      	b.n	8001fee <HAL_TIM_PWM_Start_DMA+0x3d2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	68da      	ldr	r2, [r3, #12]
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2180      	movs	r1, #128	@ 0x80
 8001f0e:	0149      	lsls	r1, r1, #5
 8001f10:	430a      	orrs	r2, r1
 8001f12:	60da      	str	r2, [r3, #12]
      break;
 8001f14:	e004      	b.n	8001f20 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 8001f16:	2317      	movs	r3, #23
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	701a      	strb	r2, [r3, #0]
      break;
 8001f1e:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8001f20:	2317      	movs	r3, #23
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d15e      	bne.n	8001fe8 <HAL_TIM_PWM_Start_DMA+0x3cc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68b9      	ldr	r1, [r7, #8]
 8001f30:	2201      	movs	r2, #1
 8001f32:	0018      	movs	r0, r3
 8001f34:	f000 ff22 	bl	8002d7c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a31      	ldr	r2, [pc, #196]	@ (8002004 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d00e      	beq.n	8001f60 <HAL_TIM_PWM_Start_DMA+0x344>
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a30      	ldr	r2, [pc, #192]	@ (8002008 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d009      	beq.n	8001f60 <HAL_TIM_PWM_Start_DMA+0x344>
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a2e      	ldr	r2, [pc, #184]	@ (800200c <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d004      	beq.n	8001f60 <HAL_TIM_PWM_Start_DMA+0x344>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a2d      	ldr	r2, [pc, #180]	@ (8002010 <HAL_TIM_PWM_Start_DMA+0x3f4>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d101      	bne.n	8001f64 <HAL_TIM_PWM_Start_DMA+0x348>
 8001f60:	2301      	movs	r3, #1
 8001f62:	e000      	b.n	8001f66 <HAL_TIM_PWM_Start_DMA+0x34a>
 8001f64:	2300      	movs	r3, #0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d008      	beq.n	8001f7c <HAL_TIM_PWM_Start_DMA+0x360>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2180      	movs	r1, #128	@ 0x80
 8001f76:	0209      	lsls	r1, r1, #8
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a20      	ldr	r2, [pc, #128]	@ (8002004 <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d00f      	beq.n	8001fa6 <HAL_TIM_PWM_Start_DMA+0x38a>
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	2380      	movs	r3, #128	@ 0x80
 8001f8c:	05db      	lsls	r3, r3, #23
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d009      	beq.n	8001fa6 <HAL_TIM_PWM_Start_DMA+0x38a>
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a1f      	ldr	r2, [pc, #124]	@ (8002014 <HAL_TIM_PWM_Start_DMA+0x3f8>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d004      	beq.n	8001fa6 <HAL_TIM_PWM_Start_DMA+0x38a>
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a19      	ldr	r2, [pc, #100]	@ (8002008 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d116      	bne.n	8001fd4 <HAL_TIM_PWM_Start_DMA+0x3b8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	4a1a      	ldr	r2, [pc, #104]	@ (8002018 <HAL_TIM_PWM_Start_DMA+0x3fc>)
 8001fae:	4013      	ands	r3, r2
 8001fb0:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	2b06      	cmp	r3, #6
 8001fb6:	d016      	beq.n	8001fe6 <HAL_TIM_PWM_Start_DMA+0x3ca>
 8001fb8:	693a      	ldr	r2, [r7, #16]
 8001fba:	2380      	movs	r3, #128	@ 0x80
 8001fbc:	025b      	lsls	r3, r3, #9
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d011      	beq.n	8001fe6 <HAL_TIM_PWM_Start_DMA+0x3ca>
      {
        __HAL_TIM_ENABLE(htim);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681a      	ldr	r2, [r3, #0]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	2101      	movs	r1, #1
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fd2:	e008      	b.n	8001fe6 <HAL_TIM_PWM_Start_DMA+0x3ca>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	2101      	movs	r1, #1
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	e000      	b.n	8001fe8 <HAL_TIM_PWM_Start_DMA+0x3cc>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fe6:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8001fe8:	2317      	movs	r3, #23
 8001fea:	18fb      	adds	r3, r7, r3
 8001fec:	781b      	ldrb	r3, [r3, #0]
}
 8001fee:	0018      	movs	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b006      	add	sp, #24
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	46c0      	nop			@ (mov r8, r8)
 8001ff8:	0800248d 	.word	0x0800248d
 8001ffc:	08002537 	.word	0x08002537
 8002000:	080023f9 	.word	0x080023f9
 8002004:	40012c00 	.word	0x40012c00
 8002008:	40014000 	.word	0x40014000
 800200c:	40014400 	.word	0x40014400
 8002010:	40014800 	.word	0x40014800
 8002014:	40000400 	.word	0x40000400
 8002018:	00010007 	.word	0x00010007

0800201c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b086      	sub	sp, #24
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002028:	2317      	movs	r3, #23
 800202a:	18fb      	adds	r3, r7, r3
 800202c:	2200      	movs	r2, #0
 800202e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	223c      	movs	r2, #60	@ 0x3c
 8002034:	5c9b      	ldrb	r3, [r3, r2]
 8002036:	2b01      	cmp	r3, #1
 8002038:	d101      	bne.n	800203e <HAL_TIM_PWM_ConfigChannel+0x22>
 800203a:	2302      	movs	r3, #2
 800203c:	e0e5      	b.n	800220a <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	223c      	movs	r2, #60	@ 0x3c
 8002042:	2101      	movs	r1, #1
 8002044:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2b14      	cmp	r3, #20
 800204a:	d900      	bls.n	800204e <HAL_TIM_PWM_ConfigChannel+0x32>
 800204c:	e0d1      	b.n	80021f2 <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	009a      	lsls	r2, r3, #2
 8002052:	4b70      	ldr	r3, [pc, #448]	@ (8002214 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002054:	18d3      	adds	r3, r2, r3
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	0011      	movs	r1, r2
 8002062:	0018      	movs	r0, r3
 8002064:	f000 fb2a 	bl	80026bc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	699a      	ldr	r2, [r3, #24]
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2108      	movs	r1, #8
 8002074:	430a      	orrs	r2, r1
 8002076:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699a      	ldr	r2, [r3, #24]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	2104      	movs	r1, #4
 8002084:	438a      	bics	r2, r1
 8002086:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6999      	ldr	r1, [r3, #24]
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	691a      	ldr	r2, [r3, #16]
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	619a      	str	r2, [r3, #24]
      break;
 800209a:	e0af      	b.n	80021fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68ba      	ldr	r2, [r7, #8]
 80020a2:	0011      	movs	r1, r2
 80020a4:	0018      	movs	r0, r3
 80020a6:	f000 fb93 	bl	80027d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	699a      	ldr	r2, [r3, #24]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2180      	movs	r1, #128	@ 0x80
 80020b6:	0109      	lsls	r1, r1, #4
 80020b8:	430a      	orrs	r2, r1
 80020ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	699a      	ldr	r2, [r3, #24]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4954      	ldr	r1, [pc, #336]	@ (8002218 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80020c8:	400a      	ands	r2, r1
 80020ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6999      	ldr	r1, [r3, #24]
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	021a      	lsls	r2, r3, #8
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	430a      	orrs	r2, r1
 80020de:	619a      	str	r2, [r3, #24]
      break;
 80020e0:	e08c      	b.n	80021fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	0011      	movs	r1, r2
 80020ea:	0018      	movs	r0, r3
 80020ec:	f000 fbf4 	bl	80028d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	69da      	ldr	r2, [r3, #28]
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	2108      	movs	r1, #8
 80020fc:	430a      	orrs	r2, r1
 80020fe:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	69da      	ldr	r2, [r3, #28]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2104      	movs	r1, #4
 800210c:	438a      	bics	r2, r1
 800210e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	69d9      	ldr	r1, [r3, #28]
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	691a      	ldr	r2, [r3, #16]
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	430a      	orrs	r2, r1
 8002120:	61da      	str	r2, [r3, #28]
      break;
 8002122:	e06b      	b.n	80021fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	68ba      	ldr	r2, [r7, #8]
 800212a:	0011      	movs	r1, r2
 800212c:	0018      	movs	r0, r3
 800212e:	f000 fc5b 	bl	80029e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	69da      	ldr	r2, [r3, #28]
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2180      	movs	r1, #128	@ 0x80
 800213e:	0109      	lsls	r1, r1, #4
 8002140:	430a      	orrs	r2, r1
 8002142:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	69da      	ldr	r2, [r3, #28]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4932      	ldr	r1, [pc, #200]	@ (8002218 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002150:	400a      	ands	r2, r1
 8002152:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	69d9      	ldr	r1, [r3, #28]
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	021a      	lsls	r2, r3, #8
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	430a      	orrs	r2, r1
 8002166:	61da      	str	r2, [r3, #28]
      break;
 8002168:	e048      	b.n	80021fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	68ba      	ldr	r2, [r7, #8]
 8002170:	0011      	movs	r1, r2
 8002172:	0018      	movs	r0, r3
 8002174:	f000 fca2 	bl	8002abc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	2108      	movs	r1, #8
 8002184:	430a      	orrs	r2, r1
 8002186:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	2104      	movs	r1, #4
 8002194:	438a      	bics	r2, r1
 8002196:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	691a      	ldr	r2, [r3, #16]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	430a      	orrs	r2, r1
 80021a8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80021aa:	e027      	b.n	80021fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68ba      	ldr	r2, [r7, #8]
 80021b2:	0011      	movs	r1, r2
 80021b4:	0018      	movs	r0, r3
 80021b6:	f000 fce1 	bl	8002b7c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	2180      	movs	r1, #128	@ 0x80
 80021c6:	0109      	lsls	r1, r1, #4
 80021c8:	430a      	orrs	r2, r1
 80021ca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	4910      	ldr	r1, [pc, #64]	@ (8002218 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 80021d8:	400a      	ands	r2, r1
 80021da:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	021a      	lsls	r2, r3, #8
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	430a      	orrs	r2, r1
 80021ee:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80021f0:	e004      	b.n	80021fc <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 80021f2:	2317      	movs	r3, #23
 80021f4:	18fb      	adds	r3, r7, r3
 80021f6:	2201      	movs	r2, #1
 80021f8:	701a      	strb	r2, [r3, #0]
      break;
 80021fa:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	223c      	movs	r2, #60	@ 0x3c
 8002200:	2100      	movs	r1, #0
 8002202:	5499      	strb	r1, [r3, r2]

  return status;
 8002204:	2317      	movs	r3, #23
 8002206:	18fb      	adds	r3, r7, r3
 8002208:	781b      	ldrb	r3, [r3, #0]
}
 800220a:	0018      	movs	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	b006      	add	sp, #24
 8002210:	bd80      	pop	{r7, pc}
 8002212:	46c0      	nop			@ (mov r8, r8)
 8002214:	08002f50 	.word	0x08002f50
 8002218:	fffffbff 	.word	0xfffffbff

0800221c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002226:	230f      	movs	r3, #15
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	2200      	movs	r2, #0
 800222c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	223c      	movs	r2, #60	@ 0x3c
 8002232:	5c9b      	ldrb	r3, [r3, r2]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d101      	bne.n	800223c <HAL_TIM_ConfigClockSource+0x20>
 8002238:	2302      	movs	r3, #2
 800223a:	e0bc      	b.n	80023b6 <HAL_TIM_ConfigClockSource+0x19a>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	223c      	movs	r2, #60	@ 0x3c
 8002240:	2101      	movs	r1, #1
 8002242:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	223d      	movs	r2, #61	@ 0x3d
 8002248:	2102      	movs	r1, #2
 800224a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	4a5a      	ldr	r2, [pc, #360]	@ (80023c0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002258:	4013      	ands	r3, r2
 800225a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	4a59      	ldr	r2, [pc, #356]	@ (80023c4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002260:	4013      	ands	r3, r2
 8002262:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68ba      	ldr	r2, [r7, #8]
 800226a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2280      	movs	r2, #128	@ 0x80
 8002272:	0192      	lsls	r2, r2, #6
 8002274:	4293      	cmp	r3, r2
 8002276:	d040      	beq.n	80022fa <HAL_TIM_ConfigClockSource+0xde>
 8002278:	2280      	movs	r2, #128	@ 0x80
 800227a:	0192      	lsls	r2, r2, #6
 800227c:	4293      	cmp	r3, r2
 800227e:	d900      	bls.n	8002282 <HAL_TIM_ConfigClockSource+0x66>
 8002280:	e088      	b.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
 8002282:	2280      	movs	r2, #128	@ 0x80
 8002284:	0152      	lsls	r2, r2, #5
 8002286:	4293      	cmp	r3, r2
 8002288:	d100      	bne.n	800228c <HAL_TIM_ConfigClockSource+0x70>
 800228a:	e088      	b.n	800239e <HAL_TIM_ConfigClockSource+0x182>
 800228c:	2280      	movs	r2, #128	@ 0x80
 800228e:	0152      	lsls	r2, r2, #5
 8002290:	4293      	cmp	r3, r2
 8002292:	d900      	bls.n	8002296 <HAL_TIM_ConfigClockSource+0x7a>
 8002294:	e07e      	b.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
 8002296:	2b70      	cmp	r3, #112	@ 0x70
 8002298:	d018      	beq.n	80022cc <HAL_TIM_ConfigClockSource+0xb0>
 800229a:	d900      	bls.n	800229e <HAL_TIM_ConfigClockSource+0x82>
 800229c:	e07a      	b.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
 800229e:	2b60      	cmp	r3, #96	@ 0x60
 80022a0:	d04f      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x126>
 80022a2:	d900      	bls.n	80022a6 <HAL_TIM_ConfigClockSource+0x8a>
 80022a4:	e076      	b.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
 80022a6:	2b50      	cmp	r3, #80	@ 0x50
 80022a8:	d03b      	beq.n	8002322 <HAL_TIM_ConfigClockSource+0x106>
 80022aa:	d900      	bls.n	80022ae <HAL_TIM_ConfigClockSource+0x92>
 80022ac:	e072      	b.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
 80022ae:	2b40      	cmp	r3, #64	@ 0x40
 80022b0:	d057      	beq.n	8002362 <HAL_TIM_ConfigClockSource+0x146>
 80022b2:	d900      	bls.n	80022b6 <HAL_TIM_ConfigClockSource+0x9a>
 80022b4:	e06e      	b.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
 80022b6:	2b30      	cmp	r3, #48	@ 0x30
 80022b8:	d063      	beq.n	8002382 <HAL_TIM_ConfigClockSource+0x166>
 80022ba:	d86b      	bhi.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
 80022bc:	2b20      	cmp	r3, #32
 80022be:	d060      	beq.n	8002382 <HAL_TIM_ConfigClockSource+0x166>
 80022c0:	d868      	bhi.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d05d      	beq.n	8002382 <HAL_TIM_ConfigClockSource+0x166>
 80022c6:	2b10      	cmp	r3, #16
 80022c8:	d05b      	beq.n	8002382 <HAL_TIM_ConfigClockSource+0x166>
 80022ca:	e063      	b.n	8002394 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022dc:	f000 fd2e 	bl	8002d3c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	2277      	movs	r2, #119	@ 0x77
 80022ec:	4313      	orrs	r3, r2
 80022ee:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	68ba      	ldr	r2, [r7, #8]
 80022f6:	609a      	str	r2, [r3, #8]
      break;
 80022f8:	e052      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800230a:	f000 fd17 	bl	8002d3c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	689a      	ldr	r2, [r3, #8]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2180      	movs	r1, #128	@ 0x80
 800231a:	01c9      	lsls	r1, r1, #7
 800231c:	430a      	orrs	r2, r1
 800231e:	609a      	str	r2, [r3, #8]
      break;
 8002320:	e03e      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800232e:	001a      	movs	r2, r3
 8002330:	f000 fc88 	bl	8002c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2150      	movs	r1, #80	@ 0x50
 800233a:	0018      	movs	r0, r3
 800233c:	f000 fce2 	bl	8002d04 <TIM_ITRx_SetConfig>
      break;
 8002340:	e02e      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800234e:	001a      	movs	r2, r3
 8002350:	f000 fca6 	bl	8002ca0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	2160      	movs	r1, #96	@ 0x60
 800235a:	0018      	movs	r0, r3
 800235c:	f000 fcd2 	bl	8002d04 <TIM_ITRx_SetConfig>
      break;
 8002360:	e01e      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800236e:	001a      	movs	r2, r3
 8002370:	f000 fc68 	bl	8002c44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2140      	movs	r1, #64	@ 0x40
 800237a:	0018      	movs	r0, r3
 800237c:	f000 fcc2 	bl	8002d04 <TIM_ITRx_SetConfig>
      break;
 8002380:	e00e      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	683b      	ldr	r3, [r7, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	0019      	movs	r1, r3
 800238c:	0010      	movs	r0, r2
 800238e:	f000 fcb9 	bl	8002d04 <TIM_ITRx_SetConfig>
      break;
 8002392:	e005      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002394:	230f      	movs	r3, #15
 8002396:	18fb      	adds	r3, r7, r3
 8002398:	2201      	movs	r2, #1
 800239a:	701a      	strb	r2, [r3, #0]
      break;
 800239c:	e000      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800239e:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	223d      	movs	r2, #61	@ 0x3d
 80023a4:	2101      	movs	r1, #1
 80023a6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	223c      	movs	r2, #60	@ 0x3c
 80023ac:	2100      	movs	r1, #0
 80023ae:	5499      	strb	r1, [r3, r2]

  return status;
 80023b0:	230f      	movs	r3, #15
 80023b2:	18fb      	adds	r3, r7, r3
 80023b4:	781b      	ldrb	r3, [r3, #0]
}
 80023b6:	0018      	movs	r0, r3
 80023b8:	46bd      	mov	sp, r7
 80023ba:	b004      	add	sp, #16
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	46c0      	nop			@ (mov r8, r8)
 80023c0:	ffceff88 	.word	0xffceff88
 80023c4:	ffff00ff 	.word	0xffff00ff

080023c8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023d0:	46c0      	nop			@ (mov r8, r8)
 80023d2:	46bd      	mov	sp, r7
 80023d4:	b002      	add	sp, #8
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80023e0:	46c0      	nop			@ (mov r8, r8)
 80023e2:	46bd      	mov	sp, r7
 80023e4:	b002      	add	sp, #8
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80023f0:	46c0      	nop			@ (mov r8, r8)
 80023f2:	46bd      	mov	sp, r7
 80023f4:	b002      	add	sp, #8
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002404:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	429a      	cmp	r2, r3
 800240e:	d107      	bne.n	8002420 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2201      	movs	r2, #1
 8002414:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	223e      	movs	r2, #62	@ 0x3e
 800241a:	2101      	movs	r1, #1
 800241c:	5499      	strb	r1, [r3, r2]
 800241e:	e02a      	b.n	8002476 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	429a      	cmp	r2, r3
 8002428:	d107      	bne.n	800243a <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2202      	movs	r2, #2
 800242e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	223f      	movs	r2, #63	@ 0x3f
 8002434:	2101      	movs	r1, #1
 8002436:	5499      	strb	r1, [r3, r2]
 8002438:	e01d      	b.n	8002476 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	429a      	cmp	r2, r3
 8002442:	d107      	bne.n	8002454 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2204      	movs	r2, #4
 8002448:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2240      	movs	r2, #64	@ 0x40
 800244e:	2101      	movs	r1, #1
 8002450:	5499      	strb	r1, [r3, r2]
 8002452:	e010      	b.n	8002476 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	429a      	cmp	r2, r3
 800245c:	d107      	bne.n	800246e <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2208      	movs	r2, #8
 8002462:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2241      	movs	r2, #65	@ 0x41
 8002468:	2101      	movs	r1, #1
 800246a:	5499      	strb	r1, [r3, r2]
 800246c:	e003      	b.n	8002476 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	223d      	movs	r2, #61	@ 0x3d
 8002472:	2101      	movs	r1, #1
 8002474:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	0018      	movs	r0, r3
 800247a:	f7ff ffb5 	bl	80023e8 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2200      	movs	r2, #0
 8002482:	771a      	strb	r2, [r3, #28]
}
 8002484:	46c0      	nop			@ (mov r8, r8)
 8002486:	46bd      	mov	sp, r7
 8002488:	b004      	add	sp, #16
 800248a:	bd80      	pop	{r7, pc}

0800248c <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002498:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	429a      	cmp	r2, r3
 80024a2:	d10b      	bne.n	80024bc <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2201      	movs	r2, #1
 80024a8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	69db      	ldr	r3, [r3, #28]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d136      	bne.n	8002520 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	223e      	movs	r2, #62	@ 0x3e
 80024b6:	2101      	movs	r1, #1
 80024b8:	5499      	strb	r1, [r3, r2]
 80024ba:	e031      	b.n	8002520 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d10b      	bne.n	80024de <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2202      	movs	r2, #2
 80024ca:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	69db      	ldr	r3, [r3, #28]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d125      	bne.n	8002520 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	223f      	movs	r2, #63	@ 0x3f
 80024d8:	2101      	movs	r1, #1
 80024da:	5499      	strb	r1, [r3, r2]
 80024dc:	e020      	b.n	8002520 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d10b      	bne.n	8002500 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2204      	movs	r2, #4
 80024ec:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d114      	bne.n	8002520 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2240      	movs	r2, #64	@ 0x40
 80024fa:	2101      	movs	r1, #1
 80024fc:	5499      	strb	r1, [r3, r2]
 80024fe:	e00f      	b.n	8002520 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	429a      	cmp	r2, r3
 8002508:	d10a      	bne.n	8002520 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	2208      	movs	r2, #8
 800250e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d103      	bne.n	8002520 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2241      	movs	r2, #65	@ 0x41
 800251c:	2101      	movs	r1, #1
 800251e:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	0018      	movs	r0, r3
 8002524:	f7ff ff50 	bl	80023c8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2200      	movs	r2, #0
 800252c:	771a      	strb	r2, [r3, #28]
}
 800252e:	46c0      	nop			@ (mov r8, r8)
 8002530:	46bd      	mov	sp, r7
 8002532:	b004      	add	sp, #16
 8002534:	bd80      	pop	{r7, pc}

08002536 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002536:	b580      	push	{r7, lr}
 8002538:	b084      	sub	sp, #16
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002542:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	429a      	cmp	r2, r3
 800254c:	d103      	bne.n	8002556 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2201      	movs	r2, #1
 8002552:	771a      	strb	r2, [r3, #28]
 8002554:	e019      	b.n	800258a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	429a      	cmp	r2, r3
 800255e:	d103      	bne.n	8002568 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2202      	movs	r2, #2
 8002564:	771a      	strb	r2, [r3, #28]
 8002566:	e010      	b.n	800258a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	429a      	cmp	r2, r3
 8002570:	d103      	bne.n	800257a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	2204      	movs	r2, #4
 8002576:	771a      	strb	r2, [r3, #28]
 8002578:	e007      	b.n	800258a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	429a      	cmp	r2, r3
 8002582:	d102      	bne.n	800258a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2208      	movs	r2, #8
 8002588:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	0018      	movs	r0, r3
 800258e:	f7ff ff23 	bl	80023d8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	2200      	movs	r2, #0
 8002596:	771a      	strb	r2, [r3, #28]
}
 8002598:	46c0      	nop			@ (mov r8, r8)
 800259a:	46bd      	mov	sp, r7
 800259c:	b004      	add	sp, #16
 800259e:	bd80      	pop	{r7, pc}

080025a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b084      	sub	sp, #16
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a3b      	ldr	r2, [pc, #236]	@ (80026a0 <TIM_Base_SetConfig+0x100>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d008      	beq.n	80025ca <TIM_Base_SetConfig+0x2a>
 80025b8:	687a      	ldr	r2, [r7, #4]
 80025ba:	2380      	movs	r3, #128	@ 0x80
 80025bc:	05db      	lsls	r3, r3, #23
 80025be:	429a      	cmp	r2, r3
 80025c0:	d003      	beq.n	80025ca <TIM_Base_SetConfig+0x2a>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	4a37      	ldr	r2, [pc, #220]	@ (80026a4 <TIM_Base_SetConfig+0x104>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d108      	bne.n	80025dc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	2270      	movs	r2, #112	@ 0x70
 80025ce:	4393      	bics	r3, r2
 80025d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	4313      	orrs	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a30      	ldr	r2, [pc, #192]	@ (80026a0 <TIM_Base_SetConfig+0x100>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d018      	beq.n	8002616 <TIM_Base_SetConfig+0x76>
 80025e4:	687a      	ldr	r2, [r7, #4]
 80025e6:	2380      	movs	r3, #128	@ 0x80
 80025e8:	05db      	lsls	r3, r3, #23
 80025ea:	429a      	cmp	r2, r3
 80025ec:	d013      	beq.n	8002616 <TIM_Base_SetConfig+0x76>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a2c      	ldr	r2, [pc, #176]	@ (80026a4 <TIM_Base_SetConfig+0x104>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d00f      	beq.n	8002616 <TIM_Base_SetConfig+0x76>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a2b      	ldr	r2, [pc, #172]	@ (80026a8 <TIM_Base_SetConfig+0x108>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d00b      	beq.n	8002616 <TIM_Base_SetConfig+0x76>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	4a2a      	ldr	r2, [pc, #168]	@ (80026ac <TIM_Base_SetConfig+0x10c>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d007      	beq.n	8002616 <TIM_Base_SetConfig+0x76>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a29      	ldr	r2, [pc, #164]	@ (80026b0 <TIM_Base_SetConfig+0x110>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d003      	beq.n	8002616 <TIM_Base_SetConfig+0x76>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	4a28      	ldr	r2, [pc, #160]	@ (80026b4 <TIM_Base_SetConfig+0x114>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d108      	bne.n	8002628 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	4a27      	ldr	r2, [pc, #156]	@ (80026b8 <TIM_Base_SetConfig+0x118>)
 800261a:	4013      	ands	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	4313      	orrs	r3, r2
 8002626:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2280      	movs	r2, #128	@ 0x80
 800262c:	4393      	bics	r3, r2
 800262e:	001a      	movs	r2, r3
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	695b      	ldr	r3, [r3, #20]
 8002634:	4313      	orrs	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a13      	ldr	r2, [pc, #76]	@ (80026a0 <TIM_Base_SetConfig+0x100>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d00b      	beq.n	800266e <TIM_Base_SetConfig+0xce>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a14      	ldr	r2, [pc, #80]	@ (80026ac <TIM_Base_SetConfig+0x10c>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d007      	beq.n	800266e <TIM_Base_SetConfig+0xce>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a13      	ldr	r2, [pc, #76]	@ (80026b0 <TIM_Base_SetConfig+0x110>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d003      	beq.n	800266e <TIM_Base_SetConfig+0xce>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4a12      	ldr	r2, [pc, #72]	@ (80026b4 <TIM_Base_SetConfig+0x114>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d103      	bne.n	8002676 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	691a      	ldr	r2, [r3, #16]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2201      	movs	r2, #1
 800267a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	691b      	ldr	r3, [r3, #16]
 8002680:	2201      	movs	r2, #1
 8002682:	4013      	ands	r3, r2
 8002684:	2b01      	cmp	r3, #1
 8002686:	d106      	bne.n	8002696 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	2201      	movs	r2, #1
 800268e:	4393      	bics	r3, r2
 8002690:	001a      	movs	r2, r3
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	611a      	str	r2, [r3, #16]
  }
}
 8002696:	46c0      	nop			@ (mov r8, r8)
 8002698:	46bd      	mov	sp, r7
 800269a:	b004      	add	sp, #16
 800269c:	bd80      	pop	{r7, pc}
 800269e:	46c0      	nop			@ (mov r8, r8)
 80026a0:	40012c00 	.word	0x40012c00
 80026a4:	40000400 	.word	0x40000400
 80026a8:	40002000 	.word	0x40002000
 80026ac:	40014000 	.word	0x40014000
 80026b0:	40014400 	.word	0x40014400
 80026b4:	40014800 	.word	0x40014800
 80026b8:	fffffcff 	.word	0xfffffcff

080026bc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	2201      	movs	r2, #1
 80026d2:	4393      	bics	r3, r2
 80026d4:	001a      	movs	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	4a32      	ldr	r2, [pc, #200]	@ (80027b4 <TIM_OC1_SetConfig+0xf8>)
 80026ea:	4013      	ands	r3, r2
 80026ec:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2203      	movs	r2, #3
 80026f2:	4393      	bics	r3, r2
 80026f4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68fa      	ldr	r2, [r7, #12]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	2202      	movs	r2, #2
 8002704:	4393      	bics	r3, r2
 8002706:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	4313      	orrs	r3, r2
 8002710:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a28      	ldr	r2, [pc, #160]	@ (80027b8 <TIM_OC1_SetConfig+0xfc>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d00b      	beq.n	8002732 <TIM_OC1_SetConfig+0x76>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4a27      	ldr	r2, [pc, #156]	@ (80027bc <TIM_OC1_SetConfig+0x100>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d007      	beq.n	8002732 <TIM_OC1_SetConfig+0x76>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	4a26      	ldr	r2, [pc, #152]	@ (80027c0 <TIM_OC1_SetConfig+0x104>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d003      	beq.n	8002732 <TIM_OC1_SetConfig+0x76>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	4a25      	ldr	r2, [pc, #148]	@ (80027c4 <TIM_OC1_SetConfig+0x108>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d10c      	bne.n	800274c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	2208      	movs	r2, #8
 8002736:	4393      	bics	r3, r2
 8002738:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
 800273e:	697a      	ldr	r2, [r7, #20]
 8002740:	4313      	orrs	r3, r2
 8002742:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	2204      	movs	r2, #4
 8002748:	4393      	bics	r3, r2
 800274a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	4a1a      	ldr	r2, [pc, #104]	@ (80027b8 <TIM_OC1_SetConfig+0xfc>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d00b      	beq.n	800276c <TIM_OC1_SetConfig+0xb0>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	4a19      	ldr	r2, [pc, #100]	@ (80027bc <TIM_OC1_SetConfig+0x100>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d007      	beq.n	800276c <TIM_OC1_SetConfig+0xb0>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	4a18      	ldr	r2, [pc, #96]	@ (80027c0 <TIM_OC1_SetConfig+0x104>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d003      	beq.n	800276c <TIM_OC1_SetConfig+0xb0>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	4a17      	ldr	r2, [pc, #92]	@ (80027c4 <TIM_OC1_SetConfig+0x108>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d111      	bne.n	8002790 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	4a16      	ldr	r2, [pc, #88]	@ (80027c8 <TIM_OC1_SetConfig+0x10c>)
 8002770:	4013      	ands	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	4a15      	ldr	r2, [pc, #84]	@ (80027cc <TIM_OC1_SetConfig+0x110>)
 8002778:	4013      	ands	r3, r2
 800277a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	695b      	ldr	r3, [r3, #20]
 8002780:	693a      	ldr	r2, [r7, #16]
 8002782:	4313      	orrs	r3, r2
 8002784:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	4313      	orrs	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685a      	ldr	r2, [r3, #4]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	697a      	ldr	r2, [r7, #20]
 80027a8:	621a      	str	r2, [r3, #32]
}
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	46bd      	mov	sp, r7
 80027ae:	b006      	add	sp, #24
 80027b0:	bd80      	pop	{r7, pc}
 80027b2:	46c0      	nop			@ (mov r8, r8)
 80027b4:	fffeff8f 	.word	0xfffeff8f
 80027b8:	40012c00 	.word	0x40012c00
 80027bc:	40014000 	.word	0x40014000
 80027c0:	40014400 	.word	0x40014400
 80027c4:	40014800 	.word	0x40014800
 80027c8:	fffffeff 	.word	0xfffffeff
 80027cc:	fffffdff 	.word	0xfffffdff

080027d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	2210      	movs	r2, #16
 80027e6:	4393      	bics	r3, r2
 80027e8:	001a      	movs	r2, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	4a2e      	ldr	r2, [pc, #184]	@ (80028b8 <TIM_OC2_SetConfig+0xe8>)
 80027fe:	4013      	ands	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	4a2d      	ldr	r2, [pc, #180]	@ (80028bc <TIM_OC2_SetConfig+0xec>)
 8002806:	4013      	ands	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	021b      	lsls	r3, r3, #8
 8002810:	68fa      	ldr	r2, [r7, #12]
 8002812:	4313      	orrs	r3, r2
 8002814:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2220      	movs	r2, #32
 800281a:	4393      	bics	r3, r2
 800281c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	697a      	ldr	r2, [r7, #20]
 8002826:	4313      	orrs	r3, r2
 8002828:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a24      	ldr	r2, [pc, #144]	@ (80028c0 <TIM_OC2_SetConfig+0xf0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d10d      	bne.n	800284e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	2280      	movs	r2, #128	@ 0x80
 8002836:	4393      	bics	r3, r2
 8002838:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	011b      	lsls	r3, r3, #4
 8002840:	697a      	ldr	r2, [r7, #20]
 8002842:	4313      	orrs	r3, r2
 8002844:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	2240      	movs	r2, #64	@ 0x40
 800284a:	4393      	bics	r3, r2
 800284c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4a1b      	ldr	r2, [pc, #108]	@ (80028c0 <TIM_OC2_SetConfig+0xf0>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d00b      	beq.n	800286e <TIM_OC2_SetConfig+0x9e>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a1a      	ldr	r2, [pc, #104]	@ (80028c4 <TIM_OC2_SetConfig+0xf4>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d007      	beq.n	800286e <TIM_OC2_SetConfig+0x9e>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a19      	ldr	r2, [pc, #100]	@ (80028c8 <TIM_OC2_SetConfig+0xf8>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d003      	beq.n	800286e <TIM_OC2_SetConfig+0x9e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a18      	ldr	r2, [pc, #96]	@ (80028cc <TIM_OC2_SetConfig+0xfc>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d113      	bne.n	8002896 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	4a17      	ldr	r2, [pc, #92]	@ (80028d0 <TIM_OC2_SetConfig+0x100>)
 8002872:	4013      	ands	r3, r2
 8002874:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	4a16      	ldr	r2, [pc, #88]	@ (80028d4 <TIM_OC2_SetConfig+0x104>)
 800287a:	4013      	ands	r3, r2
 800287c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	009b      	lsls	r3, r3, #2
 8002884:	693a      	ldr	r2, [r7, #16]
 8002886:	4313      	orrs	r3, r2
 8002888:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	699b      	ldr	r3, [r3, #24]
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	693a      	ldr	r2, [r7, #16]
 8002892:	4313      	orrs	r3, r2
 8002894:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	68fa      	ldr	r2, [r7, #12]
 80028a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685a      	ldr	r2, [r3, #4]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	697a      	ldr	r2, [r7, #20]
 80028ae:	621a      	str	r2, [r3, #32]
}
 80028b0:	46c0      	nop			@ (mov r8, r8)
 80028b2:	46bd      	mov	sp, r7
 80028b4:	b006      	add	sp, #24
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	feff8fff 	.word	0xfeff8fff
 80028bc:	fffffcff 	.word	0xfffffcff
 80028c0:	40012c00 	.word	0x40012c00
 80028c4:	40014000 	.word	0x40014000
 80028c8:	40014400 	.word	0x40014400
 80028cc:	40014800 	.word	0x40014800
 80028d0:	fffffbff 	.word	0xfffffbff
 80028d4:	fffff7ff 	.word	0xfffff7ff

080028d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a1b      	ldr	r3, [r3, #32]
 80028ec:	4a33      	ldr	r2, [pc, #204]	@ (80029bc <TIM_OC3_SetConfig+0xe4>)
 80028ee:	401a      	ands	r2, r3
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	4a2f      	ldr	r2, [pc, #188]	@ (80029c0 <TIM_OC3_SetConfig+0xe8>)
 8002904:	4013      	ands	r3, r2
 8002906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2203      	movs	r2, #3
 800290c:	4393      	bics	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68fa      	ldr	r2, [r7, #12]
 8002916:	4313      	orrs	r3, r2
 8002918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	4a29      	ldr	r2, [pc, #164]	@ (80029c4 <TIM_OC3_SetConfig+0xec>)
 800291e:	4013      	ands	r3, r2
 8002920:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	689b      	ldr	r3, [r3, #8]
 8002926:	021b      	lsls	r3, r3, #8
 8002928:	697a      	ldr	r2, [r7, #20]
 800292a:	4313      	orrs	r3, r2
 800292c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a25      	ldr	r2, [pc, #148]	@ (80029c8 <TIM_OC3_SetConfig+0xf0>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d10d      	bne.n	8002952 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	4a24      	ldr	r2, [pc, #144]	@ (80029cc <TIM_OC3_SetConfig+0xf4>)
 800293a:	4013      	ands	r3, r2
 800293c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	021b      	lsls	r3, r3, #8
 8002944:	697a      	ldr	r2, [r7, #20]
 8002946:	4313      	orrs	r3, r2
 8002948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800294a:	697b      	ldr	r3, [r7, #20]
 800294c:	4a20      	ldr	r2, [pc, #128]	@ (80029d0 <TIM_OC3_SetConfig+0xf8>)
 800294e:	4013      	ands	r3, r2
 8002950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	4a1c      	ldr	r2, [pc, #112]	@ (80029c8 <TIM_OC3_SetConfig+0xf0>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d00b      	beq.n	8002972 <TIM_OC3_SetConfig+0x9a>
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	4a1d      	ldr	r2, [pc, #116]	@ (80029d4 <TIM_OC3_SetConfig+0xfc>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d007      	beq.n	8002972 <TIM_OC3_SetConfig+0x9a>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a1c      	ldr	r2, [pc, #112]	@ (80029d8 <TIM_OC3_SetConfig+0x100>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d003      	beq.n	8002972 <TIM_OC3_SetConfig+0x9a>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a1b      	ldr	r2, [pc, #108]	@ (80029dc <TIM_OC3_SetConfig+0x104>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d113      	bne.n	800299a <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	4a1a      	ldr	r2, [pc, #104]	@ (80029e0 <TIM_OC3_SetConfig+0x108>)
 8002976:	4013      	ands	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	4a19      	ldr	r2, [pc, #100]	@ (80029e4 <TIM_OC3_SetConfig+0x10c>)
 800297e:	4013      	ands	r3, r2
 8002980:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	695b      	ldr	r3, [r3, #20]
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	4313      	orrs	r3, r2
 800298c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	011b      	lsls	r3, r3, #4
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	4313      	orrs	r3, r2
 8002998:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	685a      	ldr	r2, [r3, #4]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	697a      	ldr	r2, [r7, #20]
 80029b2:	621a      	str	r2, [r3, #32]
}
 80029b4:	46c0      	nop			@ (mov r8, r8)
 80029b6:	46bd      	mov	sp, r7
 80029b8:	b006      	add	sp, #24
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	fffffeff 	.word	0xfffffeff
 80029c0:	fffeff8f 	.word	0xfffeff8f
 80029c4:	fffffdff 	.word	0xfffffdff
 80029c8:	40012c00 	.word	0x40012c00
 80029cc:	fffff7ff 	.word	0xfffff7ff
 80029d0:	fffffbff 	.word	0xfffffbff
 80029d4:	40014000 	.word	0x40014000
 80029d8:	40014400 	.word	0x40014400
 80029dc:	40014800 	.word	0x40014800
 80029e0:	ffffefff 	.word	0xffffefff
 80029e4:	ffffdfff 	.word	0xffffdfff

080029e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6a1b      	ldr	r3, [r3, #32]
 80029f6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6a1b      	ldr	r3, [r3, #32]
 80029fc:	4a26      	ldr	r2, [pc, #152]	@ (8002a98 <TIM_OC4_SetConfig+0xb0>)
 80029fe:	401a      	ands	r2, r3
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4a22      	ldr	r2, [pc, #136]	@ (8002a9c <TIM_OC4_SetConfig+0xb4>)
 8002a14:	4013      	ands	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	4a21      	ldr	r2, [pc, #132]	@ (8002aa0 <TIM_OC4_SetConfig+0xb8>)
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	021b      	lsls	r3, r3, #8
 8002a26:	68fa      	ldr	r2, [r7, #12]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa4 <TIM_OC4_SetConfig+0xbc>)
 8002a30:	4013      	ands	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	031b      	lsls	r3, r3, #12
 8002a3a:	693a      	ldr	r2, [r7, #16]
 8002a3c:	4313      	orrs	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a19      	ldr	r2, [pc, #100]	@ (8002aa8 <TIM_OC4_SetConfig+0xc0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d00b      	beq.n	8002a60 <TIM_OC4_SetConfig+0x78>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a18      	ldr	r2, [pc, #96]	@ (8002aac <TIM_OC4_SetConfig+0xc4>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d007      	beq.n	8002a60 <TIM_OC4_SetConfig+0x78>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a17      	ldr	r2, [pc, #92]	@ (8002ab0 <TIM_OC4_SetConfig+0xc8>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d003      	beq.n	8002a60 <TIM_OC4_SetConfig+0x78>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a16      	ldr	r2, [pc, #88]	@ (8002ab4 <TIM_OC4_SetConfig+0xcc>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d109      	bne.n	8002a74 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	4a15      	ldr	r2, [pc, #84]	@ (8002ab8 <TIM_OC4_SetConfig+0xd0>)
 8002a64:	4013      	ands	r3, r2
 8002a66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	695b      	ldr	r3, [r3, #20]
 8002a6c:	019b      	lsls	r3, r3, #6
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	68fa      	ldr	r2, [r7, #12]
 8002a7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	621a      	str	r2, [r3, #32]
}
 8002a8e:	46c0      	nop			@ (mov r8, r8)
 8002a90:	46bd      	mov	sp, r7
 8002a92:	b006      	add	sp, #24
 8002a94:	bd80      	pop	{r7, pc}
 8002a96:	46c0      	nop			@ (mov r8, r8)
 8002a98:	ffffefff 	.word	0xffffefff
 8002a9c:	feff8fff 	.word	0xfeff8fff
 8002aa0:	fffffcff 	.word	0xfffffcff
 8002aa4:	ffffdfff 	.word	0xffffdfff
 8002aa8:	40012c00 	.word	0x40012c00
 8002aac:	40014000 	.word	0x40014000
 8002ab0:	40014400 	.word	0x40014400
 8002ab4:	40014800 	.word	0x40014800
 8002ab8:	ffffbfff 	.word	0xffffbfff

08002abc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
 8002ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a1b      	ldr	r3, [r3, #32]
 8002aca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	4a23      	ldr	r2, [pc, #140]	@ (8002b60 <TIM_OC5_SetConfig+0xa4>)
 8002ad2:	401a      	ands	r2, r3
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4a1f      	ldr	r2, [pc, #124]	@ (8002b64 <TIM_OC5_SetConfig+0xa8>)
 8002ae8:	4013      	ands	r3, r2
 8002aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	4a1b      	ldr	r2, [pc, #108]	@ (8002b68 <TIM_OC5_SetConfig+0xac>)
 8002afa:	4013      	ands	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	041b      	lsls	r3, r3, #16
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a17      	ldr	r2, [pc, #92]	@ (8002b6c <TIM_OC5_SetConfig+0xb0>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d00b      	beq.n	8002b2a <TIM_OC5_SetConfig+0x6e>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a16      	ldr	r2, [pc, #88]	@ (8002b70 <TIM_OC5_SetConfig+0xb4>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d007      	beq.n	8002b2a <TIM_OC5_SetConfig+0x6e>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a15      	ldr	r2, [pc, #84]	@ (8002b74 <TIM_OC5_SetConfig+0xb8>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d003      	beq.n	8002b2a <TIM_OC5_SetConfig+0x6e>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a14      	ldr	r2, [pc, #80]	@ (8002b78 <TIM_OC5_SetConfig+0xbc>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d109      	bne.n	8002b3e <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	4a0c      	ldr	r2, [pc, #48]	@ (8002b60 <TIM_OC5_SetConfig+0xa4>)
 8002b2e:	4013      	ands	r3, r2
 8002b30:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	695b      	ldr	r3, [r3, #20]
 8002b36:	021b      	lsls	r3, r3, #8
 8002b38:	697a      	ldr	r2, [r7, #20]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	697a      	ldr	r2, [r7, #20]
 8002b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685a      	ldr	r2, [r3, #4]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	693a      	ldr	r2, [r7, #16]
 8002b56:	621a      	str	r2, [r3, #32]
}
 8002b58:	46c0      	nop			@ (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b006      	add	sp, #24
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	fffeffff 	.word	0xfffeffff
 8002b64:	fffeff8f 	.word	0xfffeff8f
 8002b68:	fffdffff 	.word	0xfffdffff
 8002b6c:	40012c00 	.word	0x40012c00
 8002b70:	40014000 	.word	0x40014000
 8002b74:	40014400 	.word	0x40014400
 8002b78:	40014800 	.word	0x40014800

08002b7c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	4a24      	ldr	r2, [pc, #144]	@ (8002c24 <TIM_OC6_SetConfig+0xa8>)
 8002b92:	401a      	ands	r2, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4a20      	ldr	r2, [pc, #128]	@ (8002c28 <TIM_OC6_SetConfig+0xac>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	021b      	lsls	r3, r3, #8
 8002bb2:	68fa      	ldr	r2, [r7, #12]
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	4a1c      	ldr	r2, [pc, #112]	@ (8002c2c <TIM_OC6_SetConfig+0xb0>)
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	051b      	lsls	r3, r3, #20
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	4313      	orrs	r3, r2
 8002bca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a18      	ldr	r2, [pc, #96]	@ (8002c30 <TIM_OC6_SetConfig+0xb4>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d00b      	beq.n	8002bec <TIM_OC6_SetConfig+0x70>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a17      	ldr	r2, [pc, #92]	@ (8002c34 <TIM_OC6_SetConfig+0xb8>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d007      	beq.n	8002bec <TIM_OC6_SetConfig+0x70>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a16      	ldr	r2, [pc, #88]	@ (8002c38 <TIM_OC6_SetConfig+0xbc>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d003      	beq.n	8002bec <TIM_OC6_SetConfig+0x70>
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a15      	ldr	r2, [pc, #84]	@ (8002c3c <TIM_OC6_SetConfig+0xc0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d109      	bne.n	8002c00 <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	4a14      	ldr	r2, [pc, #80]	@ (8002c40 <TIM_OC6_SetConfig+0xc4>)
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	695b      	ldr	r3, [r3, #20]
 8002bf8:	029b      	lsls	r3, r3, #10
 8002bfa:	697a      	ldr	r2, [r7, #20]
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	697a      	ldr	r2, [r7, #20]
 8002c04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	68fa      	ldr	r2, [r7, #12]
 8002c0a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	685a      	ldr	r2, [r3, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	621a      	str	r2, [r3, #32]
}
 8002c1a:	46c0      	nop			@ (mov r8, r8)
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	b006      	add	sp, #24
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	46c0      	nop			@ (mov r8, r8)
 8002c24:	ffefffff 	.word	0xffefffff
 8002c28:	feff8fff 	.word	0xfeff8fff
 8002c2c:	ffdfffff 	.word	0xffdfffff
 8002c30:	40012c00 	.word	0x40012c00
 8002c34:	40014000 	.word	0x40014000
 8002c38:	40014400 	.word	0x40014400
 8002c3c:	40014800 	.word	0x40014800
 8002c40:	fffbffff 	.word	0xfffbffff

08002c44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	60b9      	str	r1, [r7, #8]
 8002c4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	4393      	bics	r3, r2
 8002c5e:	001a      	movs	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	22f0      	movs	r2, #240	@ 0xf0
 8002c6e:	4393      	bics	r3, r2
 8002c70:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	011b      	lsls	r3, r3, #4
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	220a      	movs	r2, #10
 8002c80:	4393      	bics	r3, r2
 8002c82:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c84:	697a      	ldr	r2, [r7, #20]
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	693a      	ldr	r2, [r7, #16]
 8002c90:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	697a      	ldr	r2, [r7, #20]
 8002c96:	621a      	str	r2, [r3, #32]
}
 8002c98:	46c0      	nop			@ (mov r8, r8)
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	b006      	add	sp, #24
 8002c9e:	bd80      	pop	{r7, pc}

08002ca0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6a1b      	ldr	r3, [r3, #32]
 8002cb0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6a1b      	ldr	r3, [r3, #32]
 8002cb6:	2210      	movs	r2, #16
 8002cb8:	4393      	bics	r3, r2
 8002cba:	001a      	movs	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cc6:	693b      	ldr	r3, [r7, #16]
 8002cc8:	4a0d      	ldr	r2, [pc, #52]	@ (8002d00 <TIM_TI2_ConfigInputStage+0x60>)
 8002cca:	4013      	ands	r3, r2
 8002ccc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	031b      	lsls	r3, r3, #12
 8002cd2:	693a      	ldr	r2, [r7, #16]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	22a0      	movs	r2, #160	@ 0xa0
 8002cdc:	4393      	bics	r3, r2
 8002cde:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	693a      	ldr	r2, [r7, #16]
 8002cee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	697a      	ldr	r2, [r7, #20]
 8002cf4:	621a      	str	r2, [r3, #32]
}
 8002cf6:	46c0      	nop			@ (mov r8, r8)
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	b006      	add	sp, #24
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	46c0      	nop			@ (mov r8, r8)
 8002d00:	ffff0fff 	.word	0xffff0fff

08002d04 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
 8002d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	4a08      	ldr	r2, [pc, #32]	@ (8002d38 <TIM_ITRx_SetConfig+0x34>)
 8002d18:	4013      	ands	r3, r2
 8002d1a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	4313      	orrs	r3, r2
 8002d22:	2207      	movs	r2, #7
 8002d24:	4313      	orrs	r3, r2
 8002d26:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	609a      	str	r2, [r3, #8]
}
 8002d2e:	46c0      	nop			@ (mov r8, r8)
 8002d30:	46bd      	mov	sp, r7
 8002d32:	b004      	add	sp, #16
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	46c0      	nop			@ (mov r8, r8)
 8002d38:	ffcfff8f 	.word	0xffcfff8f

08002d3c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b086      	sub	sp, #24
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	60f8      	str	r0, [r7, #12]
 8002d44:	60b9      	str	r1, [r7, #8]
 8002d46:	607a      	str	r2, [r7, #4]
 8002d48:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	4a09      	ldr	r2, [pc, #36]	@ (8002d78 <TIM_ETR_SetConfig+0x3c>)
 8002d54:	4013      	ands	r3, r2
 8002d56:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	021a      	lsls	r2, r3, #8
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	431a      	orrs	r2, r3
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	609a      	str	r2, [r3, #8]
}
 8002d70:	46c0      	nop			@ (mov r8, r8)
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b006      	add	sp, #24
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	ffff00ff 	.word	0xffff00ff

08002d7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b086      	sub	sp, #24
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	60f8      	str	r0, [r7, #12]
 8002d84:	60b9      	str	r1, [r7, #8]
 8002d86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	221f      	movs	r2, #31
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2201      	movs	r2, #1
 8002d90:	409a      	lsls	r2, r3
 8002d92:	0013      	movs	r3, r2
 8002d94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a1b      	ldr	r3, [r3, #32]
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	43d2      	mvns	r2, r2
 8002d9e:	401a      	ands	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6a1a      	ldr	r2, [r3, #32]
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	211f      	movs	r1, #31
 8002dac:	400b      	ands	r3, r1
 8002dae:	6879      	ldr	r1, [r7, #4]
 8002db0:	4099      	lsls	r1, r3
 8002db2:	000b      	movs	r3, r1
 8002db4:	431a      	orrs	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	621a      	str	r2, [r3, #32]
}
 8002dba:	46c0      	nop			@ (mov r8, r8)
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	b006      	add	sp, #24
 8002dc0:	bd80      	pop	{r7, pc}
	...

08002dc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	223c      	movs	r2, #60	@ 0x3c
 8002dd2:	5c9b      	ldrb	r3, [r3, r2]
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d101      	bne.n	8002ddc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002dd8:	2302      	movs	r3, #2
 8002dda:	e055      	b.n	8002e88 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	223c      	movs	r2, #60	@ 0x3c
 8002de0:	2101      	movs	r1, #1
 8002de2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	223d      	movs	r2, #61	@ 0x3d
 8002de8:	2102      	movs	r1, #2
 8002dea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a23      	ldr	r2, [pc, #140]	@ (8002e90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d108      	bne.n	8002e18 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	4a22      	ldr	r2, [pc, #136]	@ (8002e94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	2270      	movs	r2, #112	@ 0x70
 8002e1c:	4393      	bics	r3, r2
 8002e1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a16      	ldr	r2, [pc, #88]	@ (8002e90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d00f      	beq.n	8002e5c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	2380      	movs	r3, #128	@ 0x80
 8002e42:	05db      	lsls	r3, r3, #23
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d009      	beq.n	8002e5c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a12      	ldr	r2, [pc, #72]	@ (8002e98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d004      	beq.n	8002e5c <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a11      	ldr	r2, [pc, #68]	@ (8002e9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d10c      	bne.n	8002e76 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	2280      	movs	r2, #128	@ 0x80
 8002e60:	4393      	bics	r3, r2
 8002e62:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	68ba      	ldr	r2, [r7, #8]
 8002e74:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	223d      	movs	r2, #61	@ 0x3d
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	223c      	movs	r2, #60	@ 0x3c
 8002e82:	2100      	movs	r1, #0
 8002e84:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e86:	2300      	movs	r3, #0
}
 8002e88:	0018      	movs	r0, r3
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	b004      	add	sp, #16
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40012c00 	.word	0x40012c00
 8002e94:	ff0fffff 	.word	0xff0fffff
 8002e98:	40000400 	.word	0x40000400
 8002e9c:	40014000 	.word	0x40014000

08002ea0 <memset>:
 8002ea0:	0003      	movs	r3, r0
 8002ea2:	1882      	adds	r2, r0, r2
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d100      	bne.n	8002eaa <memset+0xa>
 8002ea8:	4770      	bx	lr
 8002eaa:	7019      	strb	r1, [r3, #0]
 8002eac:	3301      	adds	r3, #1
 8002eae:	e7f9      	b.n	8002ea4 <memset+0x4>

08002eb0 <__libc_init_array>:
 8002eb0:	b570      	push	{r4, r5, r6, lr}
 8002eb2:	2600      	movs	r6, #0
 8002eb4:	4c0c      	ldr	r4, [pc, #48]	@ (8002ee8 <__libc_init_array+0x38>)
 8002eb6:	4d0d      	ldr	r5, [pc, #52]	@ (8002eec <__libc_init_array+0x3c>)
 8002eb8:	1b64      	subs	r4, r4, r5
 8002eba:	10a4      	asrs	r4, r4, #2
 8002ebc:	42a6      	cmp	r6, r4
 8002ebe:	d109      	bne.n	8002ed4 <__libc_init_array+0x24>
 8002ec0:	2600      	movs	r6, #0
 8002ec2:	f000 f819 	bl	8002ef8 <_init>
 8002ec6:	4c0a      	ldr	r4, [pc, #40]	@ (8002ef0 <__libc_init_array+0x40>)
 8002ec8:	4d0a      	ldr	r5, [pc, #40]	@ (8002ef4 <__libc_init_array+0x44>)
 8002eca:	1b64      	subs	r4, r4, r5
 8002ecc:	10a4      	asrs	r4, r4, #2
 8002ece:	42a6      	cmp	r6, r4
 8002ed0:	d105      	bne.n	8002ede <__libc_init_array+0x2e>
 8002ed2:	bd70      	pop	{r4, r5, r6, pc}
 8002ed4:	00b3      	lsls	r3, r6, #2
 8002ed6:	58eb      	ldr	r3, [r5, r3]
 8002ed8:	4798      	blx	r3
 8002eda:	3601      	adds	r6, #1
 8002edc:	e7ee      	b.n	8002ebc <__libc_init_array+0xc>
 8002ede:	00b3      	lsls	r3, r6, #2
 8002ee0:	58eb      	ldr	r3, [r5, r3]
 8002ee2:	4798      	blx	r3
 8002ee4:	3601      	adds	r6, #1
 8002ee6:	e7f2      	b.n	8002ece <__libc_init_array+0x1e>
 8002ee8:	08002fa4 	.word	0x08002fa4
 8002eec:	08002fa4 	.word	0x08002fa4
 8002ef0:	08002fa8 	.word	0x08002fa8
 8002ef4:	08002fa4 	.word	0x08002fa4

08002ef8 <_init>:
 8002ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002efa:	46c0      	nop			@ (mov r8, r8)
 8002efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002efe:	bc08      	pop	{r3}
 8002f00:	469e      	mov	lr, r3
 8002f02:	4770      	bx	lr

08002f04 <_fini>:
 8002f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f06:	46c0      	nop			@ (mov r8, r8)
 8002f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f0a:	bc08      	pop	{r3}
 8002f0c:	469e      	mov	lr, r3
 8002f0e:	4770      	bx	lr
