<html>
  <head>
    <title>
      DIWBI - Data Cache Index Write Back Invalidate
    </title>
    <style type="text/css">
      <!--
	body {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	margin-left: 2em;
	margin-right: 2em;
	}
	#boundingbox {
	background: white;
	color: black;
	font-family: Arial, Verdana, Myriad Web, Syntax, sans-serif;
	position: relative;
	width: 865px;
	margin: 0 auto;
	padding: 20px;
	border-style: dashed;
	border-width: 1px;
	border-spacing: 10px;
	border-collapse: separate;
	}
	a {
	text-decoration: none;
	}
	a:visited {
	color: blue;
	}
	a:link {
	color: green;
	}
	a:active {
	color: green;
	}
	a:hover {
	color: green;
	}
	a:offsite {
	color: green;
	}
	h1 {
	font-size: 14pt;
	font-weight: bold;
	}
	h1.center {
	font-size: 14pt;
	font-weight: bold;
	text-align: center;
	}
	h2 {
	font-size: 12pt;
	}
	caption {
	padding-top: 1em;
	}
	table.thin {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	}
	table th.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table th.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	}
	table td.thin2 {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: rgb(250, 240, 230);
	-moz-border-radius: 0px 0px 0px 0px;
	}
	pre {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	}
	.proto {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 1em;
	text-indent: -1em;
	}
	.protohead {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 2em;
	text-indent: -2em;
	}
	.protobody {
	font-family: Lucidatypewriter, monospace;
	font-size: 10pt;
	padding-left: 4em;
	text-indent: -2em;
	}
	.rotate {
	display: block;
	-webkit-transform: rotate(-90deg); 
        -moz-transform:
	rotate(-90deg);
	filter: progid:DXImageTransform.Microsoft.BasicImage(rotation=3);
	padding-top: 20px;                       
}
	.light {
	font-size: 75%;
	color: SlateGrey;
	}
	table.format {
	border-width: thin;
	border-spacing: 0px;
	border-style: inset;
	border-color: gray;
	border-collapse: collapse;
	background-color: rgb(250, 240, 230);
	font-size: 75%;
	}
	table.format th {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: #FFF5EE;
	-moz-border-radius: 0px 0px 0px 0px;
	vertical-align: bottom;
	font-size: 75%;
	}
	table.format td {
	border-width: thin;
	padding: 3px;
	border-style: inset;
	border-color: gray;
	background-color: white;
	-moz-border-radius: 0px 0px 0px 0px;
	font-size: 75%;
	}
	table.format td.opcodeBit_present {
	background-color: #FFE4E1;
	text-align: center;
	}
	table.format td.formatBit_present {
	background-color: #EEE8AA;
	text-align: center;
	}
	table.format td.slotBit_present {
	background-color: #B0E0E6;
	text-align: center;
	vertical-align: bottom;
	}
	
        -->
    </style>
  </head>
  <body>
    <h1>
      DIWBI &#8212; Data Cache Index Write Back Invalidate
    </h1>
    <h2>
      Instruction Word
    </h2>
    
<table border="1" class="format">
<tr><th width="130" nowrap>Slot<br>Inst</th><th>8<br>7</th><th>8<br>6</th><th>8<br>5</th><th>8<br>4</th><th>8<br>3</th><th>8<br>2</th><th>8<br>1</th><th>8<br>0</th><th>7<br>9</th><th>7<br>8</th><th>7<br>7</th><th>7<br>6</th><th>7<br>5</th><th>7<br>4</th><th>7<br>3</th><th>7<br>2</th><th>7<br>1</th><th>7<br>0</th><th>6<br>9</th><th>6<br>8</th><th>6<br>7</th><th>6<br>6</th><th>6<br>5</th><th>6<br>4</th><th>6<br>3</th><th>6<br>2</th><th>6<br>1</th><th>6<br>0</th><th>5<br>9</th><th>5<br>8</th><th>5<br>7</th><th>5<br>6</th><th>5<br>5</th><th>5<br>4</th><th>5<br>3</th><th>5<br>2</th><th>5<br>1</th><th>5<br>0</th><th>4<br>9</th><th>4<br>8</th><th>4<br>7</th><th>4<br>6</th><th>4<br>5</th><th>4<br>4</th><th>4<br>3</th><th>4<br>2</th><th>4<br>1</th><th>4<br>0</th><th>3<br>9</th><th>3<br>8</th><th>3<br>7</th><th>3<br>6</th><th>3<br>5</th><th>3<br>4</th><th>3<br>3</th><th>3<br>2</th><th>3<br>1</th><th>3<br>0</th><th>2<br>9</th><th>2<br>8</th><th>2<br>7</th><th>2<br>6</th><th>2<br>5</th><th>2<br>4</th><th>2<br>3</th><th>2<br>2</th><th>2<br>1</th><th>2<br>0</th><th>1<br>9</th><th>1<br>8</th><th>1<br>7</th><th>1<br>6</th><th>1<br>5</th><th>1<br>4</th><th>1<br>3</th><th>1<br>2</th><th>1<br>1</th><th>1<br>0</th><th>9</th><th>8</th><th>7</th><th>6</th><th>5</th><th>4</th><th>3</th><th>2</th><th>1</th><th>0</th></tr>
<tr><td nowrap>Format x24 - 24 bit(s)</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="formatBit_present">0</td><td> </td><td> </td><td> </td></tr>
<tr><td nowrap>DIWBI</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">1</td><td> </td><td> </td><td> </td><td> </td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">0</td><td class="opcodeBit_present">1</td><td class="opcodeBit_present">0</td></tr>
<tr><td nowrap>s</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="slotBit_present">3</td><td class="slotBit_present">2</td><td class="slotBit_present">1</td><td class="slotBit_present">0</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr>
<tr><td nowrap>op2</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td class="slotBit_present">3</td><td class="slotBit_present">2</td><td class="slotBit_present">1</td><td class="slotBit_present">0</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td></tr>
</table>
<br>
    <h2>
      Assembler Syntax
    </h2>
    <p>
      <code>DIWBI as, 0..240</code><br>

    </p>
    <h2>
      C Syntax
    </h2>
    #include &lt;xtensa/tie/xt_datacache.h&gt;<P>extern void XT_DIWBI(const int * s, immediate i);
</P>
    <h2>
      Description
    </h2>
    <p><small>(please consult the <i>Xtensa &reg; Instruction Set Architecture Reference Manual</i> for any cross references and additional information)</small></p><P><code>DIWBI</code> uses the virtual address to choose a line in the data cache and forces that line to be written back to memory if it is dirty. After the writeback, if any, the line is invalidated. The method for mapping the virtual address to a data cache location is implementation-specific. If the chosen line is already invalid, then this instruction has no effect. If the chosen line has been locked by a <code>DPFL</code> instruction, then dirty data is written back but no invalidation is done and no exception is raised because of the lock. The line remains in the cache and must be unlocked by a <code>DHU</code> or <code>DIU</code> instruction before it can be invalidated. For set-associative caches, only one line out of one way of the cache is written back and invalidated. Some Xtensa ISA implementations do not support write-back caches. For these implementations <code>DIWBI</code> is similar to <code>DII</code> but invalidates only one line.</P><P>This instruction is useful for the same purposes as the <code>DHWBI</code> but when either the address is not known, or when the range of addresses is large enough that it is faster to operate on the entire cache.</P><P><code>DIWBI</code> forms a virtual address by adding the contents of address register <code>as</code> and a 4-bit zero-extended constant value encoded in the instruction word shifted left by four. Therefore, the offset can specify multiples of 16 from zero to 240. The virtual address chooses a cache line without translation and without raising the associated exceptions.</P><P>Because the organization of caches is implementation-specific, the operation section below specifies only a call to the implementation's <code>dindexwritebackinval</code> function.</P><P><code>DIWBI</code> is a privileged instruction.</P>    <h2>Operation</h2>      <pre>
if CRING != 0 then
	Exception (PrivilegedCause)
else
	vAddr &#8592; AR[s] + (0<SUP>24</SUP>||imm4||0<SUP>4</SUP>)
	dindexwritebackinval(vAddr)
endif</pre>    <h2>Exceptions</h2>      EveryInstR Group (see  EveryInstR Group:)GenExcep(PrivilegedCause) if Exception OptionMemoryErrorException if Memory ECC/Parity Option
    <h2>
      Implementation Pipeline
    </h2>
    <table class="thin">
      <thead>
	<tr>
	  <th align="left" class="thin">
	    In
	  </th>
	  <th align="left" class="thin">
	    Out
	  </th>
	</tr>
      </thead>
      <tbody>
	<tr>
	  <td class="thin">
	    <code>PSEXCM&nbsp;Rstage</code>, <code>PSRING&nbsp;Mstage</code>, <code>ars&nbsp;Estage</code>
	  </td>
	  <td class="thin">
	  </td>
	</tr>
      </tbody>
    </table>
    <h2>
      Protos that use DIWBI
    </h2>
    <div>
      <div class=protohead>proto <a href=../protos.html#DIWBI>DIWBI</a> { in
      const int32 * s, in immediate i }{}{</div><div class=protobody><a
      href=DIWBI.html>DIWBI</a> s, i + 0;</div><div class=protohead>}</div>
    </div>
  </body>
</html>
