{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729118863266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729118863270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 15:47:43 2024 " "Processing started: Wed Oct 16 15:47:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729118863270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118863270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_top -c lab3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_top -c lab3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118863270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729118863458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729118863458 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab3_top.sv(63) " "Verilog HDL information at lab3_top.sv(63): always construct contains both blocking and non-blocking assignments" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1729118868349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpen211lab3/lab3_top.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpen211lab3/lab3_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_top " "Found entity 1: lab3_top" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729118868350 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729118868350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst lab3_top.sv(59) " "Verilog HDL Implicit Net warning at lab3_top.sv(59): created implicit net for \"rst\"" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729118868358 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_top " "Elaborating entity \"lab3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729118868382 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR lab3_top.sv(51) " "Output port \"LEDR\" at lab3_top.sv(51) has no driver" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1729118868386 "|lab3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:D " "Elaborating entity \"decoder\" for hierarchy \"decoder:D\"" {  } { { "CPEN211Lab3/lab3_top.sv" "D" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729118868410 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0 lab3_top.sv(98) " "Verilog HDL Always Construct warning at lab3_top.sv(98): inferring latch(es) for variable \"HEX0\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729118868411 "|lab3_top|decoder:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX4 lab3_top.sv(98) " "Verilog HDL Always Construct warning at lab3_top.sv(98): inferring latch(es) for variable \"HEX4\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729118868411 "|lab3_top|decoder:D"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX5 lab3_top.sv(98) " "Verilog HDL Always Construct warning at lab3_top.sv(98): inferring latch(es) for variable \"HEX5\", which holds its previous value in one or more paths through the always construct" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1729118868411 "|lab3_top|decoder:D"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "lab3_top.sv(98) " "SystemVerilog RTL Coding error at lab3_top.sv(98): always_comb construct does not infer purely combinational logic." {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1729118868411 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[0\] lab3_top.sv(98) " "Inferred latch for \"HEX5\[0\]\" at lab3_top.sv(98)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[1\] lab3_top.sv(98) " "Inferred latch for \"HEX5\[1\]\" at lab3_top.sv(98)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[2\] lab3_top.sv(98) " "Inferred latch for \"HEX5\[2\]\" at lab3_top.sv(98)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[3\] lab3_top.sv(98) " "Inferred latch for \"HEX5\[3\]\" at lab3_top.sv(98)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[4\] lab3_top.sv(98) " "Inferred latch for \"HEX5\[4\]\" at lab3_top.sv(98)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[5\] lab3_top.sv(98) " "Inferred latch for \"HEX5\[5\]\" at lab3_top.sv(98)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX5\[6\] lab3_top.sv(98) " "Inferred latch for \"HEX5\[6\]\" at lab3_top.sv(98)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[0\] lab3_top.sv(122) " "Inferred latch for \"HEX4\[0\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[1\] lab3_top.sv(122) " "Inferred latch for \"HEX4\[1\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[2\] lab3_top.sv(122) " "Inferred latch for \"HEX4\[2\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[3\] lab3_top.sv(122) " "Inferred latch for \"HEX4\[3\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[4\] lab3_top.sv(122) " "Inferred latch for \"HEX4\[4\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[5\] lab3_top.sv(122) " "Inferred latch for \"HEX4\[5\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX4\[6\] lab3_top.sv(122) " "Inferred latch for \"HEX4\[6\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] lab3_top.sv(122) " "Inferred latch for \"HEX0\[0\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] lab3_top.sv(122) " "Inferred latch for \"HEX0\[1\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] lab3_top.sv(122) " "Inferred latch for \"HEX0\[2\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] lab3_top.sv(122) " "Inferred latch for \"HEX0\[3\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] lab3_top.sv(122) " "Inferred latch for \"HEX0\[4\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] lab3_top.sv(122) " "Inferred latch for \"HEX0\[5\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] lab3_top.sv(122) " "Inferred latch for \"HEX0\[6\]\" at lab3_top.sv(122)" {  } { { "CPEN211Lab3/lab3_top.sv" "" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 122 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868412 "|lab3_top|decoder:D"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "decoder:D " "Can't elaborate user hierarchy \"decoder:D\"" {  } { { "CPEN211Lab3/lab3_top.sv" "D" { Text "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/CPEN211Lab3/lab3_top.sv" 61 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729118868413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/output_files/lab3_top.map.smsg " "Generated suppressed messages file C:/Users/tianx/Documents/GitHub/CPEN-Year-2/CPEN 211/Labs/Lab 3/output_files/lab3_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729118868440 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 16 15:47:48 2024 " "Processing ended: Wed Oct 16 15:47:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729118868440 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729118868440 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729118868440 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118868440 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729118869001 ""}
