$comment
	File created using the following command:
		vcd file D_flipflop.msim.vcd -direction
$end
$date
	Sat Mar 09 23:21:11 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module D_flipflop_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " d $end
$var reg 1 # reset $end
$var reg 1 $ w_en $end
$var wire 1 % out $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - out~output_o $end
$var wire 1 . reset~input_o $end
$var wire 1 / w_en~input_o $end
$var wire 1 0 clk~input_o $end
$var wire 1 1 clk~inputclkctrl_outclk $end
$var wire 1 2 d~input_o $end
$var wire 1 3 master|comb~0_combout $end
$var wire 1 4 slave|comb~0_combout $end
$var wire 1 5 WideAnd0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
1#
1$
x%
x&
0'
1(
x)
1*
1+
1,
x-
1.
1/
00
01
12
x3
x4
x5
$end
#10000
1!
10
11
0&
03
#20000
0"
0!
02
00
01
1&
04
15
1-
1%
#30000
0$
1!
0/
10
11
0&
13
05
0-
0%
#40000
1"
1$
12
1/
1&
03
15
1-
1%
#60000
0!
0"
00
02
01
0&
#70000
1!
10
11
1&
13
#80000
1"
0!
12
00
01
0&
14
05
0-
0%
#90000
1!
10
11
1&
03
#100000
0"
0!
02
00
01
0&
04
15
1-
1%
#110000
1!
10
11
1&
13
#120000
1"
0!
12
00
01
0&
14
05
0-
0%
#130000
1!
10
11
1&
03
#140000
0"
0!
02
00
01
0&
04
15
1-
1%
#150000
1!
10
11
1&
13
#160000
1"
0!
12
00
01
0&
14
05
0-
0%
#170000
1!
10
11
1&
03
#180000
0"
0!
02
00
01
0&
04
15
1-
1%
#190000
1!
10
11
1&
13
#200000
1"
0!
12
00
01
0&
14
05
0-
0%
#210000
1!
10
11
1&
03
#220000
0"
0!
02
00
01
0&
04
15
1-
1%
#230000
1!
10
11
1&
13
#240000
1"
0!
12
00
01
0&
14
05
0-
0%
#250000
1!
10
11
1&
03
#260000
0"
0!
02
00
01
0&
04
15
1-
1%
#270000
1!
10
11
1&
13
#280000
1"
0!
12
00
01
0&
14
05
0-
0%
#290000
1!
10
11
1&
03
#300000
0"
0!
02
00
01
0&
04
15
1-
1%
#1000000
