{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522537912780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522537912789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 19:11:52 2018 " "Processing started: Sat Mar 31 19:11:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522537912789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522537912789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control2 -c control2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off control2 -c control2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522537912789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522537914008 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522537914008 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control2.v(176) " "Verilog HDL information at control2.v(176): always construct contains both blocking and non-blocking assignments" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 176 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522537926292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control2.v 3 3 " "Found 3 design units, including 3 entities, in source file control2.v" { { "Info" "ISGN_ENTITY_NAME" "1 control2 " "Found entity 1: control2" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522537926309 ""} { "Info" "ISGN_ENTITY_NAME" "2 rate_counter1 " "Found entity 2: rate_counter1" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522537926309 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath2 " "Found entity 3: datapath2" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522537926309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522537926309 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_n control2.v(27) " "Verilog HDL Implicit Net warning at control2.v(27): created implicit net for \"reset_n\"" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522537926312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q control2.v(27) " "Verilog HDL Implicit Net warning at control2.v(27): created implicit net for \"q\"" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522537926312 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_1 control2.v(28) " "Verilog HDL Implicit Net warning at control2.v(28): created implicit net for \"clock_1\"" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522537926312 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "X control2.v(179) " "Verilog HDL Procedural Assignment error at control2.v(179): object \"X\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 179 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926314 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y control2.v(180) " "Verilog HDL Procedural Assignment error at control2.v(180): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 180 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926314 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Colour control2.v(181) " "Verilog HDL Procedural Assignment error at control2.v(181): object \"Colour\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 181 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926314 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "X control2.v(185) " "Verilog HDL Procedural Assignment error at control2.v(185): object \"X\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 185 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926314 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y control2.v(186) " "Verilog HDL Procedural Assignment error at control2.v(186): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 186 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926314 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Colour control2.v(187) " "Verilog HDL Procedural Assignment error at control2.v(187): object \"Colour\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 187 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926314 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "X control2.v(190) " "Verilog HDL Procedural Assignment error at control2.v(190): object \"X\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 190 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y control2.v(191) " "Verilog HDL Procedural Assignment error at control2.v(191): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 191 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Colour control2.v(192) " "Verilog HDL Procedural Assignment error at control2.v(192): object \"Colour\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 192 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "X control2.v(195) " "Verilog HDL Procedural Assignment error at control2.v(195): object \"X\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 195 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y control2.v(196) " "Verilog HDL Procedural Assignment error at control2.v(196): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 196 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Colour control2.v(197) " "Verilog HDL Procedural Assignment error at control2.v(197): object \"Colour\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 197 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "X control2.v(200) " "Verilog HDL Procedural Assignment error at control2.v(200): object \"X\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 200 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y control2.v(201) " "Verilog HDL Procedural Assignment error at control2.v(201): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 201 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Colour control2.v(202) " "Verilog HDL Procedural Assignment error at control2.v(202): object \"Colour\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 202 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "X control2.v(205) " "Verilog HDL Procedural Assignment error at control2.v(205): object \"X\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 205 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Y control2.v(206) " "Verilog HDL Procedural Assignment error at control2.v(206): object \"Y\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 206 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Colour control2.v(207) " "Verilog HDL Procedural Assignment error at control2.v(207): object \"Colour\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 207 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926315 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "X control2.v(210) " "Verilog HDL Procedural Assignment error at control2.v(210): object \"X\" on left-hand side of assignment must have a variable data type" {  } { { "control2.v" "" { Text "/h/u17/c6/01/xujiawe5/csc258_2/control2/control2.v" 210 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1522537926316 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/h/u17/c6/01/xujiawe5/csc258_2/control2/output_files/control2.map.smsg " "Generated suppressed messages file /h/u17/c6/01/xujiawe5/csc258_2/control2/output_files/control2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522537926545 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522537927441 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 31 19:12:07 2018 " "Processing ended: Sat Mar 31 19:12:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522537927441 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522537927441 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522537927441 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522537927441 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522537927893 ""}
