"""snesrecomp.recompiler.v2.codegen

Emit C code from v2 IR. Generated functions take a single
`CpuState *cpu` parameter and mutate `cpu->A`, `cpu->X`, etc., directly
— no return values, no per-function locals masquerading as registers.

Replaces v1 EmitCtx C-expression-string-based codegen
(recomp.py:2829-6200) including the heuristic phi machinery
(_branch_states, _label_a/b/x/y, _emit_backedge_phi, _emit_branch,
_ensure_mutable_x). v2 codegen has no per-function abstract register
state at emit time — register reads/writes are explicit memory loads
and stores against the CpuState struct.

Every IR Value produced by an IR op becomes a fresh C local. A
`Value(vid=N)` lowers to `_v<N>`. Width is inferred per op (the IR
op type carries the width).

Public API:
    emit_block(block: IRBlock, *, indent: str = "  ") -> List[str]

Phase 5 of plan parsed-skipping-rainbow.md. Phase 6 will wire this
into a per-function emit driver (replacing the v1 emit_function) and
run the full SMW regen against it.
"""

import sys
import pathlib

_THIS_DIR = pathlib.Path(__file__).resolve().parent
_RECOMPILER_DIR = _THIS_DIR.parent
for p in (str(_THIS_DIR), str(_RECOMPILER_DIR)):
    if p not in sys.path:
        sys.path.insert(0, p)

from typing import Dict, List  # noqa: E402

# Resolver: 24-bit address (bank << 16 | pc) -> friendly C function name.
# Populated by emit_bank before each bank emit (a process-wide map of every
# `func`/`name` declaration across all banks loaded so far). When a Call op
# resolves to one of these addresses, codegen emits the friendly name; else
# it falls back to the synthetic `bank_BB_AAAA` form.
_NAME_RESOLVER: Dict[int, str] = {}

# Set of (24-bit Call target, entry_m, entry_x) tuples for EVERY Call
# emitted, regardless of whether the friendly name resolved. v2_regen
# diffs this against the set of (addr, m, x) variants actually emitted
# and adds missing entries to cover any unmet demand.
#
# Why track ALL targets, not just unresolved ones: cfg-named targets
# (e.g. UpdateEntirePalette) might only have an M1X1 entry in cfg, but
# get called from M0X0 callers. The Call site needs UpdateEntirePalette
# _M0X0 to exist; tracking the (target, m, x) tuple lets v2_regen
# discover the unmet variant and clone the cfg entry at the new (m, x).
#
# Per-(m, x) tracking: a 65816 function decoded with M=1 X=1 is a
# different instruction stream than M=1 X=0 because LDX #imm consumes
# 2 vs 3 bytes (and LDA/LDY immediates similarly with M). So a single
# ROM function reachable from contexts with different (m, x) must emit
# multiple C bodies.
_UNRESOLVED_CALL_TARGETS: set = set()

# Set by v2_regen via set_rom_size(). Used by _emit_call to validate
# JSR/JSL target addresses against the LoROM mapping. Targets that
# resolve to RAM (pc < $8000) or beyond the ROM extent arise from the
# decoder following unreachable bytes past an RTS (the bytes happen to
# look like a JSL with garbage operands) — they would crash on real
# hardware too. Skipping the call emit avoids the need for hand-written
# stub functions in cfg.
_ROM_SIZE: int = 0
_REJECTED_CALL_TARGETS: set = set()


def set_rom_size(size: int) -> None:
    """Set the ROM size used for JSR/JSL target validation."""
    global _ROM_SIZE
    _ROM_SIZE = int(size)


def take_rejected_call_targets() -> set:
    """Return + clear the set of Call targets rejected as out-of-ROM.
    Diagnostic for v2_regen + tests."""
    global _REJECTED_CALL_TARGETS
    out = _REJECTED_CALL_TARGETS
    _REJECTED_CALL_TARGETS = set()
    return out


def _is_invalid_lorom_call_target(addr_24: int) -> bool:
    """True when addr_24 cannot be a valid LoROM code target.

    Two structural rejections, both independent of any cfg directive:
      1. pc < $8000 — LoROM addresses $00-$7F:$0000-$7FFF are
         RAM/registers, never ROM code. (Mirrors at $80-$BF too.)
      2. (canonical_bank * $8000 + pc - $8000) >= rom_size — target
         byte is beyond the ROM image extent.

    With _ROM_SIZE unset (== 0) we only apply rule 1 to stay safe in
    unit-test contexts that don't load a ROM.
    """
    pc = addr_24 & 0xFFFF
    if pc < 0x8000:
        return True
    if _ROM_SIZE > 0:
        canon_bank = (addr_24 >> 16) & 0x7F
        offset = canon_bank * 0x8000 + (pc - 0x8000)
        if offset >= _ROM_SIZE:
            return True
    return False

# NOTE (2026-05-02): the `_UNRESOLVED_GOTO_TARGETS` machinery has been
# RETIRED. Auto-promoting arbitrary jump targets into separate C
# functions split asm routines across C scopes and stranded their
# PHB/PLB (and other stack-lifetime) invariants — root cause of DB=$C0
# at dispatcher entry, manifest as the title-screen-loop regression.
#
# Replacement: the decoder imports BRA/BRL/JMP-ABS/cond-branch targets
# that lie past cfg `end:` directly into the SAME function's CFG (see
# `_labeled_successors` + the end:-applies-to-fall-through-only rule
# in decoder.py). Auto-promote remains for genuine subroutine targets
# (JSR/JSL) only. See `record_unresolved_goto_target` placeholder
# below for the contract enforcement.


def _variant_suffix(m: int, x: int) -> str:
    """Return the `_M{m}X{x}` suffix used for per-variant function names.

    Centralised so emit_function, _emit_call, and the cross-tool
    sync_funcs_h regen all agree on the mangling. Suffix is universal
    in v2 — every gen function name carries it, every call site
    appends it. Hand-written entry-point shims (e.g. I_RESET in
    smw_rtl.c) rely on cfg-emitted aliases that drop the suffix for
    the cfg-default (m,x).
    """
    return f"_M{m & 1}X{x & 1}"


def set_name_resolver(name_map: Dict[int, str]) -> None:
    """Replace the call-target name resolver. Pass an empty dict to clear."""
    global _NAME_RESOLVER
    _NAME_RESOLVER = dict(name_map)


def take_unresolved_call_targets() -> set:
    """Return + clear the set of synthetic-name Call targets seen since
    the last call. Used by v2_regen for iterative auto-promote."""
    global _UNRESOLVED_CALL_TARGETS
    out = _UNRESOLVED_CALL_TARGETS
    _UNRESOLVED_CALL_TARGETS = set()
    return out


def take_unresolved_goto_targets() -> set:
    """Compatibility shim. The auto-promote-goto-targets pass has been
    retired (2026-05-02) in favor of the inline-cross-fn-blocks model.
    Returns an empty set so v2_regen's drain loop terminates immediately
    on the first pass.

    Old callers of `record_unresolved_goto_target` are gone — emit_function
    now emits a LOUD `return; /* unresolvable cross-fn goto */` for the
    handful of jumps that can't be imported (cross-bank, out-of-range),
    without recording for promotion."""
    return set()


def get_name_for_pc(pc24: int):
    """Look up the friendly C function name registered for a 24-bit address.
    Returns None if no cfg/ingester directive named the address.

    Used by emit_function's tail-call resolver: when a goto target lies
    past the current function's `end:` boundary AND lands on a known
    function entry in the same bank, emit a tail call to that function
    rather than the unresolvable-goto trap. The asm idiom (a function
    falling through into its declared successor sibling) becomes a real
    C tail call, preserving both the function-boundary semantics the
    name-map declared AND the asm's fall-through semantic."""
    return _NAME_RESOLVER.get(pc24 & 0xFFFFFF)


def register_call_demand(pc24: int, m: int, x: int) -> None:
    """Register that some emitted gen code needs a callable
    `<name><variant_suffix>(cpu)` at the given (pc24, m, x). v2_regen's
    auto-promote pass diffs this set against the variants actually
    emitted and clones the cfg entry to cover any missing one.

    Used by emit_function's tail-call resolver — the synthesized tail
    call to a sibling function at the fall-through-past-end: site must
    have its (m, x) variant emitted or the C linker will fail."""
    _UNRESOLVED_CALL_TARGETS.add((pc24 & 0xFFFFFF, m & 1, x & 1))


from v2 import widths  # noqa: E402
from v2 import emitter_helpers  # noqa: E402
from v2.ir import (  # noqa: E402
    IROp, IRBlock,
    Read, Write, ReadReg, WriteReg, ConstI,
    Alu, AluOp, Shift, ShiftOp, IncReg, IncMem,
    BitTest, BitSetMem, BitClearMem,
    SetFlag, SetNZ, RepFlags, SepFlags, XCE,
    Push, Pull, PushReg, PullReg, BlockMove,
    CondBranch, Goto, IndirectGoto, Call, Return,
    Transfer, XBA, Nop, Break, Stop, PushEffectiveAddress,
    Reg, SegRef, SegKind, Value,
)


# ── Helpers ─────────────────────────────────────────────────────────────────

def _v(value: Value) -> str:
    """Format a Value as its C local name."""
    return f"_v{value.vid}"


def _ctype(width: int) -> str:
    return "uint8" if width == 1 else "uint16"


# Reg → CpuState field expression.
#
# Reg.B is intentionally a DERIVED expression, not a struct field. The 65816
# B register is the high byte of the 16-bit accumulator and ALWAYS equals
# `(A >> 8) & 0xFF`. Earlier versions had a `cpu->B` shadow field; that
# field went stale every time a 16-bit LDA wrote `cpu->A` without syncing
# the shadow, and XBA-after-LDA-in-m=0 swapped in stale bytes (SMW
# Layer-3 stripe corruption, fixed in commit 6c04c94, then removed
# entirely in this commit).
_REG_FIELD = {
    Reg.A: "cpu->A", Reg.B: "((uint8)((cpu->A >> 8) & 0xFF))",
    Reg.X: "cpu->X", Reg.Y: "cpu->Y",
    Reg.S: "cpu->S", Reg.D: "cpu->D",
    Reg.DB: "cpu->DB", Reg.PB: "cpu->PB",
    Reg.P: "cpu->P",
    Reg.M: "cpu->m_flag", Reg.XF: "cpu->x_flag", Reg.E: "cpu->emulation",
    Reg.N: "cpu->_flag_N", Reg.V: "cpu->_flag_V",
    Reg.ZF: "cpu->_flag_Z", Reg.C: "cpu->_flag_C",
    Reg.I: "cpu->_flag_I", Reg.DF: "cpu->_flag_D",
}


def _reg(r: Reg) -> str:
    return _REG_FIELD[r]


# ── SegRef → C address expressions ──────────────────────────────────────────

def _segref_addr_expr(seg: SegRef) -> tuple:
    """Resolve a SegRef into (bank_expr, addr_expr) C strings.

    bank_expr / addr_expr reference cpu state where appropriate. The
    caller passes them to cpu_read* / cpu_write* primitives.
    """
    idx = ""
    if seg.index == Reg.X:
        idx = " + cpu->X"
    elif seg.index == Reg.Y:
        idx = " + cpu->Y"

    k = seg.kind
    if k == SegKind.DIRECT:
        return ("0x7E", f"(uint16)(cpu->D + {seg.offset:#06x}{idx})")
    if k == SegKind.ABS_BANK:
        if seg.index is None:
            return ("cpu->DB", f"(uint16)({seg.offset:#06x})")
        # Indexed Absolute (ABS_X / ABS_Y): hardware computes a 24-bit
        # effective address `DB:offset + index`, with the carry from
        # `offset + index` propagating INTO THE BANK. Truncating to
        # uint16 (the old emit) silently lost the bank carry — root
        # cause of the Zelda intro submodule-reset bug 2026-05-17:
        # `STA $7E2000,X` with X=0xFF10 should land at $7F:1F10, but
        # the old emit stored at $7E:1F10, clobbering $7E:1F11 which
        # holds submodule_index. Compute the 24-bit effective inline
        # and let the C compiler CSE the duplicate sub-expression
        # between bank_expr and addr_expr.
        idx_reg = "cpu->X" if seg.index == Reg.X else "cpu->Y"
        eff24 = (f"(((uint32)cpu->DB << 16) + (uint32){seg.offset:#06x}"
                 f" + (uint32){idx_reg})")
        return (f"(uint8)(({eff24}) >> 16)", f"(uint16)({eff24})")
    if k == SegKind.LONG:
        bank = seg.bank if seg.bank is not None else 0
        if seg.index is None:
            return (f"{bank:#04x}", f"(uint16)({seg.offset:#06x})")
        # Indexed Absolute Long (LONG_X / LONG_Y): same bank-carry rule.
        base24 = (bank << 16) | (seg.offset & 0xFFFF)
        idx_reg = "cpu->X" if seg.index == Reg.X else "cpu->Y"
        eff24 = f"((uint32){base24:#08x} + (uint32){idx_reg})"
        return (f"(uint8)(({eff24}) >> 16)", f"(uint16)({eff24})")
    if k == SegKind.STACK:
        return ("0x00", f"(uint16)(cpu->S + {seg.offset:#06x})")
    if k == SegKind.DP_INDIRECT:
        # ((D + dp) word) (+ Y if indirect-Y), DB-bank.
        ptr_addr = f"(uint16)(cpu->D + {seg.offset:#06x})"
        return ("cpu->DB", f"(uint16)(cpu_read16(cpu, 0x00, {ptr_addr}){idx})")
    if k == SegKind.DP_INDIRECT_LONG:
        # ((D + dp) long) (+ Y).
        ptr_addr = f"(uint16)(cpu->D + {seg.offset:#06x})"
        bank_expr = f"cpu_read8(cpu, 0x00, (uint16)({ptr_addr} + 2))"
        addr_expr = f"(uint16)(cpu_read16(cpu, 0x00, {ptr_addr}){idx})"
        return (bank_expr, addr_expr)
    if k == SegKind.ABS_INDIRECT:
        return ("cpu->PB",
                f"cpu_read16(cpu, cpu->PB, (uint16){seg.offset:#06x})")
    if k == SegKind.ABS_INDIRECT_X:
        return ("cpu->PB",
                f"cpu_read16(cpu, cpu->PB, (uint16)({seg.offset:#06x} + cpu->X))")
    if k == SegKind.ABS_INDIRECT_LONG:
        addr = f"(uint16){seg.offset:#06x}"
        return (f"cpu_read8(cpu, 0x00, (uint16)({addr} + 2))",
                f"cpu_read16(cpu, 0x00, {addr})")
    if k == SegKind.DP_INDIRECT_X:
        ptr_addr = f"(uint16)(cpu->D + {seg.offset:#06x} + cpu->X)"
        return ("cpu->DB", f"cpu_read16(cpu, 0x00, {ptr_addr})")
    if k == SegKind.STACK_REL_INDIRECT_Y:
        ptr_addr = f"(uint16)(cpu->S + {seg.offset:#06x})"
        return ("cpu->DB",
                f"(uint16)(cpu_read16(cpu, 0x00, {ptr_addr}) + cpu->Y)")
    raise ValueError(f"unsupported SegKind {k}")


# ── Per-op handlers ─────────────────────────────────────────────────────────

def _emit_read(op: Read) -> List[str]:
    bank, addr = _segref_addr_expr(op.seg)
    return [f"{widths.ctype(op.width)} {_v(op.out)} = "
            f"{widths.read_fn(op.width)}(cpu, {bank}, {addr});"]


def _emit_write(op: Write) -> List[str]:
    bank, addr = _segref_addr_expr(op.seg)
    return [f"{widths.write_fn(op.width)}(cpu, {bank}, {addr}, {_v(op.src)});"]


def _emit_readreg(op: ReadReg) -> List[str]:
    """Emit a 16-bit read of A/X/Y/etc. For A, X, Y we route through
    cpu_read_{a,x,y}16 helpers — same value, but the helper name carries
    the hardware contract and the lint can spot bypass attempts. For
    Reg.B the _REG_FIELD mapping returns the derived `(cpu->A >> 8)`
    expression directly.

    NOTE: This always emits a 16-bit uint. Callers that want 8-bit must
    mask via widths.masked(). Width-aware callers (e.g. ALU, BIT, INC)
    already do this at op-level. The 8-bit-direct helpers
    (cpu_read_a8/x8/y8) exist for hand-written runtime code, not v2
    codegen output."""
    if op.reg == Reg.A:
        return [f"uint16 {_v(op.out)} = cpu_read_a16(cpu);"]
    if op.reg == Reg.X:
        return [f"uint16 {_v(op.out)} = cpu_read_x16(cpu);"]
    if op.reg == Reg.Y:
        return [f"uint16 {_v(op.out)} = cpu_read_y16(cpu);"]
    return [f"uint16 {_v(op.out)} = (uint16){_reg(op.reg)};"]


def _emit_writereg(op: WriteReg) -> List[str]:
    """Width-respecting write into A / X / Y, routed through the typed
    helpers in cpu_state.h. The helpers encapsulate the hardware
    contract:

    - cpu_write_a_m: in m=1, preserve A.high (= B). In m=0, full
      16-bit replace. Callers don't have to remember the asymmetry
      vs X/Y.

    - cpu_write_x_x / cpu_write_y_x: in x=1, ZERO the high byte (hw
      contract). In x=0, full 16-bit replace. The historical "8-bit
      X/Y zero-extend" bug class (snesrecomp 6o, b39e99b) was
      contributors copy-pasting the A shape onto X/Y and letting
      stale 16-bit residuals leak through indexed reads. The helper
      makes that copy-paste impossible — the hardware contract is
      part of the function name.

    Other registers (S, D, DB, PB, P) use direct field assignment;
    they have a single canonical width.
    """
    src = _v(op.src)
    if op.reg == Reg.A:
        return [f"cpu_write_a_m(cpu, (uint16)({src}));"]
    if op.reg == Reg.X:
        return [f"cpu_write_x_x(cpu, (uint16)({src}));"]
    if op.reg == Reg.Y:
        return [f"cpu_write_y_x(cpu, (uint16)({src}));"]
    return [f"{_reg(op.reg)} = {src};"]


def _emit_consti(op: ConstI) -> List[str]:
    return [f"{_ctype(op.width)} {_v(op.out)} = {op.value:#x};"]


def _emit_alu(op: Alu) -> List[str]:
    """Emit an ALU op. Internal `_t` temp is named per-output-vid (or
    per-lhs-vid for CMP which has no out) so multiple ALU ops in the
    same C function don't conflict on `_t`.

    Width contract — see `widths.py` (canonical width-literal home):
    ReadReg always emits a uint16 read of cpu->A/X/Y, so width=1 ALU
    ops MUST mask both operands via `widths.masked` before computing
    carry/borrow/sign. Otherwise the high byte (B-register for A, or
    stale hw-zero for X/Y) leaks into the result.
    """
    if op.out is not None:
        tname = f"_t{op.out.vid}"
    else:
        tname = f"_tc{op.lhs.vid}_{op.rhs.vid}"  # CMP: no out

    lines = []
    lhs_m = widths.masked(_v(op.lhs), op.width)
    rhs_m = widths.masked(_v(op.rhs), op.width)
    if op.op == AluOp.ADD:
        lines.append(
            f"uint32 {tname} = (uint32){lhs_m} + (uint32){rhs_m} + cpu->_flag_C;"
        )
        if op.out is not None:
            lines.append(f"{widths.ctype(op.width)} {_v(op.out)} = ({widths.ctype(op.width)}){tname};")
        lines.append(widths.set_carry_from_overflow(tname, op.width, "add"))
        # V flag for ADC: (lhs ^ result) & (rhs ^ result) & sign_bit
        if op.out is not None:
            lines.append(widths.set_v_adc(lhs_m, rhs_m, _v(op.out), op.width))
    elif op.op == AluOp.SUB:
        lines.append(
            f"uint32 {tname} = (uint32){lhs_m} - (uint32){rhs_m} - (1 - cpu->_flag_C);"
        )
        if op.out is not None:
            lines.append(f"{widths.ctype(op.width)} {_v(op.out)} = ({widths.ctype(op.width)}){tname};")
        lines.append(widths.set_carry_from_overflow(tname, op.width, "sub"))
        # V flag for SBC: (lhs ^ rhs) & (lhs ^ result) & sign_bit
        if op.out is not None:
            lines.append(widths.set_v_sbc(lhs_m, rhs_m, _v(op.out), op.width))
    elif op.op == AluOp.AND:
        lines.append(
            f"{widths.ctype(op.width)} {_v(op.out)} = "
            f"({widths.ctype(op.width)})({_v(op.lhs)} & {_v(op.rhs)});"
        )
    elif op.op == AluOp.OR:
        lines.append(
            f"{widths.ctype(op.width)} {_v(op.out)} = "
            f"({widths.ctype(op.width)})({_v(op.lhs)} | {_v(op.rhs)});"
        )
    elif op.op == AluOp.XOR:
        lines.append(
            f"{widths.ctype(op.width)} {_v(op.out)} = "
            f"({widths.ctype(op.width)})({_v(op.lhs)} ^ {_v(op.rhs)});"
        )
    elif op.op == AluOp.CMP:
        lines.append(
            f"uint32 {tname} = (uint32){lhs_m} - (uint32){rhs_m};"
        )
        lines.append(f"cpu->_flag_C = ({lhs_m} >= {rhs_m}) ? 1 : 0;")
        # CMP doesn't update cpu->P here either — historical
        # behavior matched _emit_shift; both now route through helpers.
        lines.extend(widths.set_nz_no_p(f"({widths.ctype(op.width)}){tname}", op.width))
        return lines

    if op.out is not None:
        # Result is already in width-typed _v(op.out), so set N/Z from
        # it. Skip cpu->P update for ALU (preserves historical
        # behavior; SEP/REP at next mode boundary will resync via
        # cpu_mirrors_to_p as fixed in 44c96a7).
        lines.extend(widths.set_nz_no_p(_v(op.out), op.width))
    return lines


def _emit_shift(op: Shift) -> List[str]:
    """Width contract — see `widths.py`. The pre-DRY emitter forgot
    the `widths.masked` step on src for several years (b39e99b/8f9369d
    fixed it reactively per op). Now uniform via helpers."""
    src_m = widths.masked(_v(op.src), op.width)
    sign = widths.sign_bit(op.width)
    out_v = _v(op.out)
    out_t = widths.ctype(op.width)
    if op.op == ShiftOp.ASL:
        return [
            f"{out_t} {out_v} = ({out_t})({src_m} << 1);",
            widths.set_carry_from_bit(src_m, sign),
        ] + widths.set_nz_no_p(out_v, op.width)
    if op.op == ShiftOp.LSR:
        return [
            f"{out_t} {out_v} = ({out_t})({src_m} >> 1);",
            widths.set_carry_from_bit(src_m, "1"),
        ] + widths.set_nz_no_p(out_v, op.width)
    if op.op == ShiftOp.ROL:
        return [
            f"{out_t} {out_v} = "
            f"({out_t})(({src_m} << 1) | cpu->_flag_C);",
            widths.set_carry_from_bit(src_m, sign),
        ] + widths.set_nz_no_p(out_v, op.width)
    if op.op == ShiftOp.ROR:
        return [
            f"{out_t} {out_v} = "
            f"({out_t})(({src_m} >> 1) | "
            f"((uint{op.width*8})cpu->_flag_C << {op.width * 8 - 1}));",
            widths.set_carry_from_bit(src_m, "1"),
        ] + widths.set_nz_no_p(out_v, op.width)
    raise ValueError(f"unhandled Shift op {op.op}")


def _emit_increg(op: IncReg) -> List[str]:
    field = _reg(op.reg)
    delta = "1" if op.delta == +1 else "-1"
    # 65816 width semantics:
    #   INC A: width follows M (0=16-bit, 1=8-bit)
    #   INX / INY / DEX / DEY: width follows X (0=16-bit, 1=8-bit)
    # A high byte is the B register; INC A in m=1 must NOT carry into B.
    # X/Y high byte is HARDWARE-ZERO in x=1 mode (SEP #$10 zeros it at
    # the flag transition; subsequent 8-bit ops can't physically write
    # to it). Old codegen preserved X/Y high across 8-bit increments,
    # which is wrong: stale 16-bit residuals leaked through. Indexed
    # addressing then read from base + (stale_high<<8 | new_low) and
    # NMI's LoadStripeImage spun for 30k+ iterations on garbage stripe
    # data. Fixed 2026-04-30.
    if op.reg == Reg.A:
        # m=1: 8-bit INC, preserve B (high byte). m=0: 16-bit INC.
        lines = [f"if (cpu->m_flag) {{",
                 f"  uint8 _lo8 = ({widths.low_byte(field)}) + ({delta});",
                 f"  {field} = {widths.preserve_high(field, '_lo8')};"]
        lines.extend(f"  {s}" for s in widths.set_nz_no_p("_lo8", 1))
        lines.append("} else {")
        lines.append(f"  {field} = (uint16)(({field}) + ({delta}));")
        lines.extend(f"  {s}" for s in widths.set_nz_no_p(field, 2))
        lines.append("}")
        return lines
    if op.reg in (Reg.X, Reg.Y):
        # x=1: 8-bit INC, ZERO high (hw contract). x=0: 16-bit INC.
        lines = [f"if (cpu->x_flag) {{",
                 f"  uint8 _lo8 = ({widths.low_byte(field)}) + ({delta});",
                 f"  {field} = {widths.zero_extend_lo('_lo8')};"
                 f"  /* x=1 zeros high byte (hw contract) */"]
        lines.extend(f"  {s}" for s in widths.set_nz_no_p("_lo8", 1))
        lines.append("} else {")
        lines.append(f"  {field} = (uint16)(({field}) + ({delta}));")
        lines.extend(f"  {s}" for s in widths.set_nz_no_p(field, 2))
        lines.append("}")
        return lines
    # Other registers (D, S) — always 16-bit native.
    return [f"{field} = ({field}) + ({delta});"] + widths.set_nz_no_p(field, 2)


def _emit_incmem(op: IncMem) -> List[str]:
    """INC/DEC memory: result = mem + delta (no carry-in); set Z/N from
    result; leave C and V untouched. 65816 hw spec for INC/DEC abs/dp.
    Distinct from ADC/SBC (Alu.ADD/SUB) which DO carry-in and update C/V."""
    bank, addr = _segref_addr_expr(op.seg)
    delta = "+1" if op.delta == +1 else "-1"
    ctype = widths.ctype(op.width)
    lines = [
        "{",
        f"  {ctype} _im = {widths.read_fn(op.width)}(cpu, {bank}, {addr});",
        f"  _im = ({ctype})(_im {delta});",
        f"  {widths.write_fn(op.width)}(cpu, {bank}, {addr}, _im);",
    ]
    lines.extend(f"  {s}" for s in widths.set_nz_no_p("_im", op.width))
    lines.append("}")
    return lines


def _emit_bittest(op: BitTest) -> List[str]:
    """BIT instruction: Z from A AND mem, N/V from mem bits.
    A is masked via cast through ctype to avoid B-register leaking.
    N/V bits are width-relative — see `widths.sign_bit`/`overflow_bit`."""
    sign = widths.sign_bit(op.width)
    overflow = widths.overflow_bit(op.width)
    ctype = widths.ctype(op.width)
    a_m = widths.masked("cpu->A", op.width)
    operand_m = widths.masked(_v(op.operand), op.width)
    return [
        "{",
        f"  {ctype} _bt = ({ctype})({a_m} & {operand_m});",
        f"  cpu->_flag_Z = (_bt == 0) ? 1 : 0;",
        f"  cpu->_flag_N = (({operand_m} & {sign}) != 0) ? 1 : 0;",
        f"  cpu->_flag_V = (({operand_m} & {overflow}) != 0) ? 1 : 0;",
        "}",
    ]


def _emit_bitsetmem(op: BitSetMem) -> List[str]:
    bank, addr = _segref_addr_expr(op.seg)
    ctype = widths.ctype(op.width)
    return [
        "{",
        f"  {ctype} _m = {widths.read_fn(op.width)}(cpu, {bank}, {addr});",
        f"  cpu->_flag_Z = ((_m & cpu->A) == 0) ? 1 : 0;",
        f"  {widths.write_fn(op.width)}(cpu, {bank}, {addr}, ({ctype})(_m | cpu->A));",
        "}",
    ]


def _emit_bitclearmem(op: BitClearMem) -> List[str]:
    bank, addr = _segref_addr_expr(op.seg)
    ctype = widths.ctype(op.width)
    return [
        "{",
        f"  {ctype} _m = {widths.read_fn(op.width)}(cpu, {bank}, {addr});",
        f"  cpu->_flag_Z = ((_m & cpu->A) == 0) ? 1 : 0;",
        f"  {widths.write_fn(op.width)}(cpu, {bank}, {addr}, ({ctype})(_m & ~cpu->A));",
        "}",
    ]


def _emit_setflag(op: SetFlag) -> List[str]:
    # Update both the per-flag mirror and the canonical cpu->P bit,
    # so subsequent PHP / direct cpu->P reads see a consistent byte.
    flag_to_p_mask = {
        Reg.C: "0x01", Reg.ZF: "0x02", Reg.I: "0x04", Reg.DF: "0x08",
        Reg.XF: "0x10", Reg.M: "0x20", Reg.V: "0x40", Reg.N: "0x80",
    }
    mask = flag_to_p_mask.get(op.flag)
    lines = [f"{_reg(op.flag)} = {op.value};"]
    if mask is not None:
        if op.value:
            lines.append(f"cpu->P = (uint8)(cpu->P | {mask});")
        else:
            lines.append(f"cpu->P = (uint8)(cpu->P & ~{mask});")
    return lines


def _emit_setnz(op) -> List[str]:
    """Update N/Z mirrors and cpu->P bits based on op.src's bits."""
    return widths.set_nz(widths.masked(_v(op.src), op.width), op.width)


def _emit_repflags(op: RepFlags) -> List[str]:
    # mirrors_to_p BEFORE modifying P (44c96a7) — see emitter_helpers.
    return ["{"] + [f"  {s}" for s in
                    emitter_helpers.modify_p_via_mirrors(op.mask, "rep")] + ["}"]


def _emit_sepflags(op: SepFlags) -> List[str]:
    return ["{"] + [f"  {s}" for s in
                    emitter_helpers.modify_p_via_mirrors(op.mask, "sep")] + ["}"]


def _emit_xce(op: XCE) -> List[str]:
    return [
        "{",
        "  uint8 _old_p = cpu->P;",
        "  uint8 _t = cpu->emulation;",
        "  cpu->emulation = cpu->_flag_C;",
        "  cpu->_flag_C = _t;",
        "  if (cpu->emulation) { cpu->m_flag = 1; cpu->x_flag = 1; cpu_mirrors_to_p(cpu); }",
        "  cpu_trace_px_record(cpu, 0, 7 /*XCE*/, _old_p, cpu->P);",
        "}",
    ]


def _emit_xba(op: XBA) -> List[str]:
    """XBA: exchange the high and low bytes of the 16-bit accumulator.
    Always 8-bit byte swap regardless of m_flag.

    Operates ENTIRELY on cpu->A — there is no separate B shadow field
    to keep in sync. The byte the 65816 calls "B" is just the high byte
    of A; it changes whenever any operation mutates A's high half (LDA
    in m=0, TCD/TDC pair manipulation, etc.). A separate `cpu->B` shadow
    invited stale-read bugs (the SMW stripe-image header parse used
    `LDA [_0],Y / XBA / AND #$3FFF / TAX`, and a stale shadow made it
    mis-derive the byte-count — visible as Layer-3 attract-demo
    scramble). The shadow has been removed; XBA must not reintroduce
    a dependency on it.

    Z/N flags are set from the new A.low byte (= old A.high), per the
    65816 manual.
    """
    return [
        "{",
        "  uint16 _old = cpu->A;",
        "  cpu->A = (uint16)(((_old & 0xFF) << 8) | ((_old >> 8) & 0xFF));",
        "  cpu->_flag_Z = ((cpu->A & 0xFF) == 0) ? 1 : 0;",
        "  cpu->_flag_N = ((cpu->A & 0x80) != 0) ? 1 : 0;",
        "}",
    ]


def _emit_pushreg(op: PushReg) -> List[str]:
    field = _reg(op.reg)
    # Push width: A/X/Y follow m/x_flag at runtime; D is always 16-bit;
    # P/DB/PB are always 1 byte.
    if op.reg == Reg.P:
        # PHP also records the P-mutation ring snapshot.
        return [
            "cpu_mirrors_to_p(cpu);",
            *emitter_helpers.stack_op_traced(
                "CPU_STACK_OP_PHP", -1,
                emitter_helpers.push_byte(f"(uint8)({field})")),
            "cpu_trace_event(cpu, 0, CPU_TR_PHP, cpu->P, 0);",
            "cpu_trace_px_record(cpu, 0, 4 /*PHP*/, cpu->P, cpu->P);",
        ]
    if op.reg == Reg.DB:
        return emitter_helpers.stack_op_traced(
            "CPU_STACK_OP_PHB", -1,
            emitter_helpers.push_byte(f"(uint8)({field})")
        ) + [
            "cpu_trace_event(cpu, 0, CPU_TR_PHB, cpu->DB, cpu->DB);",
        ]
    if op.reg == Reg.PB:
        # PHK pushes the program-bank K. Stale PB here is the suspected
        # root cause of bogus DB after PLB.
        return emitter_helpers.stack_op_traced(
            "CPU_STACK_OP_PHK", -1,
            emitter_helpers.push_byte(f"(uint8)({field})")
        ) + [
            "cpu_trace_event(cpu, 0, CPU_TR_PHK, cpu->PB, cpu->PB);",
        ]
    if op.reg == Reg.D:
        return emitter_helpers.stack_op_traced(
            "CPU_STACK_OP_PHD", -2, emitter_helpers.push_word(field))
    # A/X/Y: width depends on M/X flag.
    #
    # Prefer the decoder's per-instruction static M/X (`op.static_m` /
    # `op.static_x`) over runtime `cpu->m_flag` / `cpu->x_flag`. When
    # static is known the decoder has already proven the width at this
    # PC; emitting a runtime branch would let caller-side flag
    # corruption desync this push from a later pull bracketed by REP/
    # SEP. See `_push_reg` in lowering.py for the Iggy-platform repro
    # that motivates this. Static `None` (legacy callers, manual
    # construction in tests) falls back to the runtime branch.
    if op.reg == Reg.A:
        if op.static_m == 1:
            return [
                "{ uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.push_byte(widths.low_byte(field))),
                "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PHA, _old_s, -1); }",
            ]
        if op.static_m == 0:
            return [
                "{ uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.push_word(field)),
                "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PHA, _old_s, -2); }",
            ]
        return [
            "{ uint16 _old_s = cpu->S;",
            "  if (cpu->m_flag) {",
            *(f"    {s}" for s in emitter_helpers.push_byte(widths.low_byte(field))),
            "    cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PHA, _old_s, -1);",
            "  } else {",
            *(f"    {s}" for s in emitter_helpers.push_word(field)),
            "    cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PHA, _old_s, -2);",
            "  } }",
        ]
    if op.reg in (Reg.X, Reg.Y):
        op_id = "CPU_STACK_OP_PHX" if op.reg == Reg.X else "CPU_STACK_OP_PHY"
        if op.static_x == 1:
            return [
                "{ uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.push_byte(widths.low_byte(field))),
                f"  cpu_trace_stack_op(cpu, 0, {op_id}, _old_s, -1); }}",
            ]
        if op.static_x == 0:
            return [
                "{ uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.push_word(field)),
                f"  cpu_trace_stack_op(cpu, 0, {op_id}, _old_s, -2); }}",
            ]
        return [
            "{ uint16 _old_s = cpu->S;",
            "  if (cpu->x_flag) {",
            *(f"    {s}" for s in emitter_helpers.push_byte(widths.low_byte(field))),
            f"    cpu_trace_stack_op(cpu, 0, {op_id}, _old_s, -1);",
            "  } else {",
            *(f"    {s}" for s in emitter_helpers.push_word(field)),
            f"    cpu_trace_stack_op(cpu, 0, {op_id}, _old_s, -2);",
            "  } }",
        ]
    return [f"/* TODO PushReg({op.reg}) */"]


def _emit_pullreg(op: PullReg) -> List[str]:
    field = _reg(op.reg)
    if op.reg == Reg.P:
        return ["{ uint8 _old_p = cpu->P; uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.pop_byte_assign(field)),
                "  cpu_p_to_mirrors(cpu);",
                "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PLP, _old_s, +1);",
                "  cpu_trace_event(cpu, 0, CPU_TR_PLP, _old_p, cpu->P);",
                "  cpu_trace_px_record(cpu, 0, 2 /*PLP*/, _old_p, cpu->P); }"]
    if op.reg == Reg.DB:
        # PLB sets N/Z from popped value.
        return ["{ uint8 _old_db = cpu->DB; uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.pop_byte_assign(field)),
                *(f"  {s}" for s in widths.set_nz(field, 1)),
                "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PLB, _old_s, +1);",
                "  cpu_trace_db_change(cpu, 0, _old_db, cpu->DB, CPU_TR_PLB); }"]
    if op.reg == Reg.PB:
        # PLK doesn't exist on the 65816 but IR routes any PullReg(PB) here.
        return ["{ uint8 _old_pb = cpu->PB; uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.pop_byte_assign(field)),
                *(f"  {s}" for s in widths.set_nz(field, 1)),
                "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PLB, _old_s, +1);",
                "  cpu_trace_pb_change(cpu, 0, _old_pb, cpu->PB, CPU_TR_PB_WRITE); }"]
    if op.reg == Reg.D:
        # PLD: 16-bit, sets N/Z from popped 16-bit value.
        return emitter_helpers.stack_op_traced(
            "CPU_STACK_OP_PLD", +2,
            emitter_helpers.pop_word_assign(field) + widths.set_nz(field, 2))
    # Final cpu->P sync line — both A and X/Y end with the same packed-flag update.
    p_sync = ("cpu->P = (uint8)((cpu->P & ~0x82) | "
              "(cpu->_flag_Z ? 0x02 : 0) | (cpu->_flag_N ? 0x80 : 0));")
    if op.reg == Reg.A:
        # PLA: width follows M. Preserve B (high byte) in m=1.
        # Prefer decoder static `op.static_m` over runtime cpu->m_flag
        # for the same reason as PushReg — keeps PHA/PLA brackets
        # balanced against caller-side flag drift.
        if op.static_m == 1:
            return [
                "{ uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.pop_byte_assign("uint8 _v")),
                f"  {field} = {widths.preserve_high(field, '_v')};",
                *(f"  {s}" for s in widths.set_nz_no_p("_v", 1)),
                "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PLA, _old_s, +1);",
                f"  {p_sync} }}",
            ]
        if op.static_m == 0:
            return [
                "{ uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.pop_word_assign(field)),
                *(f"  {s}" for s in widths.set_nz_no_p(field, 2)),
                "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PLA, _old_s, +2);",
                f"  {p_sync} }}",
            ]
        lines = ["{ uint16 _old_s = cpu->S;",
                 "  if (cpu->m_flag) {",
                 *(f"    {s}" for s in emitter_helpers.pop_byte_assign("uint8 _v")),
                 f"    {field} = {widths.preserve_high(field, '_v')};",
                 *(f"    {s}" for s in widths.set_nz_no_p("_v", 1)),
                 "    cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PLA, _old_s, +1);",
                 "  } else {",
                 *(f"    {s}" for s in emitter_helpers.pop_word_assign(field)),
                 *(f"    {s}" for s in widths.set_nz_no_p(field, 2)),
                 "    cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PLA, _old_s, +2);",
                 "  }",
                 f"  {p_sync} }}"]
        return lines
    if op.reg in (Reg.X, Reg.Y):
        op_id = "CPU_STACK_OP_PLX" if op.reg == Reg.X else "CPU_STACK_OP_PLY"
        # PLX/PLY: x=1 zero-extends (hw contract). Prefer decoder static
        # `op.static_x` over runtime cpu->x_flag for the same reason as
        # PushReg — keeps PH?/PL? brackets balanced when ROM bodies
        # bracket them with internal REP/SEP idioms.
        if op.static_x == 1:
            return [
                "{ uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.pop_byte_assign("uint8 _v")),
                f"  {field} = {widths.zero_extend_lo('_v')};"
                f"  /* x=1 zeros high byte (hw contract) */",
                *(f"  {s}" for s in widths.set_nz_no_p("_v", 1)),
                f"  cpu_trace_stack_op(cpu, 0, {op_id}, _old_s, +1);",
                f"  {p_sync} }}",
            ]
        if op.static_x == 0:
            return [
                "{ uint16 _old_s = cpu->S;",
                *(f"  {s}" for s in emitter_helpers.pop_word_assign(field)),
                *(f"  {s}" for s in widths.set_nz_no_p(field, 2)),
                f"  cpu_trace_stack_op(cpu, 0, {op_id}, _old_s, +2);",
                f"  {p_sync} }}",
            ]
        lines = ["{ uint16 _old_s = cpu->S;",
                 "  if (cpu->x_flag) {",
                 *(f"    {s}" for s in emitter_helpers.pop_byte_assign("uint8 _v")),
                 f"    {field} = {widths.zero_extend_lo('_v')};"
                 f"  /* x=1 zeros high byte (hw contract) */",
                 *(f"    {s}" for s in widths.set_nz_no_p("_v", 1)),
                 f"    cpu_trace_stack_op(cpu, 0, {op_id}, _old_s, +1);",
                 "  } else {",
                 *(f"    {s}" for s in emitter_helpers.pop_word_assign(field)),
                 *(f"    {s}" for s in widths.set_nz_no_p(field, 2)),
                 f"    cpu_trace_stack_op(cpu, 0, {op_id}, _old_s, +2);",
                 "  }",
                 f"  {p_sync} }}"]
        return lines
    return [f"/* TODO PullReg({op.reg}) */"]


def _emit_transfer(op: Transfer) -> List[str]:
    """65816 register-transfer with width-respecting destination AND
    N/Z flag update on the transferred value. TXS / TCS DON'T set
    flags; TCS specifically is a 16-bit copy without flag update.
    Everything else does."""
    src = _reg(op.src)
    dst = _reg(op.dst)
    # TXS, TCS: no flag update, no width check (S is always 16-bit native).
    # TXS only transfers low byte of X (S high stays); TCS transfers all 16
    # bits. v1 emit didn't distinguish. Trace S changes for hunt-the-bug.
    if op.dst == Reg.S:
        return [
            "{ uint16 _old_s = cpu->S;",
            f"  {dst} = {src};",
            "  /* trace_event uses extra0/extra1 for old/new S high bytes */",
            "  cpu_trace_event(cpu, 0, CPU_TR_DB_WRITE,",
            "                  (uint8)(_old_s >> 8), cpu->S); }",
        ]
    # Determine destination width from controlling flag.
    if op.dst == Reg.A:
        flag = "cpu->m_flag"
    elif op.dst in (Reg.X, Reg.Y):
        flag = "cpu->x_flag"
    elif op.dst == Reg.D or op.dst == Reg.S:
        flag = None  # always 16-bit
    else:
        flag = None
    if flag is None:
        # Full-width transfer (D, etc.)
        return [f"{dst} = {src};"] + widths.set_nz(dst, 2)
    # X/Y dest in x=1 zero-extends (high byte hardware-zero); A dest in
    # m=1 preserves high byte (= B register). See _emit_writereg comment
    # for the LoadStripeImage failure that motivated this. 2026-04-30.
    if op.dst in (Reg.X, Reg.Y):
        dst_8bit = f"{dst} = {widths.zero_extend_lo('_v')};  /* x=1 zeros high byte (hw contract) */"
    else:
        dst_8bit = f"{dst} = {widths.preserve_high(dst, '_v')};"
    lines = [f"if ({flag}) {{",
             f"  uint8 _v = {widths.low_byte(src)};",
             f"  {dst_8bit}"]
    lines.extend(f"  {s}" for s in widths.set_nz_no_p("_v", 1))
    lines.append("} else {")
    lines.append(f"  {dst} = (uint16)({src});")
    lines.extend(f"  {s}" for s in widths.set_nz_no_p(dst, 2))
    lines.append("}")
    # Final cpu->P sync after both branches.
    lines.append("cpu->P = (uint8)((cpu->P & ~0x82) | "
                 "(cpu->_flag_Z ? 0x02 : 0) | (cpu->_flag_N ? 0x80 : 0));")
    return lines


def _emit_condbranch(op: CondBranch) -> List[str]:
    pred = f"{_reg(op.flag)} == {op.take_if}"
    # The actual goto target is encoded by the caller (block-level emit) since
    # the IR op itself doesn't store the target — the cfg edge does.
    return [f"if ({pred}) {{ /* take branch — caller fills label */ }}"]


def _emit_goto(op: Goto) -> List[str]:
    # Caller (block-level emit) fills the goto target.
    return ["/* Goto — caller fills label */"]


def _emit_indirect_goto(op: IndirectGoto) -> List[str]:
    """Standalone IndirectGoto codegen (no dispatch_entries resolved).

    Used to emit a `/* IndirectGoto: ... */` stub when the decoder
    couldn't resolve targets — but the no-stub policy means this stub
    must never reach src/gen/. Callers in emit_function.py route
    dispatch_entries-resolved sites through `_emit_indirect_dispatch`
    instead, and v2_regen hard-fails on any unresolved site BEFORE
    src/gen/ is consumed. This emit stays as a defensive guard so the
    function signature is preserved.
    """
    bank, addr = _segref_addr_expr(op.seg)
    return [f"/* IndirectGoto: target = ({bank}, {addr}) — caller dispatches */"]


def _emit_indirect_dispatch(insn) -> List[str]:
    """Emit a real switch for an indirect JMP/JML/JSR whose static
    target list the decoder recovered (via cfg `indirect_dispatch` or
    auto-recovery). Switches on the index register declared by the
    cfg directive (X or Y); each case tail-calls the corresponding
    handler.

    The dispatching JMP/JML is a TERMINATOR (control transfers to the
    handler; the handler's own RTL/RTS returns to the dispatcher's
    caller, not back into the dispatcher). So each case emits a `return
    <handler>(cpu);` rather than a fall-through-after-call. This
    matches the asm idiom where `JSR Module_MainRouting` pushes a 16-bit
    return; Module_MainRouting's `JML [DP]` transfers to the handler;
    the handler `RTL`s and pops PB+PC — meaning the handler must have
    been entered via JSL (or the dispatch's `JML` effectively converts
    a 24-bit-target call into a tail-call from the JSL caller's POV).

    Empty `case 0:` ⇒ null entry (table padding); emits `default: break`-
    style fall-through that returns NORMAL.

    OOB index ⇒ runtime trap. No silent stub.
    """
    bank = (insn.addr >> 16) & 0xFF
    entries = insn.dispatch_entries
    idx_reg = getattr(insn, 'dispatch_idx_reg', 'X')
    if idx_reg not in ('X', 'Y'):
        idx_reg = 'X'
    n = len(entries)
    site_pc24 = insn.addr & 0xFFFFFF

    # Variant suffix for the dispatched handlers: we route to each
    # handler at its DEFAULT cfg entry (m, x). The handler's own cfg
    # entry knows what mode it expects; the recomp pipeline mints the
    # corresponding _MxXy variant. For dispatchers where every entry
    # is reached in (m=1, x=1) — the SNES asm default — _M1X1 is right.
    # Per-target variant resolution beyond this needs another cfg
    # directive (out of scope for this class fix).
    em, ex = 1, 1
    suffix = _variant_suffix(em, ex)

    lines = ["{ /* indirect dispatch — cfg-resolved target list */"]
    # Index source: X or Y register. For JMP/JSR (abs,X)-style dispatch
    # (table_bases empty — the dispatch consumes the operand directly as
    # `(table, X)`), the asm shifts the entry index up by the entry size
    # BEFORE the TAX: 16-bit pointer table = `ASL A; TAX` → X is a byte
    # offset into the table; 24-bit pointer table = `ASL; ASL; ADC; TAX`
    # → X is a 3-byte offset. The switch needs the LOGICAL entry index,
    # so divide the register by the entry size before switching. The DP-
    # built-pointer form (table_bases non-empty: parallel byte tables
    # indexed directly) doesn't need the divide — the asm uses the index
    # register as-is to load one byte per parallel table.
    idx_field = 'X' if idx_reg == 'X' else 'Y'
    kind = getattr(insn, 'dispatch_kind', 'short')
    entry_size = 3 if kind == 'long' else 2
    table_bases = tuple(getattr(insn, 'dispatch_table_bases', ()) or ())
    if len(table_bases) >= 2:
        lines.append(
            f"  uint16 _idx = (uint16)(cpu->{idx_field} & 0xFFFF);"
            "  /* parallel byte tables: register already holds logical index */"
        )
    else:
        lines.append(
            f"  uint16 _idx = (uint16)((cpu->{idx_field} & 0xFFFF) / {entry_size});"
            f"  /* entry_size={entry_size} ({kind}); ASL[*N] + TAX in asm => "
            f"{idx_field} is byte offset, divide back to logical index */"
        )
    lines.append(f"  static const uint16 _disp_n = {n};")
    lines.append("  if (_idx >= _disp_n) {")
    lines.append(
        f"    return cpu_trace_dispatch_oob(cpu, 0x{site_pc24:06x}, _idx);")
    lines.append("  }")
    lines.append("  switch (_idx) {")
    for i, e in enumerate(entries):
        if e is None or e == 0:
            lines.append(f"    case {i}: return RECOMP_RETURN_NORMAL; /* null entry */")
            continue
        target_bank = (e >> 16) & 0xFF
        local_pc = e & 0xFFFF
        tgt_addr = e & 0xFFFFFF
        base_name = _NAME_RESOLVER.get(tgt_addr)
        if base_name is None:
            base_name = f"bank_{target_bank:02X}_{local_pc:04X}"
        _UNRESOLVED_CALL_TARGETS.add((tgt_addr, em, ex))
        name = f"{base_name}{suffix}"
        # Tail-call: the dispatched handler's return value propagates
        # straight back to OUR caller. PB save/restore happens around
        # the call so PHK inside the handler pushes the target bank.
        env = emitter_helpers.call_with_pb_save(target_bank, name)
        lines.append(f"    case {i}: {{")
        for stmt in env:
            lines.append(f"      {stmt}")
        # After call_with_pb_save returns (NORMAL path), the dispatcher
        # itself returns NORMAL: it was a JMP-style terminator. The
        # SKIP-N propagation is already handled by call_with_pb_save.
        lines.append("      return RECOMP_RETURN_NORMAL;")
        lines.append("    }")
    lines.append("    default: break; /* unreachable: gated above */")
    lines.append("  }")
    lines.append(
        f"  return cpu_trace_dispatch_oob(cpu, 0x{site_pc24:06x}, _idx);")
    lines.append("}")
    return lines


def _emit_dispatch(insn) -> List[str]:
    """Emit a JSL-jump-table dispatch as a static function-pointer
    array indexed by A. The 65816 dispatcher pops its return PC,
    indexes the table at that PC by A (×2 for short, ×3 for long),
    and JMPs through. Effective semantics: select handler by A then
    call. After return, this insn is a TERMINATOR (control returns
    to JSL's caller's caller, not to the bytes after this JSL).

    For each table entry:
      - non-zero, in this bank: emit handler call by friendly name
        (or synthetic bank_BB_AAAA), update PB save/restore, etc.
      - zero: emit a `default: break;` which becomes RTS-style return
    """
    bank = (insn.addr >> 16) & 0xFF
    entries = insn.dispatch_entries
    kind = getattr(insn, 'dispatch_kind', 'short')
    n = len(entries)
    # The recomp bypasses the dispatch trampoline body (ExecutePtr /
    # ExecutePtrLong at $00:847 / $00:864 in SMW) and calls the handler
    # directly. The asm trampolines END with `SEP #$30` before JMLing
    # to the dispatched handler — by ROM contract, every handler is
    # entered with (m=1, x=1) regardless of caller-side runtime state.
    # Synthesize the same contract here:
    #  (1) Force the variant suffix to _M1X1 (matches what the handler
    #      sees on real hardware).
    #  (2) Emit a SEP-equivalent runtime reset of m_flag/x_flag/P so
    #      width-sensitive ops inside the handler observe (m=1, x=1)
    #      instead of inheriting the caller's (possibly drifted) flags.
    #
    # Iggy boss-platform freeze (2026-05-15) was rooted here:
    # CallSpriteMain's `JSL ExecutePtr` reached the IggyLarry handler
    # with runtime (m=1, x=0) inherited from caller, because the
    # synthesized dispatch skipped the trampoline's SEP. PHX/PLX
    # codegen (now static-width, see PushReg/PullReg) is one mitigation
    # but only fixes stack — it doesn't restore wrong X-width memory
    # reads further inside the handler. This reset closes that gap.
    em = 1
    ex = 1
    suffix = _variant_suffix(em, ex)
    lines = ["{ /* JSL dispatch — short=2B / long=3B table */"]
    lines.append(f"  static const uint16 _disp_n = {n};")
    lines.append(f"  uint16 _idx = (uint16){widths.masked('cpu->A', 1)};")
    lines.append("  if (_idx >= _disp_n) { return RECOMP_RETURN_NORMAL; /* dispatch OOB */ }")
    # Trampoline contract: dispatched handler observes (m=1, x=1). Mirror
    # the SEP #$30 the asm trampoline does before its JML.
    lines.append("  {")
    lines.append("    uint8 _old_p = cpu->P;")
    lines.append("    cpu_mirrors_to_p(cpu);")
    lines.append("    cpu->P = (uint8)(cpu->P | 0x30);")
    lines.append("    cpu_p_to_mirrors(cpu);")
    lines.append("    cpu_trace_px_record(cpu, 0, 1 /*SEP*/, _old_p, cpu->P);")
    lines.append("  }")
    lines.append("  switch (_idx) {")
    for i, e in enumerate(entries):
        if e == 0:
            lines.append(f"    case {i}: break;  /* null entry */")
            continue
        if kind == 'long':
            target_bank = (e >> 16) & 0xFF
            local_pc = e & 0xFFFF
            tgt_addr = e
        else:
            target_bank = bank
            local_pc = e & 0xFFFF
            tgt_addr = (bank << 16) | local_pc
        base_name = _NAME_RESOLVER.get(tgt_addr)
        if base_name is None:
            base_name = f"bank_{target_bank:02X}_{local_pc:04X}"
        # Record demand for both resolved and synthetic targets.
        _UNRESOLVED_CALL_TARGETS.add((tgt_addr, em, ex))
        name = f"{base_name}{suffix}"
        # Multi-line case body: emit each statement on its own line so
        # the per-line scanner in emit_function.py can auto-inject
        # RecompStackPop() before any line starting with "return"
        # (the SKIP propagation block inside call_with_pb_save).
        # Single-line emit silently dropped the RecompStackPop on NLR
        # paths through the dispatcher — caught by GameMode oscillation
        # at boot 2026-05-02.
        env = emitter_helpers.call_with_pb_save(target_bank, name)
        lines.append(f"    case {i}: {{")
        for stmt in env:
            lines.append(f"      {stmt}")
        lines.append("    } break;")
    lines.append("    default: break;")
    lines.append("  }")
    lines.append("  return RECOMP_RETURN_NORMAL; /* dispatch is a terminator */")
    lines.append("}")
    return lines


def _emit_call(op: Call) -> List[str]:
    if op.indirect:
        # cfg-required-dispatch-or-kill (2026-05-03): JSR (abs,X) is
        # ONLY emitted as a real dispatch when cfg has authorised it
        # via an `indirect_call_table` directive. The decoder severs
        # the fall-through edge when no authorisation exists — see
        # decoder.SuppressedIndirectCall + the regression tests at
        # tests/v2/test_decoder_smc_phantom_suppression.py.
        #
        # The IR Call op is still produced for the suppressed JSR
        # (the predecessor block emits it as part of its lowering
        # output), but no fall-through code follows. The comment text
        # marks it as SUPPRESSED so cf_debt_report classifies it as a
        # suppressed phantom rather than a missing-dispatch priority.
        # Authorised JSR (abs,X) emit comes later (separate priority).
        if op.source_pc24 is not None and op.table_base is not None:
            return [
                f"/* Call indirect SUPPRESSED: JSR (${op.table_base:04X},X) at "
                f"${op.source_pc24:06X} — cfg-required-dispatch-or-kill, "
                f"no indirect_call_table authorisation */"
            ]
        return ["/* Call indirect SUPPRESSED — caller dispatches */"]
    if op.target is None:
        return ["/* Call: target unknown — caller dispatches */"]
    addr = op.target & 0xFFFFFF
    # Reject Calls whose target is structurally out of LoROM AND has no
    # cfg name. With a cfg name the user has explicitly declared an HLE
    # or hand-written backing (e.g. SmwRunDecompressFromWRAM at $7F:8000
    # is implemented in src/gen_stubs.c). Without a name, the JSL was
    # emitted because the decoder followed unreachable bytes past an
    # RTS and the operand bytes happened to look like a JSL — skipping
    # the emit avoids generating a trap stub for code that will never
    # actually run. To clean up the cfg `name`+`void` stub blocks for
    # similar dead-code targets, delete the cfg entries and re-regen —
    # this gate then rejects them in subsequent runs.
    if _is_invalid_lorom_call_target(addr) and addr not in _NAME_RESOLVER:
        _REJECTED_CALL_TARGETS.add(addr)
        return [f"/* Call: target ${addr:06X} not a valid LoROM code "
                f"address and no cfg name — skipped (decoder followed "
                f"garbage operand past an RTS) */"]
    suffix = _variant_suffix(op.entry_m, op.entry_x)
    base_name = _NAME_RESOLVER.get(addr)
    if base_name is None:
        bank = (addr >> 16) & 0xFF
        pc = addr & 0xFFFF
        base_name = f"bank_{bank:02X}_{pc:04X}"
    # Always record demand — cfg-named targets need their (m, x)
    # variants discovered too, not just synthetic-named auto-promotes.
    _UNRESOLVED_CALL_TARGETS.add((addr, op.entry_m & 1, op.entry_x & 1))
    name = f"{base_name}{suffix}"
    target_bank = (addr >> 16) & 0xFF
    # RecompReturn ABI: every callsite captures the callee's return
    # status. NORMAL → continue. SKIP_N → emit `return SKIP_(N-1)` so
    # the non-local-return propagates one C call frame upward (mirrors
    # the asm idiom where extra PLA's discarded JSR return PCs and the
    # following RTS skipped past one or more callers).
    if op.long:
        # JSL: bank save+restore wraps the call. Propagation block goes
        # AFTER the PB restore so the caller's PB is correct on the
        # SKIP_N return path too.
        env = emitter_helpers.call_with_pb_save(target_bank, name)
        return ["{"] + [f"  {s}" for s in env] + ["}"]
    # JSR: same-bank short call. PB doesn't change.
    # NB: emit_function.py's per-line scanner auto-injects a
    # RecompStackPop() before any line whose stripped text starts with
    # "return" — that includes the SKIP propagation `return` below.
    return [
        "{",
        f"  RecompReturn _r = {name}(cpu);",
        "  if (_r != RECOMP_RETURN_NORMAL) {",
        "    cpu_trace_event(cpu, 0, CPU_TR_NLR_PROPAGATE, (uint8)_r, 0);",
        # Mark this exit as SKIP-PROPAGATION so the stack-drift
        # tripwire ignores the LEGITIMATE imbalance: this function's
        # post-JSR cleanup (e.g. PLB) won't execute, leaving its
        # prologue PHB unmatched. That mirrors the asm "skip caller"
        # semantic and is by design under the NLR ABI.
        "    cpu_trace_mark_nlr_exit(BD_EXIT_KIND_SKIP_PROPAGATION);",
        "    return (RecompReturn)((int)_r - 1);",
        "  }",
        "}",
    ]


def _emit_return(op: Return) -> List[str]:
    """RTS / RTL / RTI emit. Reads + clears the function-LOCAL
    `_pending_skip` (set by an upstream NLR-pattern block on the same
    path) and returns its value. NORMAL paths get _pending_skip == 0
    == RECOMP_RETURN_NORMAL.

    `_pending_skip` is declared at the top of every emitted function
    by emit_function.py — see the prologue there for design rationale.
    NOT cpu->pending_skip: NLR signaling is C control-flow state, not
    65816 hardware state, and storing it on CpuState invited
    optimizer/aliasing weirdness around the cpu pointer.

    cpu_trace_pending_skip_consume is a non-rotating counter (separate
    from the cpu_trace ring, which rotates) so probes can answer "did
    any Return on this run read non-zero _pending_skip ever" — even
    after the ring has rotated past boot.

    The `return ...;` line stays at the start of its line so the
    per-line scanner in emit_function.py auto-injects RecompStackPop()
    before it."""
    # Mark this exit as NLR-PRIMARY when _ps != NORMAL so the
    # boundary auditor's stack-drift tripwire ignores the
    # legitimate-imbalance case (an NLR-pattern block fired in this
    # function and the literal PLAs were skipped — entry_S == exit_S
    # in this codegen, but cpu_trace_mark_nlr_exit kept for
    # completeness / future-proofing for sub-classes of NLR).
    if op.interrupt:
        return [
            "cpu_trace_event(cpu, 0, CPU_TR_RTI, 0, 0);",
            "{ RecompReturn _ps = _pending_skip; _pending_skip = RECOMP_RETURN_NORMAL;",
            "  cpu_trace_pending_skip_consume(cpu, 0, (uint8)_ps, g_last_recomp_func);",
            "  if (_ps != RECOMP_RETURN_NORMAL) cpu_trace_mark_nlr_exit(BD_EXIT_KIND_NLR_PRIMARY);",
            "  return _ps; /* RTI */ }",
        ]
    label = "/* RTL */" if op.long else "/* RTS */"
    return [
        "{ RecompReturn _ps = _pending_skip; _pending_skip = RECOMP_RETURN_NORMAL;",
        "  cpu_trace_pending_skip_consume(cpu, 0, (uint8)_ps, g_last_recomp_func);",
        "  if (_ps != RECOMP_RETURN_NORMAL) cpu_trace_mark_nlr_exit(BD_EXIT_KIND_NLR_PRIMARY);",
        f"  return _ps; {label} }}",
    ]


def _emit_stop(op: Stop) -> List[str]:
    if op.wait:
        return ["/* WAI: wait for interrupt — runtime hook */"]
    return ["/* STP: halt — runtime hook */"]


def _emit_break(op: Break) -> List[str]:
    return ["/* COP: software interrupt */" if op.cop else "/* BRK: software interrupt */"]


def _emit_nop(op: Nop) -> List[str]:
    return ["/* NOP */"]


def _emit_pea_per_pei(op: PushEffectiveAddress) -> List[str]:
    # PEA/PER/PEI all push 16-bit immediates. Trace as PEA for now (kind
    # discrimination doesn't matter for stack-delta accounting).
    if op.seg.kind == SegKind.ABS_BANK:
        return [
            "{ uint16 _old_s = cpu->S;",
            "  cpu->S = (uint16)(cpu->S - 1);",
            f"  cpu_write16(cpu, 0x00, cpu->S, (uint16){op.seg.offset:#06x});",
            "  cpu->S = (uint16)(cpu->S - 1);",
            "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PEA, _old_s, -2); }",
        ]
    if op.seg.kind == SegKind.DP_INDIRECT:
        return [
            "{ uint16 _old_s = cpu->S;",
            f"  uint16 _peival = cpu_read16(cpu, 0x00, (uint16)(cpu->D + {op.seg.offset:#06x}));",
            "  cpu->S = (uint16)(cpu->S - 1);",
            "  cpu_write16(cpu, 0x00, cpu->S, _peival);",
            "  cpu->S = (uint16)(cpu->S - 1);",
            "  cpu_trace_stack_op(cpu, 0, CPU_STACK_OP_PEI, _old_s, -2); }",
        ]
    return ["/* TODO PushEffectiveAddress unsupported kind */"]


def _emit_blockmove(op: BlockMove) -> List[str]:
    delta = "+1" if op.direction == "mvn" else "-1"
    et = "CPU_TR_MVN" if op.direction == "mvn" else "CPU_TR_MVP"
    return [
        "{",
        f"  uint8 _src_b = {op.src_bank:#04x};",
        f"  uint8 _dst_b = {op.dst_bank:#04x};",
        "  uint8 _old_db = cpu->DB;",
        f"  cpu_trace_event(cpu, 0, {et}, _src_b, _dst_b);",
        "  while (cpu->A != 0xFFFF) {",
        "    uint8 _b = cpu_read8(cpu, _src_b, cpu->X);",
        "    cpu_write8(cpu, _dst_b, cpu->Y, _b);",
        f"    cpu->X = (uint16)(cpu->X {delta});",
        f"    cpu->Y = (uint16)(cpu->Y {delta});",
        "    cpu->A = (uint16)(cpu->A - 1);",
        "  }",
        "  cpu->DB = _dst_b;",
        f"  cpu_trace_db_change(cpu, 0, _old_db, _dst_b, {et});",
        "}",
    ]


def _emit_push(op: Push) -> List[str]:
    # Generic Push IR (used for synthetic / non-register pushes). Trace as
    # PHA for accounting; the IR doesn't carry the original mnemonic.
    if op.width == 1:
        return emitter_helpers.stack_op_traced(
            "CPU_STACK_OP_PHA", -1,
            emitter_helpers.push_byte(f"(uint8){_v(op.src)}"))
    return emitter_helpers.stack_op_traced(
        "CPU_STACK_OP_PHA", -2,
        emitter_helpers.push_word(_v(op.src)))


def _emit_pull(op: Pull) -> List[str]:
    if op.width == 1:
        return emitter_helpers.stack_op_traced(
            "CPU_STACK_OP_PLA", +1,
            emitter_helpers.pop_byte_assign(f"uint8 {_v(op.out)}"))
    return emitter_helpers.stack_op_traced(
        "CPU_STACK_OP_PLA", +2,
        emitter_helpers.pop_word_assign(f"uint16 {_v(op.out)}"))


# ── Dispatch ────────────────────────────────────────────────────────────────

_DISPATCH = {
    Read: _emit_read, Write: _emit_write,
    ReadReg: _emit_readreg, WriteReg: _emit_writereg,
    ConstI: _emit_consti,
    Alu: _emit_alu, Shift: _emit_shift, IncReg: _emit_increg, IncMem: _emit_incmem,
    BitTest: _emit_bittest, BitSetMem: _emit_bitsetmem, BitClearMem: _emit_bitclearmem,
    SetFlag: _emit_setflag, SetNZ: _emit_setnz,
    RepFlags: _emit_repflags, SepFlags: _emit_sepflags,
    XCE: _emit_xce, XBA: _emit_xba,
    Push: _emit_push, Pull: _emit_pull,
    PushReg: _emit_pushreg, PullReg: _emit_pullreg,
    BlockMove: _emit_blockmove,
    CondBranch: _emit_condbranch, Goto: _emit_goto,
    IndirectGoto: _emit_indirect_goto, Call: _emit_call,
    Return: _emit_return, Transfer: _emit_transfer,
    Nop: _emit_nop, Break: _emit_break, Stop: _emit_stop,
    PushEffectiveAddress: _emit_pea_per_pei,
}


def emit_op(op: IROp) -> List[str]:
    """Lower a single IR op to one or more lines of C."""
    h = _DISPATCH.get(type(op))
    if h is None:
        return [f"/* UNHANDLED IR op {type(op).__name__} */"]
    return [ln for ln in h(op) if ln]


def emit_block(block: IRBlock, *, indent: str = "  ") -> List[str]:
    """Emit a list of indented C lines for one IRBlock.

    The block is wrapped in `{ ... }` so locals (introduced by ConstI,
    Read, ReadReg, Pull) don't leak across blocks.
    """
    lines = ["{"]
    for op in block.ops:
        for ln in emit_op(op):
            lines.append(indent + ln)
    lines.append("}")
    return lines
