skok itwd1 energietechnik uni stuttgart de holger skok write in articl c5nq9c llp new cso uiuc edu rvenkat ux4 cso uiuc edu ravikuma venkateswar write stuff delet besid for 0 wait state perform you d need a cach anywai i mean who us a processor that run at the speed of 80ns simm note that thi memori speed correspond to a clock speed of 12 5 mhz more stuff delet how do you calcul that figur i d assum even in person comput the board design would us bank switch to optimist quadrupl the access speed or am i miss someth here the previou articl refer to the fact that you could onli us 20ns simm in a 50mhz machin but that you could us 80ns simm in slower machin i just point out that if you could onli us 20ns simm in a 50mhz machin you can t us 80ns simm in anyth faster than a 12 5 mhz machin bank switch and cach were not consid in either exampl although both would help memori access hsk ravikumar venkateswar rvenkat uiuc edu a pun is a no bless form of whit
