
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.290983                       # Number of seconds simulated
sim_ticks                                1290982975500                       # Number of ticks simulated
final_tick                               1791030514000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220683                       # Simulator instruction rate (inst/s)
host_op_rate                                   220683                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               94966115                       # Simulator tick rate (ticks/s)
host_mem_usage                                2339008                       # Number of bytes of host memory used
host_seconds                                 13594.14                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        22144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1367484864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1367507008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    581959296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       581959296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          346                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     21366951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21367297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       9093114                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9093114                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        17153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1059258635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1059275787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        17153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            17153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       450787739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            450787739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       450787739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        17153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1059258635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1510063526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    21367297                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    9093114                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  21367297                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  9093114                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1367507008                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               581959296                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1367507008                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            581959296                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1335542                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1335526                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1337951                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1334686                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1334723                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1334103                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1334947                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1334002                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1335113                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1334786                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1337027                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1336115                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1335950                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1336624                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1334587                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1335615                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              568223                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              568018                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              568216                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              568195                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              568584                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              568531                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              568907                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              568466                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              568767                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              568396                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             568494                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             568119                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             568125                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             568138                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             567922                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             568013                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1290982818500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              21367297                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              9093114                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                 7031892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6530107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5169058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2636226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  317437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  391878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  395351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 395353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 395352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 395352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 395352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 395352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 395352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  77916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     15046592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    129.556424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.371203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.847670                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65     11142628     74.05%     74.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       736560      4.90%     78.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193      1716967     11.41%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257       728988      4.84%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321       175437      1.17%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        90880      0.60%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        49550      0.33%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        34264      0.23%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        58366      0.39%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        82670      0.55%     98.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        53179      0.35%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        48822      0.32%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        11156      0.07%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         4883      0.03%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         4524      0.03%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         6433      0.04%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         5890      0.04%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         5292      0.04%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         6099      0.04%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         4142      0.03%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         4001      0.03%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         4492      0.03%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        10621      0.07%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         2780      0.02%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601         2802      0.02%     99.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665         3172      0.02%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         1437      0.01%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          887      0.01%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         1562      0.01%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         2252      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          976      0.01%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          881      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          941      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         3366      0.02%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241          680      0.00%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          687      0.00%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369          911      0.01%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433          814      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          670      0.00%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          866      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          730      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689          524      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753          494      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          456      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881          349      0.00%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945          446      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009          440      0.00%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         2839      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137          401      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201          315      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265          253      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329          400      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393          644      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          222      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          197      0.00%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          194      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          122      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          124      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          114      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          165      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          220      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          123      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           78      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           77      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           77      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225          144      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          151      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          130      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          118      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          101      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545           64      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          152      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           64      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737           83      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801           44      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          141      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          356      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          125      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           42      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           56      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185           82      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249         1261      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313           97      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           73      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           35      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           41      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569           52      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633           63      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           85      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761         3677      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          157      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889           19      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953           19      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017           14      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           15      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145           15      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           17      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273           32      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           16      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           23      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           27      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           24      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           21      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657           21      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           19      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785           22      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849           17      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          341      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977         1395      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041         5224      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105           17      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169           24      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233           12      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          244      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           42      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           16      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489           21      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553           22      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617           15      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            6      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           15      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809           12      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            5      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           54      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            2      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            9      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           70      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         9799      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     15046592                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 509012165000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            1232091777500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               106836485000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              616243127500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     23822.02                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  28840.48                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                57662.50                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1059.28                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       450.79                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1059.28                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               450.79                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        11.80                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.95                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.46                       # Average write queue length over time
system.mem_ctrls.readRowHits                  9268288                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 6145513                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42382.32                       # Average gap between requests
system.membus.throughput                   1510063526                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            12295873                       # Transaction distribution
system.membus.trans_dist::ReadResp           12295873                       # Transaction distribution
system.membus.trans_dist::Writeback           9093114                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9071424                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9071424                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     51827708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51827708                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1949466304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1949466304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1949466304                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         51602661500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       101293240000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        51275618                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     37653123                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       133758                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     38692942                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        31916341                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     82.486209                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5446030                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            668052853                       # DTB read hits
system.switch_cpus.dtb.read_misses             363186                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        668416039                       # DTB read accesses
system.switch_cpus.dtb.write_hits           169713876                       # DTB write hits
system.switch_cpus.dtb.write_misses            332037                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       170045913                       # DTB write accesses
system.switch_cpus.dtb.data_hits            837766729                       # DTB hits
system.switch_cpus.dtb.data_misses             695223                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        838461952                       # DTB accesses
system.switch_cpus.itb.fetch_hits           302171797                       # ITB hits
system.switch_cpus.itb.fetch_misses                71                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       302171868                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                   17                       # Number of system calls
system.switch_cpus.numCycles               2582024688                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    336834184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3486719564                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            51275618                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     37362371                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             483956820                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       143200556                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1361567221                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1130                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         302171797                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      13618156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2277233007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.531121                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.071516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1793276187     78.75%     78.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         12681657      0.56%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         19746934      0.87%     80.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         11469861      0.50%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         14931151      0.66%     81.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         12735765      0.56%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          6628699      0.29%     82.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9143191      0.40%     82.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        396619562     17.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2277233007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.019859                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.350382                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        473003653                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1260697015                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         390023842                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      58635102                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       94873394                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      8172532                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           138                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3207967759                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           522                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       94873394                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        545453834                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       677104335                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    178220498                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         368419403                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     413161542                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2990193483                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6429366                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      144937215                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     246290676                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2736683089                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4556851017                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1223538787                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   3333312230                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1784004519                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        952678555                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     10399766                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           71                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         953556091                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    730549452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    179398591                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      6094102                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2076622                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2559190477                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          101                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2287949640                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     44054563                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    559166572                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    686856939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2277233007                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.004706                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.418364                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1215943961     53.40%     53.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    456631703     20.05%     73.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    272275468     11.96%     85.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    159272120      6.99%     92.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     90560801      3.98%     96.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     54707870      2.40%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     22839425      1.00%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      3881735      0.17%     99.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1119924      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2277233007                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          107539      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult          11601      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          8431      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         29508      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            48      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult   1002040293     49.36%     49.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv    1014451089     49.97%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       10564518      0.52%     99.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2858593      0.14%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      5197188      0.23%      0.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     602772746     26.35%     26.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2859952      0.13%     26.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     26.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    339754699     14.85%     41.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      7841993      0.34%     41.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     13874527      0.61%     42.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    240107218     10.49%     52.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv    198794689      8.69%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    706219410     30.87%     92.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    170527218      7.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2287949640                       # Type of FU issued
system.switch_cpus.iq.rate                   0.886107                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt          2030071620                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.887289                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4048536591                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1032834626                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    833344473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   4878721879                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   2085529158                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1254770094                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      878124961                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      3434699111                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     21448760                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    205328940                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       172028                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6636                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     10921779                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked    143209050                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       94873394                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       205220969                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      19396051                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2570958998                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8676311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     730549452                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    179398591                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts           66                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       11300303                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        659613                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         6636                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        91454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        42314                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       133768                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2225692831                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     668416039                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     62256809                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              11768420                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            838461952                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         48108807                       # Number of branches executed
system.switch_cpus.iew.exec_stores          170045913                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.861995                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2088857686                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2088114567                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1154408378                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1301414474                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.808712                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.887041                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    557564427                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       133624                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2182359613                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.921814                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.141118                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1643125142     75.29%     75.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    176545703      8.09%     83.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     99441242      4.56%     87.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     49070433      2.25%     90.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28309354      1.30%     91.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20854350      0.96%     92.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     18002735      0.82%     93.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     12520965      0.57%     93.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    134489689      6.16%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2182359613                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2011729329                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2011729329                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              693697323                       # Number of memory references committed
system.switch_cpus.commit.loads             525220512                       # Number of loads committed
system.switch_cpus.commit.membars                  22                       # Number of memory barriers committed
system.switch_cpus.commit.branches           47766021                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1241535562                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1225659480                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      5444556                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     134489689                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4614776984                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5233461324                       # The number of ROB writes
system.switch_cpus.timesIdled                 3799866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               304791681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.291012                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.291012                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.774586                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.774586                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1630977911                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       729996817                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1633590216                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1138014056                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        49120878                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2598638                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               284                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               284                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008667                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008667                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 2421699752                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  172763728                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         22551261.300652                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1597028.800204                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          24148290.100856                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 805                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 805                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 3008322.673292                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 214613.326708                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.933411                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.066589                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1625.300736                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       228620                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       228620                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     26149620                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     26149620                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  21361889                       # number of replacements
system.l2.tags.tagsinuse                 32243.378169                       # Cycle average of tags in use
system.l2.tags.total_refs                    80032091                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21394344                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.740806                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14187.223564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.547153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 18045.832738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          9.774713                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.432960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.550715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983990                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     38852644                       # number of ReadReq hits
system.l2.ReadReq_hits::total                38852644                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         50228917                       # number of Writeback hits
system.l2.Writeback_hits::total              50228917                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data     40929211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              40929211                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      79781855                       # number of demand (read+write) hits
system.l2.demand_hits::total                 79781855                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     79781855                       # number of overall hits
system.l2.overall_hits::total                79781855                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          346                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     12295527                       # number of ReadReq misses
system.l2.ReadReq_misses::total              12295873                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      9071424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9071424                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          346                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     21366951                       # number of demand (read+write) misses
system.l2.demand_misses::total               21367297                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          346                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     21366951                       # number of overall misses
system.l2.overall_misses::total              21367297                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     25311000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1127845123750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1127870434750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 821462055750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  821462055750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     25311000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1949307179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1949332490500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     25311000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1949307179500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1949332490500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     51148171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            51148517                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     50228917                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          50228917                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     50000635                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          50000635                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data    101148806                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            101149152                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data    101148806                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           101149152                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.240390                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.240395                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.181426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.181426                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.211243                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.211245                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.211243                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.211245                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 73153.179191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91728.083209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91727.560520                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 90554.917921                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90554.917921                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 73153.179191                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91230.011222                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91229.718504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 73153.179191                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91230.011222                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91229.718504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              9093114                       # number of writebacks
system.l2.writebacks::total                   9093114                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          346                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     12295527                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         12295873                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      9071424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        9071424                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     21366951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21367297                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     21366951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21367297                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     21341000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 986654145250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 986675486250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 717335930250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 717335930250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     21341000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1703990075500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1704011416500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     21341000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1703990075500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1704011416500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.240390                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.240395                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.181426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.181426                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.211243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.211245                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.211243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.211245                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 61679.190751                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80244.965934                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 80244.443501                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79076.441609                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79076.441609                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 61679.190751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79748.864286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79748.571684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 61679.190751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79748.864286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79748.571684                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  7504511368                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           51148517                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          51148517                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         50228917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         50000635                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        50000635                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    252526529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             252527221                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   9688174272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         9688196416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            9688196416                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy       125917951500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            601000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      156665902000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3582061028                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 7877618.683384                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  7877618.683384                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements               237                       # number of replacements
system.cpu.icache.tags.tagsinuse           931.910173                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1302247699                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1235                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1054451.578138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   108.089665                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   823.820508                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.105556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.804512                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.910069                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    302171253                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       302171253                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    302171253                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        302171253                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    302171253                       # number of overall hits
system.cpu.icache.overall_hits::total       302171253                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          543                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           543                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          543                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            543                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          543                       # number of overall misses
system.cpu.icache.overall_misses::total           543                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     39619500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39619500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     39619500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39619500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     39619500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39619500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    302171796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    302171796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    302171796                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    302171796                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    302171796                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    302171796                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 72964.088398                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72964.088398                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 72964.088398                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72964.088398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 72964.088398                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72964.088398                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          100                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          197                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          197                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          197                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          197                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          197                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          197                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          346                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          346                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          346                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     25660000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25660000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     25660000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25660000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     25660000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25660000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74161.849711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74161.849711                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 74161.849711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74161.849711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 74161.849711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74161.849711                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         2439676878                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          139341407                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 13996366.517369                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 852678.000656                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  14849044.518025                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          339                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          339                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 7196686.955752                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 411036.598820                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.945971                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.054029                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      59.811770                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1          678                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2          678                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         5645                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        13339                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        18984                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       327474                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       327474                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    16.651917                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements         101129822                       # number of replacements
system.cpu.dcache.tags.tagsinuse           968.651647                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           770626234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs         101130788                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.620095                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   965.401829                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     3.249818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.942775                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.003174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.945949                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    455784932                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       455784932                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    107452302                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      107452302                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    563237234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        563237234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    563237234                       # number of overall hits
system.cpu.dcache.overall_hits::total       563237234                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     54779014                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      54779014                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     61024486                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     61024486                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    115803500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      115803500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    115803500                       # number of overall misses
system.cpu.dcache.overall_misses::total     115803500                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1555000307250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1555000307250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1765200986985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1765200986985                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       166500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       166500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 3320201294235                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3320201294235                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 3320201294235                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3320201294235                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    510563946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    510563946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    168476788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    168476788                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    679040734                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    679040734                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    679040734                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    679040734                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.107291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.107291                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.362213                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.362213                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.170540                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.170540                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.170540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.170540                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28386.788912                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28386.788912                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28926.109873                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28926.109873                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        83250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28670.992623                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28670.992623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28670.992623                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28670.992623                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    570419475                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          23705472                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.062777                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     50228917                       # number of writebacks
system.cpu.dcache.writebacks::total          50228917                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3630695                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3630695                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     11024001                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     11024001                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     14654696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14654696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     14654696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14654696                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     51148319                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     51148319                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     50000485                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     50000485                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data    101148804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total    101148804                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data    101148804                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total    101148804                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1278254788500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1278254788500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 970061531330                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 970061531330                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       161500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2248316319830                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2248316319830                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2248316319830                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2248316319830                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.100180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.100180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.296780                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.296780                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.148958                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.148958                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.148958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.148958                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24991.139758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24991.139758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 19401.042436                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19401.042436                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        80750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22227.809237                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22227.809237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22227.809237                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22227.809237                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
