<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>MOVDQA—Move Aligned Double Quadword</title>
</head>
<body>
<h1 id="movdqa-move-aligned-double-quadword">MOVDQA—Move Aligned Double Quadword</h1>
<table>
<tr>
	<td>Opcode/Instruction</td>
	<td>Op/En</td>
	<td>64/32-bit Mode</td>
	<td>CPUID Feature Flag</td>
	<td>Description</td>
</tr>
<tr>
	<td>66 0F 6F /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Move aligned double quadword from MOVDQA xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>66 0F 7F /r</td>
	<td>MR</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Move aligned double quadword from xmm1 to MOVDQA xmm2/m128, xmm1</td>
</tr>
<tr>
	<td>VEX.128.66.0F.WIG 6F /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move aligned packed integer values from VMOVDQA xmm1, xmm2/m128</td>
</tr>
<tr>
	<td>VEX.128.66.0F.WIG 7F /r</td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move aligned packed integer values from VMOVDQA xmm2/m128, xmm1</td>
</tr>
<tr>
	<td>VEX.256.66.0F.WIG 6F /r</td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move aligned packed integer values from VMOVDQA ymm1, ymm2/m256</td>
</tr>
<tr>
	<td>VEX.256.66.0F.WIG 7F /r</td>
	<td>MR</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Move aligned packed integer values from VMOVDQA ymm2/m256, ymm1</td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
<tr>
	<td>MR</td>
	<td>ModRM:r/m (w)</td>
	<td>ModRM:reg (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>128-bit versions: Moves 128 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load an XMM register from a 128-bit memory location, to store the contents of an XMM register into a 128-bit memory location, or to move data between two XMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 16-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction.</p>
<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15). 128-bit Legacy SSE version: Bits (VLMAX-1:128) of the corresponding YMM destination register remain unchanged. VEX.128 encoded version: Bits (VLMAX-1:128) of the destination YMM register are zeroed. VEX.256 encoded version: Moves 256 bits of packed integer values from the source operand (second operand) to the destination operand (first operand). This instruction can be used to load a YMM register from a 256-bit memory location, to store the contents of a YMM register into a 256-bit memory location, or to move data between two YMM registers. When the source or destination operand is a memory operand, the operand must be aligned on a 32-byte boundary or a general-protection exception (#GP) will be generated. To move integer data to and from unaligned memory locations, use the VMOVDQU instruction. Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<h2 id="operation">Operation</h2>
<pre>MOVDQA (128-bit load- and register- form Legacy SSE version)
DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] (Unmodified)
(* #GP if SRC or DEST unaligned memory operand *)
(V)MOVDQA (128-bit store forms)
DEST[127:0] ← SRC[127:0]
VMOVDQA (VEX.128 encoded version)
DEST[127:0] ← SRC[127:0]
DEST[VLMAX-1:128] ← 0
VMOVDQA (VEX.256 encoded version)
DEST[255:0] ← SRC[255:0]
</pre>
<h2 id="intel-c-c---compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>MOVDQA:</td>
	<td>__m128i _mm_load_si128 ( __m128i *p)</td>
</tr>
<tr>
	<td>MOVDQA:</td>
	<td>void _mm_store_si128 ( __m128i *p, __m128i a)</td>
</tr>
<tr>
	<td>VMOVDQA:</td>
	<td>__m256i _mm256_load_si256 (__m256i * p);</td>
</tr>
<tr>
	<td>VMOVDQA:</td>
	<td>_mm256_store_si256(_m256i *p, __m256i a);</td>
</tr>
</table>
<h2 id="simd-floating-point-exceptions">SIMD Floating-Point Exceptions</h2>
<p>None.</p>
<h2 id="other-exceptions">Other Exceptions</h2>
<p>See Exceptions Type 1.SSE2; additionally</p>
<table>
<tr>
	<td>#UD</td>
	<td>If VEX.vvvv != 1111B.</td>
</tr>
</table>
</body>
</html>
