{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561607360608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561607360615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 27 00:49:20 2019 " "Processing started: Thu Jun 27 00:49:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561607360615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607360615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Micro -c RISC_V_Micro " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Micro -c RISC_V_Micro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607360616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561607361364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561607361364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplier2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplier2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier2-arch_multiplier " "Found design unit 1: multiplier2-arch_multiplier" {  } { { "VHDL/multiplier2.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/multiplier2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372804 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier2 " "Found entity 1: multiplier2" {  } { { "VHDL/multiplier2.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/multiplier2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-gate_level " "Found design unit 1: FullAdder-gate_level" {  } { { "VHDL/FullAdder.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372807 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "VHDL/FullAdder.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rising_edge_detector_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/rising_edge_detector_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_detector_tb-arch " "Found design unit 1: rising_edge_detector_tb-arch" {  } { { "VHDL/rising_edge_detector_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/rising_edge_detector_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372810 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rising_edge_detector_tb_arch_cfg " "Found design unit 2: rising_edge_detector_tb_arch_cfg" {  } { { "VHDL/rising_edge_detector_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/rising_edge_detector_tb.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372810 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_detector_tb " "Found entity 1: rising_edge_detector_tb" {  } { { "VHDL/rising_edge_detector_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/rising_edge_detector_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rising_edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rising_edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_detector-Behavioral " "Found design unit 1: rising_edge_detector-Behavioral" {  } { { "VHDL/rising_edge_detector.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/rising_edge_detector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372813 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_detector " "Found entity 1: rising_edge_detector" {  } { { "VHDL/rising_edge_detector.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/rising_edge_detector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/reg_file_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File_tb-arch_Reg_File " "Found design unit 1: Reg_File_tb-arch_Reg_File" {  } { { "VHDL/Reg_File_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Reg_File_tb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372815 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Reg_File_tb_arch_Reg_File_cfg " "Found design unit 2: Reg_File_tb_arch_Reg_File_cfg" {  } { { "VHDL/Reg_File_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Reg_File_tb.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372815 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File_tb " "Found entity 1: Reg_File_tb" {  } { { "VHDL/Reg_File_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Reg_File_tb.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-arch_Reg_File " "Found design unit 1: Reg_File-arch_Reg_File" {  } { { "VHDL/Reg_File.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Reg_File.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372819 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "VHDL/Reg_File.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Reg_File.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/pc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_tb-arch_PC " "Found design unit 1: PC_tb-arch_PC" {  } { { "VHDL/PC_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/PC_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372821 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PC_tb_arch_PC_cfg " "Found design unit 2: PC_tb_arch_PC_cfg" {  } { { "VHDL/PC_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/PC_tb.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372821 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_tb " "Found entity 1: PC_tb" {  } { { "VHDL/PC_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/PC_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch_PC " "Found design unit 1: PC-arch_PC" {  } { { "VHDL/PC.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372824 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "VHDL/PC.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputlogic_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/outputlogic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputLogic_tb-OutputLogic_arch " "Found design unit 1: OutputLogic_tb-OutputLogic_arch" {  } { { "VHDL/OutputLogic_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/OutputLogic_tb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372827 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OutputLogic_tb_OutputLogic_arch_cfg " "Found design unit 2: OutputLogic_tb_OutputLogic_arch_cfg" {  } { { "VHDL/OutputLogic_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/OutputLogic_tb.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372827 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputLogic_tb " "Found entity 1: OutputLogic_tb" {  } { { "VHDL/OutputLogic_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/OutputLogic_tb.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputLogic-OutputLogic_arch " "Found design unit 1: OutputLogic-OutputLogic_arch" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/OutputLogic.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372830 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputLogic " "Found entity 1: OutputLogic" {  } { { "VHDL/OutputLogic.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/OutputLogic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_toregfile_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/mux_toregfile_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_ToRegFile_tb-Mux_ToRegFile " "Found design unit 1: Mux_ToRegFile_tb-Mux_ToRegFile" {  } { { "VHDL/Mux_ToRegFile_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_ToRegFile_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372833 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux_ToRegFile_tb_Mux_ToRegFile_cfg " "Found design unit 2: Mux_ToRegFile_tb_Mux_ToRegFile_cfg" {  } { { "VHDL/Mux_ToRegFile_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_ToRegFile_tb.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_ToRegFile_tb " "Found entity 1: Mux_ToRegFile_tb" {  } { { "VHDL/Mux_ToRegFile_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_ToRegFile_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_toregfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mux_toregfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_ToRegFile-arch_Mux_ToRegFile " "Found design unit 1: Mux_ToRegFile-arch_Mux_ToRegFile" {  } { { "VHDL/Mux_ToRegFile.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_ToRegFile.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372836 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_ToRegFile " "Found entity 1: Mux_ToRegFile" {  } { { "VHDL/Mux_ToRegFile.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_ToRegFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/mux_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_tb-arch_mux " "Found design unit 1: Mux_tb-arch_mux" {  } { { "VHDL/Mux_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_tb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372838 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux_tb_arch_mux_cfg " "Found design unit 2: Mux_tb_arch_mux_cfg" {  } { { "VHDL/Mux_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_tb.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_tb " "Found entity 1: Mux_tb" {  } { { "VHDL/Mux_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_tb.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_store_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/mux_store_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_Store_tb-muxStore " "Found design unit 1: Mux_Store_tb-muxStore" {  } { { "VHDL/Mux_Store_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_Store_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372841 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux_Store_tb_muxStore_cfg " "Found design unit 2: Mux_Store_tb_muxStore_cfg" {  } { { "VHDL/Mux_Store_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_Store_tb.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372841 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_Store_tb " "Found entity 1: Mux_Store_tb" {  } { { "VHDL/Mux_Store_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_Store_tb.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mux_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_Store-arch_Mux_Store " "Found design unit 1: Mux_Store-arch_Mux_Store" {  } { { "VHDL/Mux_Store.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_Store.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_Store " "Found entity 1: Mux_Store" {  } { { "VHDL/Mux_Store.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux_Store.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372844 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux VHDL/Mux.vhd " "Entity \"Mux\" obtained from \"VHDL/Mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "VHDL/Mux.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1561607372847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux-arch_Mux " "Found design unit 1: Mux-arch_Mux" {  } { { "VHDL/Mux.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "VHDL/Mux.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplier1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplier1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier1-arch_multiplier " "Found design unit 1: multiplier1-arch_multiplier" {  } { { "VHDL/multiplier1.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/multiplier1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372850 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier1 " "Found entity 1: multiplier1" {  } { { "VHDL/multiplier1.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/multiplier1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/instruction_mem_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/instruction_mem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Mem_tb-arch_Instruction_Mem " "Found design unit 1: Instruction_Mem_tb-arch_Instruction_Mem" {  } { { "VHDL/Instruction_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Instruction_Mem_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372852 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Instruction_Mem_tb_arch_Instruction_Mem_cfg " "Found design unit 2: Instruction_Mem_tb_arch_Instruction_Mem_cfg" {  } { { "VHDL/Instruction_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Instruction_Mem_tb.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372852 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem_tb " "Found entity 1: Instruction_Mem_tb" {  } { { "VHDL/Instruction_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Instruction_Mem_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Mem-arch_Instruction_Mem " "Found design unit 1: Instruction_Mem-arch_Instruction_Mem" {  } { { "VHDL/Instruction_Mem.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Instruction_Mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372856 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Mem " "Found entity 1: Instruction_Mem" {  } { { "VHDL/Instruction_Mem.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Instruction_Mem.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/immediate_generator_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/immediate_generator_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Immediate_Generator_tb-arch_Immeadiate_Generator " "Found design unit 1: Immediate_Generator_tb-arch_Immeadiate_Generator" {  } { { "VHDL/Immediate_Generator_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Immediate_Generator_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372858 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Immediate_Generator_tb_arch_Immeadiate_Generator_cfg " "Found design unit 2: Immediate_Generator_tb_arch_Immeadiate_Generator_cfg" {  } { { "VHDL/Immediate_Generator_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Immediate_Generator_tb.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372858 ""} { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator_tb " "Found entity 1: Immediate_Generator_tb" {  } { { "VHDL/Immediate_Generator_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Immediate_Generator_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Immediate_Generator-arch_Inmmediate_Generator " "Found design unit 1: Immediate_Generator-arch_Inmmediate_Generator" {  } { { "VHDL/Immediate_Generator.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Immediate_Generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372861 ""} { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator " "Found entity 1: Immediate_Generator" {  } { { "VHDL/Immediate_Generator.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Immediate_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/datapath_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath_tb-arch_Datapath " "Found design unit 1: DataPath_tb-arch_Datapath" {  } { { "VHDL/DataPath_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/DataPath_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372864 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataPath_tb_arch_Datapath_cfg " "Found design unit 2: DataPath_tb_arch_Datapath_cfg" {  } { { "VHDL/DataPath_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/DataPath_tb.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372864 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath_tb " "Found entity 1: DataPath_tb" {  } { { "VHDL/DataPath_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/DataPath_tb.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-arch_DataPath " "Found design unit 1: DataPath-arch_DataPath" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/DataPath.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372868 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "VHDL/DataPath.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/DataPath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/data_mem_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/data_mem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem_tb-arch_Data_Mem " "Found design unit 1: Data_Mem_tb-arch_Data_Mem" {  } { { "VHDL/Data_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Data_Mem_tb.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372870 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Data_Mem_tb_arch_Data_Mem_cfg " "Found design unit 2: Data_Mem_tb_arch_Data_Mem_cfg" {  } { { "VHDL/Data_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Data_Mem_tb.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem_tb " "Found entity 1: Data_Mem_tb" {  } { { "VHDL/Data_Mem_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Data_Mem_tb.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_Mem-arch_Data_Mem " "Found design unit 1: Data_Mem-arch_Data_Mem" {  } { { "VHDL/Data_Mem.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Data_Mem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_Mem " "Found entity 1: Data_Mem" {  } { { "VHDL/Data_Mem.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Data_Mem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/control_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_tb-arch_Control " "Found design unit 1: Control_tb-arch_Control" {  } { { "VHDL/Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Control_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Control_tb_arch_Control_cfg " "Found design unit 2: Control_tb_arch_Control_cfg" {  } { { "VHDL/Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Control_tb.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372876 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_tb " "Found entity 1: Control_tb" {  } { { "VHDL/Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Control_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control-arch_Control " "Found design unit 1: Control-arch_Control" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372880 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "VHDL/Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/branch_control_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/branch_control_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Branch_Control_tb-arch_Branch_Control " "Found design unit 1: Branch_Control_tb-arch_Branch_Control" {  } { { "VHDL/Branch_Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Branch_Control_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372882 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Branch_Control_tb_arch_Branch_Control_cfg " "Found design unit 2: Branch_Control_tb_arch_Branch_Control_cfg" {  } { { "VHDL/Branch_Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Branch_Control_tb.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372882 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_Control_tb " "Found entity 1: Branch_Control_tb" {  } { { "VHDL/Branch_Control_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Branch_Control_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Branch_Control-arch_Branch_Control " "Found design unit 1: Branch_Control-arch_Branch_Control" {  } { { "VHDL/Branch_Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Branch_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372886 ""} { "Info" "ISGN_ENTITY_NAME" "1 Branch_Control " "Found entity 1: Branch_Control" {  } { { "VHDL/Branch_Control.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Branch_Control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bcdto7seg_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/bcdto7seg_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdTo7Seg_tb-bcd_tb " "Found design unit 1: bcdTo7Seg_tb-bcd_tb" {  } { { "VHDL/bcdTo7Seg_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/bcdTo7Seg_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372888 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcdTo7Seg_tb_bcd_tb_cfg " "Found design unit 2: bcdTo7Seg_tb_bcd_tb_cfg" {  } { { "VHDL/bcdTo7Seg_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/bcdTo7Seg_tb.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372888 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdTo7Seg_tb " "Found entity 1: bcdTo7Seg_tb" {  } { { "VHDL/bcdTo7Seg_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/bcdTo7Seg_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcdTo7Seg-Behavioral " "Found design unit 1: bcdTo7Seg-Behavioral" {  } { { "VHDL/bcdTo7Seg.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/bcdTo7Seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372891 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcdTo7Seg " "Found entity 1: bcdTo7Seg" {  } { { "VHDL/bcdTo7Seg.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/bcdTo7Seg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu_rv32_tb.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl/alu_rv32_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_RV32_tb-arch_ALU_RV32 " "Found design unit 1: ALU_RV32_tb-arch_ALU_RV32" {  } { { "VHDL/ALU_RV32_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/ALU_RV32_tb.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372894 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU_RV32_tb_arch_ALU_RV32_cfg " "Found design unit 2: ALU_RV32_tb_arch_ALU_RV32_cfg" {  } { { "VHDL/ALU_RV32_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/ALU_RV32_tb.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372894 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_RV32_tb " "Found entity 1: ALU_RV32_tb" {  } { { "VHDL/ALU_RV32_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/ALU_RV32_tb.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu_rv32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu_rv32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_RV32-arch_ALU_RV32 " "Found design unit 1: ALU_RV32-arch_ALU_RV32" {  } { { "VHDL/ALU_RV32.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/ALU_RV32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372898 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_RV32 " "Found entity 1: ALU_RV32" {  } { { "VHDL/ALU_RV32.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/ALU_RV32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561607372898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607372898 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rst Reg_File_tb.vhd(51) " "VHDL error at Reg_File_tb.vhd(51): formal port or parameter \"rst\" must have actual or default value" {  } { { "VHDL/Reg_File_tb.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Reg_File_tb.vhd" 51 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1561607372901 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rst Reg_File.vhd(8) " "HDL error at Reg_File.vhd(8): see declaration for object \"rst\"" {  } { { "VHDL/Reg_File.vhd" "" { Text "D:/Development/VHDL/RISC_V_Micro/VHDL/Reg_File.vhd" 8 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561607372901 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561607373095 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 27 00:49:33 2019 " "Processing ended: Thu Jun 27 00:49:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561607373095 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561607373095 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561607373095 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607373095 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561607373704 ""}
