INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v:18]
INFO: [VRFC 10-2458] undeclared symbol to_fs_valid, assumed default net type wire [E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/mycpu_top.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.srcs/sources_1/sim/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/code/vscode/6 pipelinemips/pipelinemips.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
