{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 23 21:04:18 2021 " "Info: Processing started: Sun May 23 21:04:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shuzishizhong -c shuzishizhong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "E:/lhr/shuzishizhong/shuzishizhong.bdf" { { -40 64 232 -24 "CLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK2 " "Info: Assuming node \"CLK2\" is an undefined clock" {  } { { "shuzishizhong.bdf" "" { Schematic "E:/lhr/shuzishizhong/shuzishizhong.bdf" { { 888 336 504 904 "CLK2" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register CLOCK:inst\|74160:sec1\|6 register CLOCK:inst\|74160:sec0\|9 148.85 MHz 6.718 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 148.85 MHz between source register \"CLOCK:inst\|74160:sec1\|6\" and destination register \"CLOCK:inst\|74160:sec0\|9\" (period= 6.718 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.285 ns + Longest register register " "Info: + Longest register to register delay is 6.285 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCK:inst\|74160:sec1\|6 1 REG LCFF_X9_Y1_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y1_N7; Fanout = 5; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.932 ns) + CELL(0.206 ns) 2.138 ns CLOCK:inst\|inst7 2 COMB LCCOMB_X15_Y2_N4 7 " "Info: 2: + IC(1.932 ns) + CELL(0.206 ns) = 2.138 ns; Loc. = LCCOMB_X15_Y2_N4; Fanout = 7; COMB Node = 'CLOCK:inst\|inst7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "E:/lhr/shuzishizhong/CLOCK.bdf" { { -200 1160 1224 -120 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.202 ns) 4.134 ns CLOCK:inst\|74160:sec0\|30~0 3 COMB LCCOMB_X9_Y1_N2 1 " "Info: 3: + IC(1.794 ns) + CELL(0.202 ns) = 4.134 ns; Loc. = LCCOMB_X9_Y1_N2; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|30~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 272 680 744 312 "30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.837 ns) + CELL(0.206 ns) 6.177 ns CLOCK:inst\|74160:sec0\|13 4 COMB LCCOMB_X15_Y2_N26 1 " "Info: 4: + IC(1.837 ns) + CELL(0.206 ns) = 6.177 ns; Loc. = LCCOMB_X15_Y2_N26; Fanout = 1; COMB Node = 'CLOCK:inst\|74160:sec0\|13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 912 976 824 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.285 ns CLOCK:inst\|74160:sec0\|9 5 REG LCFF_X15_Y2_N27 7 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.285 ns; Loc. = LCFF_X15_Y2_N27; Fanout = 7; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.722 ns ( 11.49 % ) " "Info: Total cell delay = 0.722 ns ( 11.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.563 ns ( 88.51 % ) " "Info: Total interconnect delay = 5.563 ns ( 88.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.285 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.285 ns" { CLOCK:inst|74160:sec1|6 {} CLOCK:inst|inst7 {} CLOCK:inst|74160:sec0|30~0 {} CLOCK:inst|74160:sec0|13 {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 1.932ns 1.794ns 1.837ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.169 ns - Smallest " "Info: - Smallest clock skew is -0.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.595 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.595 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_60 22 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "E:/lhr/shuzishizhong/shuzishizhong.bdf" { { -40 64 232 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.985 ns) + CELL(0.666 ns) 3.595 ns CLOCK:inst\|74160:sec0\|9 2 REG LCFF_X15_Y2_N27 7 " "Info: 2: + IC(1.985 ns) + CELL(0.666 ns) = 3.595 ns; Loc. = LCFF_X15_Y2_N27; Fanout = 7; REG Node = 'CLOCK:inst\|74160:sec0\|9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLK CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 44.78 % ) " "Info: Total cell delay = 1.610 ns ( 44.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.985 ns ( 55.22 % ) " "Info: Total interconnect delay = 1.985 ns ( 55.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.595 ns" { CLK CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.595 ns" { CLK {} CLK~combout {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.985ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.764 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.764 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK 1 CLK PIN_60 22 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_60; Fanout = 22; CLK Node = 'CLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "E:/lhr/shuzishizhong/shuzishizhong.bdf" { { -40 64 232 -24 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.154 ns) + CELL(0.666 ns) 3.764 ns CLOCK:inst\|74160:sec1\|6 2 REG LCFF_X9_Y1_N7 5 " "Info: 2: + IC(2.154 ns) + CELL(0.666 ns) = 3.764 ns; Loc. = LCFF_X9_Y1_N7; Fanout = 5; REG Node = 'CLOCK:inst\|74160:sec1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.820 ns" { CLK CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 42.77 % ) " "Info: Total cell delay = 1.610 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.154 ns ( 57.23 % ) " "Info: Total interconnect delay = 2.154 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { CLK CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { CLK {} CLK~combout {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 2.154ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.595 ns" { CLK CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.595 ns" { CLK {} CLK~combout {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.985ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { CLK CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { CLK {} CLK~combout {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 2.154ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.285 ns" { CLOCK:inst|74160:sec1|6 CLOCK:inst|inst7 CLOCK:inst|74160:sec0|30~0 CLOCK:inst|74160:sec0|13 CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.285 ns" { CLOCK:inst|74160:sec1|6 {} CLOCK:inst|inst7 {} CLOCK:inst|74160:sec0|30~0 {} CLOCK:inst|74160:sec0|13 {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 1.932ns 1.794ns 1.837ns 0.000ns } { 0.000ns 0.206ns 0.202ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.595 ns" { CLK CLOCK:inst|74160:sec0|9 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.595 ns" { CLK {} CLK~combout {} CLOCK:inst|74160:sec0|9 {} } { 0.000ns 0.000ns 1.985ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.764 ns" { CLK CLOCK:inst|74160:sec1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.764 ns" { CLK {} CLK~combout {} CLOCK:inst|74160:sec1|6 {} } { 0.000ns 0.000ns 2.154ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK2 register register 74160:inst1\|6 74160:inst1\|7 360.1 MHz Internal " "Info: Clock \"CLK2\" Internal fmax is restricted to 360.1 MHz between source register \"74160:inst1\|6\" and destination register \"74160:inst1\|7\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.237 ns + Longest register register " "Info: + Longest register to register delay is 1.237 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst1\|6 1 REG LCFF_X26_Y10_N11 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N11; Fanout = 17; REG Node = '74160:inst1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.647 ns) 1.129 ns 74160:inst1\|11~0 2 COMB LCCOMB_X26_Y10_N0 1 " "Info: 2: + IC(0.482 ns) + CELL(0.647 ns) = 1.129 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 1; COMB Node = '74160:inst1\|11~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { 74160:inst1|6 74160:inst1|11~0 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.237 ns 74160:inst1\|7 3 REG LCFF_X26_Y10_N1 19 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.237 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 19; REG Node = '74160:inst1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74160:inst1|11~0 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.755 ns ( 61.03 % ) " "Info: Total cell delay = 0.755 ns ( 61.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.482 ns ( 38.97 % ) " "Info: Total interconnect delay = 0.482 ns ( 38.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { 74160:inst1|6 74160:inst1|11~0 74160:inst1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { 74160:inst1|6 {} 74160:inst1|11~0 {} 74160:inst1|7 {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.647ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK2 destination 4.146 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK2\" to destination register is 4.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK2 1 CLK PIN_51 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 3; CLK Node = 'CLK2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "E:/lhr/shuzishizhong/shuzishizhong.bdf" { { 888 336 504 904 "CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.666 ns) 4.146 ns 74160:inst1\|7 2 REG LCFF_X26_Y10_N1 19 " "Info: 2: + IC(2.536 ns) + CELL(0.666 ns) = 4.146 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 19; REG Node = '74160:inst1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { CLK2 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 38.83 % ) " "Info: Total cell delay = 1.610 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 61.17 % ) " "Info: Total interconnect delay = 2.536 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { CLK2 74160:inst1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { CLK2 {} CLK2~combout {} 74160:inst1|7 {} } { 0.000ns 0.000ns 2.536ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK2 source 4.146 ns - Longest register " "Info: - Longest clock path from clock \"CLK2\" to source register is 4.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK2 1 CLK PIN_51 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 3; CLK Node = 'CLK2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "E:/lhr/shuzishizhong/shuzishizhong.bdf" { { 888 336 504 904 "CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.666 ns) 4.146 ns 74160:inst1\|6 2 REG LCFF_X26_Y10_N11 17 " "Info: 2: + IC(2.536 ns) + CELL(0.666 ns) = 4.146 ns; Loc. = LCFF_X26_Y10_N11; Fanout = 17; REG Node = '74160:inst1\|6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { CLK2 74160:inst1|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 38.83 % ) " "Info: Total cell delay = 1.610 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 61.17 % ) " "Info: Total interconnect delay = 2.536 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { CLK2 74160:inst1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { CLK2 {} CLK2~combout {} 74160:inst1|6 {} } { 0.000ns 0.000ns 2.536ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { CLK2 74160:inst1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { CLK2 {} CLK2~combout {} 74160:inst1|7 {} } { 0.000ns 0.000ns 2.536ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { CLK2 74160:inst1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { CLK2 {} CLK2~combout {} 74160:inst1|6 {} } { 0.000ns 0.000ns 2.536ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.237 ns" { 74160:inst1|6 74160:inst1|11~0 74160:inst1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.237 ns" { 74160:inst1|6 {} 74160:inst1|11~0 {} 74160:inst1|7 {} } { 0.000ns 0.482ns 0.000ns } { 0.000ns 0.647ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { CLK2 74160:inst1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { CLK2 {} CLK2~combout {} 74160:inst1|7 {} } { 0.000ns 0.000ns 2.536ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { CLK2 74160:inst1|6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { CLK2 {} CLK2~combout {} 74160:inst1|6 {} } { 0.000ns 0.000ns 2.536ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { 74160:inst1|7 {} } {  } {  } "" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK2 OG 74160:inst1\|7 19.793 ns register " "Info: tco from clock \"CLK2\" to destination pin \"OG\" through register \"74160:inst1\|7\" is 19.793 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK2 source 4.146 ns + Longest register " "Info: + Longest clock path from clock \"CLK2\" to source register is 4.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns CLK2 1 CLK PIN_51 3 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_51; Fanout = 3; CLK Node = 'CLK2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK2 } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "E:/lhr/shuzishizhong/shuzishizhong.bdf" { { 888 336 504 904 "CLK2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.666 ns) 4.146 ns 74160:inst1\|7 2 REG LCFF_X26_Y10_N1 19 " "Info: 2: + IC(2.536 ns) + CELL(0.666 ns) = 4.146 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 19; REG Node = '74160:inst1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.202 ns" { CLK2 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 38.83 % ) " "Info: Total cell delay = 1.610 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.536 ns ( 61.17 % ) " "Info: Total interconnect delay = 2.536 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { CLK2 74160:inst1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { CLK2 {} CLK2~combout {} 74160:inst1|7 {} } { 0.000ns 0.000ns 2.536ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.343 ns + Longest register pin " "Info: + Longest register to pin delay is 15.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:inst1\|7 1 REG LCFF_X26_Y10_N1 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N1; Fanout = 19; REG Node = '74160:inst1\|7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:inst1|7 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 1032 1096 384 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.828 ns) + CELL(0.370 ns) 4.198 ns 74151:inst5\|f74151:sub\|81~0 2 COMB LCCOMB_X15_Y1_N14 1 " "Info: 2: + IC(3.828 ns) + CELL(0.370 ns) = 4.198 ns; Loc. = LCCOMB_X15_Y1_N14; Fanout = 1; COMB Node = '74151:inst5\|f74151:sub\|81~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { 74160:inst1|7 74151:inst5|f74151:sub|81~0 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.149 ns) + CELL(0.616 ns) 7.963 ns 74151:inst5\|f74151:sub\|81~1 3 COMB LCCOMB_X26_Y10_N12 1 " "Info: 3: + IC(3.149 ns) + CELL(0.616 ns) = 7.963 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 1; COMB Node = '74151:inst5\|f74151:sub\|81~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.765 ns" { 74151:inst5|f74151:sub|81~0 74151:inst5|f74151:sub|81~1 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.206 ns) 8.539 ns 74151:inst5\|f74151:sub\|81~3 4 COMB LCCOMB_X26_Y10_N22 7 " "Info: 4: + IC(0.370 ns) + CELL(0.206 ns) = 8.539 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 7; COMB Node = '74151:inst5\|f74151:sub\|81~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { 74151:inst5|f74151:sub|81~1 74151:inst5|f74151:sub|81~3 } "NODE_NAME" } } { "f74151.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/f74151.bdf" { { 448 808 872 488 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.984 ns) + CELL(0.370 ns) 10.893 ns 7447:inst8\|87 5 COMB LCCOMB_X25_Y1_N28 1 " "Info: 5: + IC(1.984 ns) + CELL(0.370 ns) = 10.893 ns; Loc. = LCCOMB_X25_Y1_N28; Fanout = 1; COMB Node = '7447:inst8\|87'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.354 ns" { 74151:inst5|f74151:sub|81~3 7447:inst8|87 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/7447.bdf" { { 1016 680 744 1056 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.214 ns) + CELL(3.236 ns) 15.343 ns OG 6 PIN PIN_64 0 " "Info: 6: + IC(1.214 ns) + CELL(3.236 ns) = 15.343 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'OG'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.450 ns" { 7447:inst8|87 OG } "NODE_NAME" } } { "shuzishizhong.bdf" "" { Schematic "E:/lhr/shuzishizhong/shuzishizhong.bdf" { { 208 1824 2000 224 "OG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.798 ns ( 31.27 % ) " "Info: Total cell delay = 4.798 ns ( 31.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.545 ns ( 68.73 % ) " "Info: Total interconnect delay = 10.545 ns ( 68.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.343 ns" { 74160:inst1|7 74151:inst5|f74151:sub|81~0 74151:inst5|f74151:sub|81~1 74151:inst5|f74151:sub|81~3 7447:inst8|87 OG } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.343 ns" { 74160:inst1|7 {} 74151:inst5|f74151:sub|81~0 {} 74151:inst5|f74151:sub|81~1 {} 74151:inst5|f74151:sub|81~3 {} 7447:inst8|87 {} OG {} } { 0.000ns 3.828ns 3.149ns 0.370ns 1.984ns 1.214ns } { 0.000ns 0.370ns 0.616ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.146 ns" { CLK2 74160:inst1|7 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.146 ns" { CLK2 {} CLK2~combout {} 74160:inst1|7 {} } { 0.000ns 0.000ns 2.536ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.343 ns" { 74160:inst1|7 74151:inst5|f74151:sub|81~0 74151:inst5|f74151:sub|81~1 74151:inst5|f74151:sub|81~3 7447:inst8|87 OG } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.343 ns" { 74160:inst1|7 {} 74151:inst5|f74151:sub|81~0 {} 74151:inst5|f74151:sub|81~1 {} 74151:inst5|f74151:sub|81~3 {} 7447:inst8|87 {} OG {} } { 0.000ns 3.828ns 3.149ns 0.370ns 1.984ns 1.214ns } { 0.000ns 0.370ns 0.616ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 23 21:04:18 2021 " "Info: Processing ended: Sun May 23 21:04:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
