#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0122BC80 .scope module, "tb_queue_comps" "tb_queue_comps" 2 14;
 .timescale -9 -12;
v01277260_0 .var "qc_clk", 0 0;
v012773C0_0 .var "qc_i_addr_rd", 4 0;
v012774C8_0 .var "qc_i_addr_rs", 4 0;
v012772B8_0 .var "qc_i_addr_rt", 4 0;
v012775D0_0 .var "qc_i_alu_src", 0 0;
v01277680_0 .var "qc_i_ce", 0 0;
v012776D8_0 .var "qc_i_data_rs", 31 0;
v01277838_0 .var "qc_i_data_rt", 31 0;
v01277940_0 .var "qc_i_funct", 5 0;
v01277890_0 .var "qc_i_imm", 15 0;
v01277998_0 .var "qc_i_jal", 0 0;
v012779F0_0 .var "qc_i_jal_addr", 25 0;
v012788F0_0 .var "qc_i_jr", 0 0;
v012781B8_0 .var "qc_i_memtoreg", 0 0;
v012787E8_0 .var "qc_i_memwrite", 0 0;
v01278630_0 .var "qc_i_opcode", 5 0;
v01278948_0 .var "qc_i_pc", 31 0;
v01278318_0 .var "qc_i_re", 0 0;
v01278160_0 .var "qc_i_reg_dst", 0 0;
v01278528_0 .var "qc_i_reg_write", 0 0;
v012789A0_0 .var "qc_i_we", 0 0;
v012784D0_0 .net "qc_o_addr_rd", 4 0, L_01279108; 1 drivers
v01278210_0 .net "qc_o_addr_rs", 4 0, L_012791B0; 1 drivers
v01278370_0 .net "qc_o_addr_rt", 4 0, L_01279258; 1 drivers
v012789F8_0 .net "qc_o_alu_src", 0 0, L_012790D0; 1 drivers
v01278A50_0 .net "qc_o_ce", 0 0, L_012443A0; 1 drivers
v01278268_0 .net "qc_o_data_rs", 31 0, L_012795A0; 1 drivers
v01278AA8_0 .net "qc_o_data_rt", 31 0, L_01279370; 1 drivers
v012782C0_0 .net "qc_o_funct", 5 0, L_01279178; 1 drivers
v01278688_0 .net "qc_o_imm", 15 0, L_012440C8; 1 drivers
v01278738_0 .net "qc_o_jal", 0 0, L_012795D8; 1 drivers
v012783C8_0 .net "qc_o_jal_addr", 25 0, L_01279060; 1 drivers
v01278B00_0 .net "qc_o_jr", 0 0, L_01244100; 1 drivers
v012780B0_0 .net "qc_o_memtoreg", 0 0, L_01279798; 1 drivers
v012786E0_0 .net "qc_o_memwrite", 0 0, L_01279B78; 1 drivers
v01278058_0 .net "qc_o_opcode", 5 0, L_01279530; 1 drivers
v01278420_0 .net "qc_o_pc", 31 0, L_01244368; 1 drivers
v01278478_0 .net "qc_o_reg_dst", 0 0, L_01279450; 1 drivers
v01278108_0 .net "qc_o_regwrite", 0 0, L_01279E18; 1 drivers
v01278580_0 .var "qc_rst", 0 0;
S_0122B598 .scope task, "write_queue" "write_queue" 2 96, 2 96, S_0122BC80;
 .timescale -9 -12;
v01277520_0 .var "opcode_val", 5 0;
v012777E0_0 .var "pc_val", 31 0;
E_01226FD0 .event negedge, v012763B8_0;
TD_tb_queue_comps.write_queue ;
    %set/v v012789A0_0, 1, 1;
    %load/v 8, v012777E0_0, 32;
    %set/v v01278948_0, 8, 32;
    %load/v 8, v01277520_0, 6;
    %set/v v01278630_0, 8, 6;
    %set/v v01277680_0, 1, 1;
    %set/v v012788F0_0, 0, 1;
    %set/v v01277998_0, 0, 1;
    %set/v v01278160_0, 1, 1;
    %set/v v012775D0_0, 0, 1;
    %set/v v012781B8_0, 0, 1;
    %set/v v012787E8_0, 0, 1;
    %set/v v01278528_0, 1, 1;
    %movi 8, 2863315899, 32;
    %set/v v012776D8_0, 8, 32;
    %movi 8, 3435978205, 32;
    %set/v v01277838_0, 8, 32;
    %movi 8, 1, 5;
    %set/v v012773C0_0, 8, 5;
    %movi 8, 2, 5;
    %set/v v012774C8_0, 8, 5;
    %movi 8, 3, 5;
    %set/v v012772B8_0, 8, 5;
    %wait E_01226FD0;
    %set/v v012789A0_0, 0, 1;
    %end;
S_0122B510 .scope module, "uut" "queue_comps" 2 63, 3 5, S_0122BC80;
 .timescale 0 0;
L_012443A0 .functor BUFZ 1, L_01278790, C4<0>, C4<0>, C4<0>;
L_01244100 .functor BUFZ 1, L_012785D8, C4<0>, C4<0>, C4<0>;
L_01244368 .functor BUFZ 32, L_01278840, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_012440C8 .functor BUFZ 16, L_01278898, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_012795D8 .functor BUFZ 1, L_01278B58, C4<0>, C4<0>, C4<0>;
L_01279178 .functor BUFZ 6, L_01278DC0, C4<000000>, C4<000000>, C4<000000>;
L_01279530 .functor BUFZ 6, L_01278F20, C4<000000>, C4<000000>, C4<000000>;
L_01279108 .functor BUFZ 5, L_01278FD0, C4<00000>, C4<00000>, C4<00000>;
L_012791B0 .functor BUFZ 5, L_01278D68, C4<00000>, C4<00000>, C4<00000>;
L_01279258 .functor BUFZ 5, L_01278CB8, C4<00000>, C4<00000>, C4<00000>;
L_012795A0 .functor BUFZ 32, L_01278E18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01279370 .functor BUFZ 32, L_01278BB0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01279450 .functor BUFZ 1, L_01278D10, C4<0>, C4<0>, C4<0>;
L_012790D0 .functor BUFZ 1, L_01278E70, C4<0>, C4<0>, C4<0>;
L_01279060 .functor BUFZ 26, L_01278F78, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_01279798 .functor BUFZ 1, L_01278C60, C4<0>, C4<0>, C4<0>;
L_01279B78 .functor BUFZ 1, L_01278EC8, C4<0>, C4<0>, C4<0>;
L_01279E18 .functor BUFZ 1, L_01278C08, C4<0>, C4<0>, C4<0>;
v012284B0_0 .net *"_s0", 0 0, L_01278790; 1 drivers
v01228668_0 .net *"_s12", 15 0, L_01278898; 1 drivers
v01276200_0 .net *"_s16", 0 0, L_01278B58; 1 drivers
v01276938_0 .net *"_s20", 5 0, L_01278DC0; 1 drivers
v01276888_0 .net *"_s24", 5 0, L_01278F20; 1 drivers
v01276048_0 .net *"_s28", 4 0, L_01278FD0; 1 drivers
v01276990_0 .net *"_s32", 4 0, L_01278D68; 1 drivers
v01276AF0_0 .net *"_s36", 4 0, L_01278CB8; 1 drivers
v01276308_0 .net *"_s4", 0 0, L_012785D8; 1 drivers
v012760A0_0 .net *"_s40", 31 0, L_01278E18; 1 drivers
v01276258_0 .net *"_s44", 31 0, L_01278BB0; 1 drivers
v012766D0_0 .net *"_s48", 0 0, L_01278D10; 1 drivers
v01276410_0 .net *"_s52", 0 0, L_01278E70; 1 drivers
v012768E0_0 .net *"_s56", 25 0, L_01278F78; 1 drivers
v012765C8_0 .net *"_s60", 0 0, L_01278C60; 1 drivers
v012760F8_0 .net *"_s64", 0 0, L_01278EC8; 1 drivers
v01276150_0 .net *"_s68", 0 0, L_01278C08; 1 drivers
v01276780_0 .net *"_s8", 31 0, L_01278840; 1 drivers
v012761A8_0 .var "count", 7 0;
v01276570_0 .var "from_begin", 7 0;
v01276360_0 .var "from_end", 7 0;
v01276468_0 .var/i "i", 31 0;
v012763B8_0 .net "qc_clk", 0 0, v01277260_0; 1 drivers
v012762B0_0 .net "qc_i_addr_rd", 4 0, v012773C0_0; 1 drivers
v012767D8_0 .net "qc_i_addr_rs", 4 0, v012774C8_0; 1 drivers
v012764C0_0 .net "qc_i_addr_rt", 4 0, v012772B8_0; 1 drivers
v012769E8_0 .net "qc_i_alu_src", 0 0, v012775D0_0; 1 drivers
v01276830_0 .net "qc_i_ce", 0 0, v01277680_0; 1 drivers
v01276620_0 .net "qc_i_data_rs", 31 0, v012776D8_0; 1 drivers
v01276518_0 .net "qc_i_data_rt", 31 0, v01277838_0; 1 drivers
v01276678_0 .net "qc_i_funct", 5 0, v01277940_0; 1 drivers
v01276728_0 .net "qc_i_imm", 15 0, v01277890_0; 1 drivers
v01276A40_0 .net "qc_i_jal", 0 0, v01277998_0; 1 drivers
v01276A98_0 .net "qc_i_jal_addr", 25 0, v012779F0_0; 1 drivers
v01276C50_0 .net "qc_i_jr", 0 0, v012788F0_0; 1 drivers
v01276BA0_0 .net "qc_i_memtoreg", 0 0, v012781B8_0; 1 drivers
v01276E60_0 .net "qc_i_memwrite", 0 0, v012787E8_0; 1 drivers
v01276E08_0 .net "qc_i_opcode", 5 0, v01278630_0; 1 drivers
v01276BF8_0 .net "qc_i_pc", 31 0, v01278948_0; 1 drivers
v01276CA8_0 .net "qc_i_re", 0 0, v01278318_0; 1 drivers
v01276D00_0 .net "qc_i_reg_dst", 0 0, v01278160_0; 1 drivers
v01276EB8_0 .net "qc_i_reg_write", 0 0, v01278528_0; 1 drivers
v01276B48_0 .net "qc_i_we", 0 0, v012789A0_0; 1 drivers
v01276D58_0 .alias "qc_o_addr_rd", 4 0, v012784D0_0;
v01276DB0_0 .alias "qc_o_addr_rs", 4 0, v01278210_0;
v01276F10_0 .alias "qc_o_addr_rt", 4 0, v01278370_0;
v01276F68_0 .alias "qc_o_alu_src", 0 0, v012789F8_0;
v01276FC0_0 .alias "qc_o_ce", 0 0, v01278A50_0;
v01277E68_0 .alias "qc_o_data_rs", 31 0, v01278268_0;
v01277B50_0 .alias "qc_o_data_rt", 31 0, v01278AA8_0;
v01277DB8_0 .alias "qc_o_funct", 5 0, v012782C0_0;
v01277EC0_0 .alias "qc_o_imm", 15 0, v01278688_0;
v01277F18_0 .alias "qc_o_jal", 0 0, v01278738_0;
v01277D60_0 .alias "qc_o_jal_addr", 25 0, v012783C8_0;
v01277F70_0 .alias "qc_o_jr", 0 0, v01278B00_0;
v01277C58_0 .alias "qc_o_memtoreg", 0 0, v012780B0_0;
v01277FC8_0 .alias "qc_o_memwrite", 0 0, v012786E0_0;
v01277CB0_0 .alias "qc_o_opcode", 5 0, v01278058_0;
v01277BA8_0 .alias "qc_o_pc", 31 0, v01278420_0;
v01277D08_0 .alias "qc_o_reg_dst", 0 0, v01278478_0;
v01277E10_0 .alias "qc_o_regwrite", 0 0, v01278108_0;
v01277C00_0 .net "qc_rst", 0 0, v01278580_0; 1 drivers
v01277AF8 .array "temp_addr_rd", 0 7, 4 0;
v01277788 .array "temp_addr_rs", 0 7, 4 0;
v012770A8 .array "temp_addr_rt", 0 7, 4 0;
v01277628 .array "temp_alu_src", 0 7, 0 0;
v012778E8 .array "temp_ce", 0 7, 0 0;
v01277050 .array "temp_data_rs", 0 7, 31 0;
v01277158 .array "temp_data_rt", 0 7, 31 0;
v01277418 .array "temp_funct", 0 7, 5 0;
v01277208 .array "temp_imm", 0 7, 15 0;
v01277AA0 .array "temp_jal", 0 7, 0 0;
v01277578 .array "temp_jal_addr", 0 7, 25 0;
v01277100 .array "temp_jr", 0 7, 0 0;
v01277368 .array "temp_memtoreg", 0 7, 0 0;
v01277310 .array "temp_memwrite", 0 7, 0 0;
v012771B0 .array "temp_opcode", 0 7, 5 0;
v01277730 .array "temp_pc", 0 7, 31 0;
v01277A48 .array "temp_reg_dst", 0 7, 0 0;
v01277470 .array "temp_reg_write", 0 7, 0 0;
E_01226E90 .event negedge, v01277C00_0, v012763B8_0;
L_01278790 .array/port v012778E8, v01276360_0;
L_012785D8 .array/port v01277100, v01276360_0;
L_01278840 .array/port v01277730, v01276360_0;
L_01278898 .array/port v01277208, v01276360_0;
L_01278B58 .array/port v01277AA0, v01276360_0;
L_01278DC0 .array/port v01277418, v01276360_0;
L_01278F20 .array/port v012771B0, v01276360_0;
L_01278FD0 .array/port v01277AF8, v01276360_0;
L_01278D68 .array/port v01277788, v01276360_0;
L_01278CB8 .array/port v012770A8, v01276360_0;
L_01278E18 .array/port v01277050, v01276360_0;
L_01278BB0 .array/port v01277158, v01276360_0;
L_01278D10 .array/port v01277A48, v01276360_0;
L_01278E70 .array/port v01277628, v01276360_0;
L_01278F78 .array/port v01277578, v01276360_0;
L_01278C60 .array/port v01277368, v01276360_0;
L_01278EC8 .array/port v01277310, v01276360_0;
L_01278C08 .array/port v01277470, v01276360_0;
    .scope S_0122B510;
T_1 ;
    %wait E_01226E90;
    %load/v 8, v01277C00_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_1.0, 8;
    %set/v v01276468_0, 0, 32;
T_1.2 ;
    %load/v 8, v01276468_0, 32;
   %cmpi/s 8, 8, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012778E8, 0, 0;
t_0 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277100, 0, 0;
t_1 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277AA0, 0, 0;
t_2 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277A48, 0, 0;
t_3 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_4, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277628, 0, 0;
t_4 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_5, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277368, 0, 0;
t_5 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277310, 0, 0;
t_6 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_7, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277470, 0, 0;
t_7 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_8, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277730, 0, 0;
t_8 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_9, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277208, 0, 0;
t_9 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_10, 4;
    %ix/load 0, 5, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277AF8, 0, 0;
t_10 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_11, 4;
    %ix/load 0, 5, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277788, 0, 0;
t_11 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_12, 4;
    %ix/load 0, 5, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012770A8, 0, 0;
t_12 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_13, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277050, 0, 0;
t_13 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_14, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277158, 0, 0;
t_14 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_15, 4;
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277418, 0, 0;
t_15 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_16, 4;
    %ix/load 0, 26, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277578, 0, 0;
t_16 ;
    %ix/getv/s 3, v01276468_0;
    %jmp/1 t_17, 4;
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012771B0, 0, 0;
t_17 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v01276468_0, 32;
    %set/v v01276468_0, 8, 32;
    %jmp T_1.2;
T_1.3 ;
    %ix/load 0, 8, 0;
    %assign/v0 v012761A8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v01276360_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v01276570_0, 0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v01276B48_0, 1;
    %jmp/0xz  T_1.4, 8;
    %load/v 8, v012761A8_0, 8;
    %mov 16, 0, 24;
   %cmpi/u 8, 8, 32;
    %jmp/0xz  T_1.6, 5;
    %load/v 8, v01276830_0, 1;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_18, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012778E8, 0, 8;
t_18 ;
    %load/v 8, v01276BF8_0, 32;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_19, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277730, 0, 8;
t_19 ;
    %load/v 8, v01276C50_0, 1;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_20, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277100, 0, 8;
t_20 ;
    %load/v 8, v01276A40_0, 1;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_21, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277AA0, 0, 8;
t_21 ;
    %load/v 8, v01276728_0, 16;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_22, 4;
    %ix/load 0, 16, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277208, 0, 8;
t_22 ;
    %load/v 8, v01276678_0, 6;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_23, 4;
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277418, 0, 8;
t_23 ;
    %load/v 8, v01276E08_0, 6;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_24, 4;
    %ix/load 0, 6, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012771B0, 0, 8;
t_24 ;
    %load/v 8, v01276D00_0, 1;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_25, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277A48, 0, 8;
t_25 ;
    %load/v 8, v012769E8_0, 1;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_26, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277628, 0, 8;
t_26 ;
    %load/v 8, v012762B0_0, 5;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_27, 4;
    %ix/load 0, 5, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277AF8, 0, 8;
t_27 ;
    %load/v 8, v012767D8_0, 5;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_28, 4;
    %ix/load 0, 5, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277788, 0, 8;
t_28 ;
    %load/v 8, v012764C0_0, 5;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_29, 4;
    %ix/load 0, 5, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v012770A8, 0, 8;
t_29 ;
    %load/v 8, v01276620_0, 32;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_30, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277050, 0, 8;
t_30 ;
    %load/v 8, v01276518_0, 32;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_31, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277158, 0, 8;
t_31 ;
    %load/v 8, v01276BA0_0, 1;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_32, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277368, 0, 8;
t_32 ;
    %load/v 8, v01276E60_0, 1;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_33, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277310, 0, 8;
t_33 ;
    %load/v 8, v01276A98_0, 26;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_34, 4;
    %ix/load 0, 26, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277578, 0, 8;
t_34 ;
    %load/v 8, v01276EB8_0, 1;
    %ix/getv 3, v01276570_0;
    %jmp/1 t_35, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01277470, 0, 8;
t_35 ;
    %load/v 8, v012761A8_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %ix/load 0, 8, 0;
    %assign/v0 v012761A8_0, 0, 8;
    %load/v 8, v01276570_0, 8;
    %mov 16, 0, 25;
    %cmpi/u 8, 7, 33;
    %mov 8, 4, 1;
    %jmp/0  T_1.8, 8;
    %mov 9, 0, 32;
    %jmp/1  T_1.10, 8;
T_1.8 ; End of true expr.
    %load/v 41, v01276570_0, 8;
    %mov 49, 0, 24;
    %addi 41, 1, 32;
    %jmp/0  T_1.9, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_1.10;
T_1.9 ;
    %mov 9, 41, 32; Return false value
T_1.10 ;
    %ix/load 0, 8, 0;
    %assign/v0 v01276570_0, 0, 9;
T_1.6 ;
T_1.4 ;
    %load/v 8, v01276CA8_0, 1;
    %jmp/0xz  T_1.11, 8;
    %load/v 8, v012761A8_0, 8;
    %mov 16, 0, 1;
    %cmp/u 0, 8, 9;
    %jmp/0xz  T_1.13, 5;
    %load/v 8, v012761A8_0, 8;
    %mov 16, 0, 24;
    %subi 8, 1, 32;
    %ix/load 0, 8, 0;
    %assign/v0 v012761A8_0, 0, 8;
    %load/v 8, v01276360_0, 8;
    %mov 16, 0, 25;
    %cmpi/u 8, 7, 33;
    %mov 8, 4, 1;
    %jmp/0  T_1.15, 8;
    %mov 9, 0, 32;
    %jmp/1  T_1.17, 8;
T_1.15 ; End of true expr.
    %load/v 41, v01276360_0, 8;
    %mov 49, 0, 24;
    %addi 41, 1, 32;
    %jmp/0  T_1.16, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_1.17;
T_1.16 ;
    %mov 9, 41, 32; Return false value
T_1.17 ;
    %ix/load 0, 8, 0;
    %assign/v0 v01276360_0, 0, 9;
T_1.13 ;
T_1.11 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0122BC80;
T_2 ;
    %delay 5000, 0;
    %load/v 8, v01277260_0, 1;
    %inv 8, 1;
    %set/v v01277260_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0122BC80;
T_3 ;
    %vpi_call 2 91 "$dumpfile", "./waveform/queue_comps.vcd";
    %vpi_call 2 92 "$dumpvars", 1'sb0, S_0122BC80;
    %end;
    .thread T_3;
    .scope S_0122BC80;
T_4 ;
    %set/v v01277260_0, 0, 1;
    %set/v v01278580_0, 1, 1;
    %set/v v012789A0_0, 0, 1;
    %set/v v01278318_0, 0, 1;
    %set/v v01278948_0, 0, 32;
    %vpi_call 2 121 "$display", "Test 1: Reset";
    %delay 10000, 0;
    %set/v v01278580_0, 0, 1;
    %delay 10000, 0;
    %set/v v01278580_0, 1, 1;
    %delay 10000, 0;
    %vpi_call 2 127 "$display", "Test 2: Writing 3 items (Size is 8)";
    %movi 8, 16, 32;
    %set/v v012777E0_0, 8, 32;
    %movi 8, 1, 6;
    %set/v v01277520_0, 8, 6;
    %fork TD_tb_queue_comps.write_queue, S_0122B598;
    %join;
    %movi 8, 20, 32;
    %set/v v012777E0_0, 8, 32;
    %movi 8, 2, 6;
    %set/v v01277520_0, 8, 6;
    %fork TD_tb_queue_comps.write_queue, S_0122B598;
    %join;
    %movi 8, 24, 32;
    %set/v v012777E0_0, 8, 32;
    %movi 8, 3, 6;
    %set/v v01277520_0, 8, 6;
    %fork TD_tb_queue_comps.write_queue, S_0122B598;
    %join;
    %vpi_call 2 133 "$display", "Test 3: Reading 2 items";
    %set/v v01278318_0, 1, 1;
    %wait E_01226FD0;
    %vpi_call 2 136 "$display", "Read PC: %h (Exp: 00000010)", v01278420_0;
    %wait E_01226FD0;
    %vpi_call 2 139 "$display", "Read PC: %h (Exp: 00000014)", v01278420_0;
    %set/v v01278318_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 143 "$display", "Current Output PC (Peek Item 3): %h (Exp: 00000018)", v01278420_0;
    %vpi_call 2 146 "$display", "Test 4: Simultaneous Read and Write";
    %set/v v012789A0_0, 1, 1;
    %set/v v01278318_0, 1, 1;
    %movi 8, 32, 32;
    %set/v v01278948_0, 8, 32;
    %wait E_01226FD0;
    %set/v v012789A0_0, 0, 1;
    %set/v v01278318_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 161 "$display", "After Simult. R/W - Output PC: %h (Exp: 00000020)", v01278420_0;
    %vpi_call 2 163 "$finish";
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_queue_comps.v";
    "././source/queue_components.v";
