INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab1/lab1.srcs/sources_1/new/fulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lkeilly/Desktop/UNC stuff/Spring2020/COMP541/Labs/projects/lab1/lab1.srcs/sim_2/new/fulladder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_test
