# do Processador_mips.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Processador_mips_final
# 
# Top level modules:
# 	Processador_mips_final
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Processador_mips_final_vlg_sample_tst
# -- Compiling module Processador_mips_final_vlg_check_tst
# -- Compiling module Processador_mips_final_vlg_vec_tst
# 
# Top level modules:
# 	Processador_mips_final_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Processador_mips_final_vlg_vec_tst 
# Loading work.Processador_mips_final_vlg_vec_tst
# Loading work.Processador_mips_final
# Loading cycloneii_ver.cycloneii_ram_block
# Loading cycloneii_ver.cycloneii_ram_register
# Loading cycloneii_ver.cycloneii_ram_pulse_generator
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading work.Processador_mips_final_vlg_sample_tst
# Loading work.Processador_mips_final_vlg_check_tst
# ** Error: (vsim-3063) Processador_mips.vt(3568): Port 'OUTPUT' not found in the connected module (27th connection).
# 
#         Region: /Processador_mips_final_vlg_vec_tst/i1
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Error loading design
