#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18fbd00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18fbe90 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18ed2d0 .functor NOT 1, L_0x1958fe0, C4<0>, C4<0>, C4<0>;
L_0x1958dc0 .functor XOR 2, L_0x1958c60, L_0x1958d20, C4<00>, C4<00>;
L_0x1958ed0 .functor XOR 2, L_0x1958dc0, L_0x1958e30, C4<00>, C4<00>;
v0x1950860_0 .net *"_ivl_10", 1 0, L_0x1958e30;  1 drivers
v0x1950960_0 .net *"_ivl_12", 1 0, L_0x1958ed0;  1 drivers
v0x1950a40_0 .net *"_ivl_2", 1 0, L_0x1953b80;  1 drivers
v0x1950b00_0 .net *"_ivl_4", 1 0, L_0x1958c60;  1 drivers
v0x1950be0_0 .net *"_ivl_6", 1 0, L_0x1958d20;  1 drivers
v0x1950d10_0 .net *"_ivl_8", 1 0, L_0x1958dc0;  1 drivers
v0x1950df0_0 .net "a", 0 0, v0x194b440_0;  1 drivers
v0x1950e90_0 .net "b", 0 0, v0x194b4e0_0;  1 drivers
v0x1950f30_0 .net "c", 0 0, v0x194b580_0;  1 drivers
v0x1950fd0_0 .var "clk", 0 0;
v0x1951070_0 .net "d", 0 0, v0x194b6c0_0;  1 drivers
v0x1951110_0 .net "out_pos_dut", 0 0, L_0x1958b00;  1 drivers
v0x19511b0_0 .net "out_pos_ref", 0 0, L_0x19526e0;  1 drivers
v0x1951250_0 .net "out_sop_dut", 0 0, L_0x1955a80;  1 drivers
v0x19512f0_0 .net "out_sop_ref", 0 0, L_0x1925bf0;  1 drivers
v0x1951390_0 .var/2u "stats1", 223 0;
v0x1951430_0 .var/2u "strobe", 0 0;
v0x19514d0_0 .net "tb_match", 0 0, L_0x1958fe0;  1 drivers
v0x19515a0_0 .net "tb_mismatch", 0 0, L_0x18ed2d0;  1 drivers
v0x1951640_0 .net "wavedrom_enable", 0 0, v0x194b990_0;  1 drivers
v0x1951710_0 .net "wavedrom_title", 511 0, v0x194ba30_0;  1 drivers
L_0x1953b80 .concat [ 1 1 0 0], L_0x19526e0, L_0x1925bf0;
L_0x1958c60 .concat [ 1 1 0 0], L_0x19526e0, L_0x1925bf0;
L_0x1958d20 .concat [ 1 1 0 0], L_0x1958b00, L_0x1955a80;
L_0x1958e30 .concat [ 1 1 0 0], L_0x19526e0, L_0x1925bf0;
L_0x1958fe0 .cmp/eeq 2, L_0x1953b80, L_0x1958ed0;
S_0x18fc020 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x18fbe90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18ed6b0 .functor AND 1, v0x194b580_0, v0x194b6c0_0, C4<1>, C4<1>;
L_0x18eda90 .functor NOT 1, v0x194b440_0, C4<0>, C4<0>, C4<0>;
L_0x18ede70 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x18ee0f0 .functor AND 1, L_0x18eda90, L_0x18ede70, C4<1>, C4<1>;
L_0x1906910 .functor AND 1, L_0x18ee0f0, v0x194b580_0, C4<1>, C4<1>;
L_0x1925bf0 .functor OR 1, L_0x18ed6b0, L_0x1906910, C4<0>, C4<0>;
L_0x1951b60 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1951bd0 .functor OR 1, L_0x1951b60, v0x194b6c0_0, C4<0>, C4<0>;
L_0x1951ce0 .functor AND 1, v0x194b580_0, L_0x1951bd0, C4<1>, C4<1>;
L_0x1951da0 .functor NOT 1, v0x194b440_0, C4<0>, C4<0>, C4<0>;
L_0x1951e70 .functor OR 1, L_0x1951da0, v0x194b4e0_0, C4<0>, C4<0>;
L_0x1951ee0 .functor AND 1, L_0x1951ce0, L_0x1951e70, C4<1>, C4<1>;
L_0x1952060 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x19520d0 .functor OR 1, L_0x1952060, v0x194b6c0_0, C4<0>, C4<0>;
L_0x1951ff0 .functor AND 1, v0x194b580_0, L_0x19520d0, C4<1>, C4<1>;
L_0x1952260 .functor NOT 1, v0x194b440_0, C4<0>, C4<0>, C4<0>;
L_0x1952360 .functor OR 1, L_0x1952260, v0x194b6c0_0, C4<0>, C4<0>;
L_0x1952420 .functor AND 1, L_0x1951ff0, L_0x1952360, C4<1>, C4<1>;
L_0x19525d0 .functor XNOR 1, L_0x1951ee0, L_0x1952420, C4<0>, C4<0>;
v0x18ecc00_0 .net *"_ivl_0", 0 0, L_0x18ed6b0;  1 drivers
v0x18ed000_0 .net *"_ivl_12", 0 0, L_0x1951b60;  1 drivers
v0x18ed3e0_0 .net *"_ivl_14", 0 0, L_0x1951bd0;  1 drivers
v0x18ed7c0_0 .net *"_ivl_16", 0 0, L_0x1951ce0;  1 drivers
v0x18edba0_0 .net *"_ivl_18", 0 0, L_0x1951da0;  1 drivers
v0x18edf80_0 .net *"_ivl_2", 0 0, L_0x18eda90;  1 drivers
v0x18ee200_0 .net *"_ivl_20", 0 0, L_0x1951e70;  1 drivers
v0x19499b0_0 .net *"_ivl_24", 0 0, L_0x1952060;  1 drivers
v0x1949a90_0 .net *"_ivl_26", 0 0, L_0x19520d0;  1 drivers
v0x1949b70_0 .net *"_ivl_28", 0 0, L_0x1951ff0;  1 drivers
v0x1949c50_0 .net *"_ivl_30", 0 0, L_0x1952260;  1 drivers
v0x1949d30_0 .net *"_ivl_32", 0 0, L_0x1952360;  1 drivers
v0x1949e10_0 .net *"_ivl_36", 0 0, L_0x19525d0;  1 drivers
L_0x7fda5438d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1949ed0_0 .net *"_ivl_38", 0 0, L_0x7fda5438d018;  1 drivers
v0x1949fb0_0 .net *"_ivl_4", 0 0, L_0x18ede70;  1 drivers
v0x194a090_0 .net *"_ivl_6", 0 0, L_0x18ee0f0;  1 drivers
v0x194a170_0 .net *"_ivl_8", 0 0, L_0x1906910;  1 drivers
v0x194a250_0 .net "a", 0 0, v0x194b440_0;  alias, 1 drivers
v0x194a310_0 .net "b", 0 0, v0x194b4e0_0;  alias, 1 drivers
v0x194a3d0_0 .net "c", 0 0, v0x194b580_0;  alias, 1 drivers
v0x194a490_0 .net "d", 0 0, v0x194b6c0_0;  alias, 1 drivers
v0x194a550_0 .net "out_pos", 0 0, L_0x19526e0;  alias, 1 drivers
v0x194a610_0 .net "out_sop", 0 0, L_0x1925bf0;  alias, 1 drivers
v0x194a6d0_0 .net "pos0", 0 0, L_0x1951ee0;  1 drivers
v0x194a790_0 .net "pos1", 0 0, L_0x1952420;  1 drivers
L_0x19526e0 .functor MUXZ 1, L_0x7fda5438d018, L_0x1951ee0, L_0x19525d0, C4<>;
S_0x194a910 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x18fbe90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x194b440_0 .var "a", 0 0;
v0x194b4e0_0 .var "b", 0 0;
v0x194b580_0 .var "c", 0 0;
v0x194b620_0 .net "clk", 0 0, v0x1950fd0_0;  1 drivers
v0x194b6c0_0 .var "d", 0 0;
v0x194b7b0_0 .var/2u "fail", 0 0;
v0x194b850_0 .var/2u "fail1", 0 0;
v0x194b8f0_0 .net "tb_match", 0 0, L_0x1958fe0;  alias, 1 drivers
v0x194b990_0 .var "wavedrom_enable", 0 0;
v0x194ba30_0 .var "wavedrom_title", 511 0;
E_0x18fa670/0 .event negedge, v0x194b620_0;
E_0x18fa670/1 .event posedge, v0x194b620_0;
E_0x18fa670 .event/or E_0x18fa670/0, E_0x18fa670/1;
S_0x194ac40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x194a910;
 .timescale -12 -12;
v0x194ae80_0 .var/2s "i", 31 0;
E_0x18fa510 .event posedge, v0x194b620_0;
S_0x194af80 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x194a910;
 .timescale -12 -12;
v0x194b180_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x194b260 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x194a910;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x194bc10 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x18fbe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1952890 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1952a30 .functor AND 1, v0x194b440_0, L_0x1952890, C4<1>, C4<1>;
L_0x1952b10 .functor NOT 1, v0x194b580_0, C4<0>, C4<0>, C4<0>;
L_0x1952c90 .functor AND 1, L_0x1952a30, L_0x1952b10, C4<1>, C4<1>;
L_0x1952dd0 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1952f50 .functor AND 1, L_0x1952c90, L_0x1952dd0, C4<1>, C4<1>;
L_0x19530a0 .functor NOT 1, v0x194b440_0, C4<0>, C4<0>, C4<0>;
L_0x1953220 .functor AND 1, L_0x19530a0, v0x194b4e0_0, C4<1>, C4<1>;
L_0x1953330 .functor NOT 1, v0x194b580_0, C4<0>, C4<0>, C4<0>;
L_0x19533a0 .functor AND 1, L_0x1953220, L_0x1953330, C4<1>, C4<1>;
L_0x1953510 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1953580 .functor AND 1, L_0x19533a0, L_0x1953510, C4<1>, C4<1>;
L_0x19536b0 .functor OR 1, L_0x1952f50, L_0x1953580, C4<0>, C4<0>;
L_0x19537c0 .functor NOT 1, v0x194b440_0, C4<0>, C4<0>, C4<0>;
L_0x1953640 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x19538b0 .functor AND 1, L_0x19537c0, L_0x1953640, C4<1>, C4<1>;
L_0x1953a50 .functor AND 1, L_0x19538b0, v0x194b580_0, C4<1>, C4<1>;
L_0x1953b10 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1953c20 .functor AND 1, L_0x1953a50, L_0x1953b10, C4<1>, C4<1>;
L_0x1953d30 .functor OR 1, L_0x19536b0, L_0x1953c20, C4<0>, C4<0>;
L_0x1953ef0 .functor NOT 1, v0x194b440_0, C4<0>, C4<0>, C4<0>;
L_0x1953f60 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1954090 .functor AND 1, L_0x1953ef0, L_0x1953f60, C4<1>, C4<1>;
L_0x19541a0 .functor NOT 1, v0x194b580_0, C4<0>, C4<0>, C4<0>;
L_0x19542e0 .functor AND 1, L_0x1954090, L_0x19541a0, C4<1>, C4<1>;
L_0x19543f0 .functor AND 1, L_0x19542e0, v0x194b6c0_0, C4<1>, C4<1>;
L_0x1954590 .functor OR 1, L_0x1953d30, L_0x19543f0, C4<0>, C4<0>;
L_0x19546a0 .functor NOT 1, v0x194b440_0, C4<0>, C4<0>, C4<0>;
L_0x1954800 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1954870 .functor AND 1, L_0x19546a0, L_0x1954800, C4<1>, C4<1>;
L_0x1954a80 .functor NOT 1, v0x194b580_0, C4<0>, C4<0>, C4<0>;
L_0x1954af0 .functor AND 1, L_0x1954870, L_0x1954a80, C4<1>, C4<1>;
L_0x1954d10 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1954d80 .functor AND 1, L_0x1954af0, L_0x1954d10, C4<1>, C4<1>;
L_0x1954fb0 .functor OR 1, L_0x1954590, L_0x1954d80, C4<0>, C4<0>;
L_0x19550c0 .functor AND 1, v0x194b440_0, v0x194b4e0_0, C4<1>, C4<1>;
L_0x1955260 .functor AND 1, L_0x19550c0, v0x194b580_0, C4<1>, C4<1>;
L_0x1955320 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1955130 .functor AND 1, L_0x1955260, L_0x1955320, C4<1>, C4<1>;
L_0x19554d0 .functor OR 1, L_0x1954fb0, L_0x1955130, C4<0>, C4<0>;
L_0x1955730 .functor AND 1, v0x194b440_0, v0x194b4e0_0, C4<1>, C4<1>;
L_0x19557a0 .functor AND 1, L_0x1955730, v0x194b580_0, C4<1>, C4<1>;
L_0x19559c0 .functor AND 1, L_0x19557a0, v0x194b6c0_0, C4<1>, C4<1>;
L_0x1955a80 .functor OR 1, L_0x19554d0, L_0x19559c0, C4<0>, C4<0>;
L_0x1955d50 .functor NOT 1, v0x194b440_0, C4<0>, C4<0>, C4<0>;
L_0x1955dc0 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1955fb0 .functor OR 1, L_0x1955d50, L_0x1955dc0, C4<0>, C4<0>;
L_0x19560c0 .functor NOT 1, v0x194b580_0, C4<0>, C4<0>, C4<0>;
L_0x19562c0 .functor OR 1, L_0x1955fb0, L_0x19560c0, C4<0>, C4<0>;
L_0x19563d0 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x19565e0 .functor OR 1, L_0x19562c0, L_0x19563d0, C4<0>, C4<0>;
L_0x19566f0 .functor NOT 1, v0x194b4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1956910 .functor OR 1, v0x194b440_0, L_0x19566f0, C4<0>, C4<0>;
L_0x19569d0 .functor NOT 1, v0x194b580_0, C4<0>, C4<0>, C4<0>;
L_0x1956e10 .functor OR 1, L_0x1956910, L_0x19569d0, C4<0>, C4<0>;
L_0x1956f20 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1957370 .functor OR 1, L_0x1956e10, L_0x1956f20, C4<0>, C4<0>;
L_0x1957480 .functor AND 1, L_0x19565e0, L_0x1957370, C4<1>, C4<1>;
L_0x1957770 .functor OR 1, v0x194b440_0, v0x194b4e0_0, C4<0>, C4<0>;
L_0x19579f0 .functor NOT 1, v0x194b580_0, C4<0>, C4<0>, C4<0>;
L_0x1957c50 .functor OR 1, L_0x1957770, L_0x19579f0, C4<0>, C4<0>;
L_0x1957d60 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x1957fd0 .functor OR 1, L_0x1957c50, L_0x1957d60, C4<0>, C4<0>;
L_0x19580e0 .functor AND 1, L_0x1957480, L_0x1957fd0, C4<1>, C4<1>;
L_0x1958400 .functor OR 1, v0x194b440_0, v0x194b4e0_0, C4<0>, C4<0>;
L_0x1958470 .functor OR 1, L_0x1958400, v0x194b580_0, C4<0>, C4<0>;
L_0x1958750 .functor NOT 1, v0x194b6c0_0, C4<0>, C4<0>, C4<0>;
L_0x19587c0 .functor OR 1, L_0x1958470, L_0x1958750, C4<0>, C4<0>;
L_0x1958b00 .functor AND 1, L_0x19580e0, L_0x19587c0, C4<1>, C4<1>;
v0x194bdd0_0 .net *"_ivl_0", 0 0, L_0x1952890;  1 drivers
v0x194beb0_0 .net *"_ivl_10", 0 0, L_0x1952f50;  1 drivers
v0x194bf90_0 .net *"_ivl_100", 0 0, L_0x19565e0;  1 drivers
v0x194c080_0 .net *"_ivl_102", 0 0, L_0x19566f0;  1 drivers
v0x194c160_0 .net *"_ivl_104", 0 0, L_0x1956910;  1 drivers
v0x194c290_0 .net *"_ivl_106", 0 0, L_0x19569d0;  1 drivers
v0x194c370_0 .net *"_ivl_108", 0 0, L_0x1956e10;  1 drivers
v0x194c450_0 .net *"_ivl_110", 0 0, L_0x1956f20;  1 drivers
v0x194c530_0 .net *"_ivl_112", 0 0, L_0x1957370;  1 drivers
v0x194c6a0_0 .net *"_ivl_114", 0 0, L_0x1957480;  1 drivers
v0x194c780_0 .net *"_ivl_116", 0 0, L_0x1957770;  1 drivers
v0x194c860_0 .net *"_ivl_118", 0 0, L_0x19579f0;  1 drivers
v0x194c940_0 .net *"_ivl_12", 0 0, L_0x19530a0;  1 drivers
v0x194ca20_0 .net *"_ivl_120", 0 0, L_0x1957c50;  1 drivers
v0x194cb00_0 .net *"_ivl_122", 0 0, L_0x1957d60;  1 drivers
v0x194cbe0_0 .net *"_ivl_124", 0 0, L_0x1957fd0;  1 drivers
v0x194ccc0_0 .net *"_ivl_126", 0 0, L_0x19580e0;  1 drivers
v0x194ceb0_0 .net *"_ivl_128", 0 0, L_0x1958400;  1 drivers
v0x194cf90_0 .net *"_ivl_130", 0 0, L_0x1958470;  1 drivers
v0x194d070_0 .net *"_ivl_132", 0 0, L_0x1958750;  1 drivers
v0x194d150_0 .net *"_ivl_134", 0 0, L_0x19587c0;  1 drivers
v0x194d230_0 .net *"_ivl_14", 0 0, L_0x1953220;  1 drivers
v0x194d310_0 .net *"_ivl_16", 0 0, L_0x1953330;  1 drivers
v0x194d3f0_0 .net *"_ivl_18", 0 0, L_0x19533a0;  1 drivers
v0x194d4d0_0 .net *"_ivl_2", 0 0, L_0x1952a30;  1 drivers
v0x194d5b0_0 .net *"_ivl_20", 0 0, L_0x1953510;  1 drivers
v0x194d690_0 .net *"_ivl_22", 0 0, L_0x1953580;  1 drivers
v0x194d770_0 .net *"_ivl_24", 0 0, L_0x19536b0;  1 drivers
v0x194d850_0 .net *"_ivl_26", 0 0, L_0x19537c0;  1 drivers
v0x194d930_0 .net *"_ivl_28", 0 0, L_0x1953640;  1 drivers
v0x194da10_0 .net *"_ivl_30", 0 0, L_0x19538b0;  1 drivers
v0x194daf0_0 .net *"_ivl_32", 0 0, L_0x1953a50;  1 drivers
v0x194dbd0_0 .net *"_ivl_34", 0 0, L_0x1953b10;  1 drivers
v0x194dec0_0 .net *"_ivl_36", 0 0, L_0x1953c20;  1 drivers
v0x194dfa0_0 .net *"_ivl_38", 0 0, L_0x1953d30;  1 drivers
v0x194e080_0 .net *"_ivl_4", 0 0, L_0x1952b10;  1 drivers
v0x194e160_0 .net *"_ivl_40", 0 0, L_0x1953ef0;  1 drivers
v0x194e240_0 .net *"_ivl_42", 0 0, L_0x1953f60;  1 drivers
v0x194e320_0 .net *"_ivl_44", 0 0, L_0x1954090;  1 drivers
v0x194e400_0 .net *"_ivl_46", 0 0, L_0x19541a0;  1 drivers
v0x194e4e0_0 .net *"_ivl_48", 0 0, L_0x19542e0;  1 drivers
v0x194e5c0_0 .net *"_ivl_50", 0 0, L_0x19543f0;  1 drivers
v0x194e6a0_0 .net *"_ivl_52", 0 0, L_0x1954590;  1 drivers
v0x194e780_0 .net *"_ivl_54", 0 0, L_0x19546a0;  1 drivers
v0x194e860_0 .net *"_ivl_56", 0 0, L_0x1954800;  1 drivers
v0x194e940_0 .net *"_ivl_58", 0 0, L_0x1954870;  1 drivers
v0x194ea20_0 .net *"_ivl_6", 0 0, L_0x1952c90;  1 drivers
v0x194eb00_0 .net *"_ivl_60", 0 0, L_0x1954a80;  1 drivers
v0x194ebe0_0 .net *"_ivl_62", 0 0, L_0x1954af0;  1 drivers
v0x194ecc0_0 .net *"_ivl_64", 0 0, L_0x1954d10;  1 drivers
v0x194eda0_0 .net *"_ivl_66", 0 0, L_0x1954d80;  1 drivers
v0x194ee80_0 .net *"_ivl_68", 0 0, L_0x1954fb0;  1 drivers
v0x194ef60_0 .net *"_ivl_70", 0 0, L_0x19550c0;  1 drivers
v0x194f040_0 .net *"_ivl_72", 0 0, L_0x1955260;  1 drivers
v0x194f120_0 .net *"_ivl_74", 0 0, L_0x1955320;  1 drivers
v0x194f200_0 .net *"_ivl_76", 0 0, L_0x1955130;  1 drivers
v0x194f2e0_0 .net *"_ivl_78", 0 0, L_0x19554d0;  1 drivers
v0x194f3c0_0 .net *"_ivl_8", 0 0, L_0x1952dd0;  1 drivers
v0x194f4a0_0 .net *"_ivl_80", 0 0, L_0x1955730;  1 drivers
v0x194f580_0 .net *"_ivl_82", 0 0, L_0x19557a0;  1 drivers
v0x194f660_0 .net *"_ivl_84", 0 0, L_0x19559c0;  1 drivers
v0x194f740_0 .net *"_ivl_88", 0 0, L_0x1955d50;  1 drivers
v0x194f820_0 .net *"_ivl_90", 0 0, L_0x1955dc0;  1 drivers
v0x194f900_0 .net *"_ivl_92", 0 0, L_0x1955fb0;  1 drivers
v0x194f9e0_0 .net *"_ivl_94", 0 0, L_0x19560c0;  1 drivers
v0x194fed0_0 .net *"_ivl_96", 0 0, L_0x19562c0;  1 drivers
v0x194ffb0_0 .net *"_ivl_98", 0 0, L_0x19563d0;  1 drivers
v0x1950090_0 .net "a", 0 0, v0x194b440_0;  alias, 1 drivers
v0x1950130_0 .net "b", 0 0, v0x194b4e0_0;  alias, 1 drivers
v0x1950220_0 .net "c", 0 0, v0x194b580_0;  alias, 1 drivers
v0x1950310_0 .net "d", 0 0, v0x194b6c0_0;  alias, 1 drivers
v0x1950400_0 .net "out_pos", 0 0, L_0x1958b00;  alias, 1 drivers
v0x19504c0_0 .net "out_sop", 0 0, L_0x1955a80;  alias, 1 drivers
S_0x1950640 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x18fbe90;
 .timescale -12 -12;
E_0x18e29f0 .event anyedge, v0x1951430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1951430_0;
    %nor/r;
    %assign/vec4 v0x1951430_0, 0;
    %wait E_0x18e29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x194a910;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x194b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x194b850_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x194a910;
T_4 ;
    %wait E_0x18fa670;
    %load/vec4 v0x194b8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x194b7b0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x194a910;
T_5 ;
    %wait E_0x18fa510;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %wait E_0x18fa510;
    %load/vec4 v0x194b7b0_0;
    %store/vec4 v0x194b850_0, 0, 1;
    %fork t_1, S_0x194ac40;
    %jmp t_0;
    .scope S_0x194ac40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x194ae80_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x194ae80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x18fa510;
    %load/vec4 v0x194ae80_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x194ae80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x194ae80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x194a910;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18fa670;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x194b6c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b580_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x194b4e0_0, 0;
    %assign/vec4 v0x194b440_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x194b7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x194b850_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x18fbe90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1950fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1951430_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x18fbe90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1950fd0_0;
    %inv;
    %store/vec4 v0x1950fd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x18fbe90;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x194b620_0, v0x19515a0_0, v0x1950df0_0, v0x1950e90_0, v0x1950f30_0, v0x1951070_0, v0x19512f0_0, v0x1951250_0, v0x19511b0_0, v0x1951110_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x18fbe90;
T_9 ;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1951390_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x18fbe90;
T_10 ;
    %wait E_0x18fa670;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1951390_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1951390_0, 4, 32;
    %load/vec4 v0x19514d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1951390_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1951390_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1951390_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19512f0_0;
    %load/vec4 v0x19512f0_0;
    %load/vec4 v0x1951250_0;
    %xor;
    %load/vec4 v0x19512f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1951390_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1951390_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19511b0_0;
    %load/vec4 v0x19511b0_0;
    %load/vec4 v0x1951110_0;
    %xor;
    %load/vec4 v0x19511b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1951390_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1951390_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1951390_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/ece241_2013_q2/iter1/response4/top_module.sv";
