ISim log file
Running: H:\FIFO - VLSI Project\RTL Design\FIFO_TOP_3\test_bench3_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb H:/FIFO - VLSI Project/RTL Design/FIFO_TOP_3/test_bench3_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
