;buildInfoPackage: chisel3, version: 3.1.2, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2018-07-25 16:52:17.431, builtAtMillis: 1532537537431
circuit data_trans : 
  module data_gen : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_valid : UInt<1>, dOut : UInt<8>, dOut_addr : UInt<10>, dOut_valid : UInt<1>}
    
    reg temp : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[SRAM.scala 87:19]
    reg value : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Counter.scala 26:33]
    when io.input_valid : @[Counter.scala 63:17]
      node _T_18 = eq(value, UInt<8>("h0bf")) @[Counter.scala 34:24]
      node _T_20 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_21 = tail(_T_20, 1) @[Counter.scala 35:22]
      value <= _T_21 @[Counter.scala 35:13]
      when _T_18 : @[Counter.scala 37:21]
        value <= UInt<1>("h00") @[Counter.scala 37:29]
        skip @[Counter.scala 37:21]
      skip @[Counter.scala 63:17]
    node valid = and(io.input_valid, _T_18) @[Counter.scala 64:20]
    when io.input_valid : @[SRAM.scala 93:23]
      reg _T_25 : UInt<1>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_25 <= io.input_valid @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      io.dOut_valid <= _T_25 @[SRAM.scala 94:18]
      io.dOut_addr <= value @[SRAM.scala 95:17]
      skip @[SRAM.scala 93:23]
    else : @[SRAM.scala 96:14]
      io.dOut_valid <= UInt<1>("h00") @[SRAM.scala 97:18]
      io.dOut_addr <= UInt<10>("h00") @[SRAM.scala 98:17]
      skip @[SRAM.scala 96:14]
    when io.dOut_valid : @[SRAM.scala 101:22]
      node _T_29 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_29 @[SRAM.scala 103:11]
      node _T_31 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_31 @[SRAM.scala 103:11]
      node _T_33 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_33 @[SRAM.scala 103:11]
      node _T_35 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_35 @[SRAM.scala 103:11]
      node _T_37 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_37 @[SRAM.scala 103:11]
      node _T_39 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_39 @[SRAM.scala 103:11]
      node _T_41 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_41 @[SRAM.scala 103:11]
      node _T_43 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_43 @[SRAM.scala 103:11]
      node _T_45 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_45 @[SRAM.scala 103:11]
      node _T_47 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_47 @[SRAM.scala 103:11]
      node _T_49 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_49 @[SRAM.scala 103:11]
      node _T_51 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_51 @[SRAM.scala 103:11]
      node _T_53 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_53 @[SRAM.scala 103:11]
      node _T_55 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_55 @[SRAM.scala 103:11]
      node _T_57 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_57 @[SRAM.scala 103:11]
      node _T_59 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_59 @[SRAM.scala 103:11]
      node _T_61 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_61 @[SRAM.scala 103:11]
      node _T_63 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_63 @[SRAM.scala 103:11]
      node _T_65 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_65 @[SRAM.scala 103:11]
      node _T_67 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_67 @[SRAM.scala 103:11]
      node _T_69 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_69 @[SRAM.scala 103:11]
      node _T_71 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_71 @[SRAM.scala 103:11]
      node _T_73 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_73 @[SRAM.scala 103:11]
      node _T_75 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_75 @[SRAM.scala 103:11]
      node _T_77 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_77 @[SRAM.scala 103:11]
      node _T_79 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_79 @[SRAM.scala 103:11]
      node _T_81 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_81 @[SRAM.scala 103:11]
      node _T_83 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_83 @[SRAM.scala 103:11]
      node _T_85 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_85 @[SRAM.scala 103:11]
      node _T_87 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_87 @[SRAM.scala 103:11]
      node _T_89 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_89 @[SRAM.scala 103:11]
      node _T_91 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_91 @[SRAM.scala 103:11]
      node _T_93 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_93 @[SRAM.scala 103:11]
      node _T_95 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_95 @[SRAM.scala 103:11]
      node _T_97 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_97 @[SRAM.scala 103:11]
      node _T_99 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_99 @[SRAM.scala 103:11]
      node _T_101 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_101 @[SRAM.scala 103:11]
      node _T_103 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_103 @[SRAM.scala 103:11]
      node _T_105 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_105 @[SRAM.scala 103:11]
      node _T_107 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_107 @[SRAM.scala 103:11]
      node _T_109 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_109 @[SRAM.scala 103:11]
      node _T_111 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_111 @[SRAM.scala 103:11]
      node _T_113 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_113 @[SRAM.scala 103:11]
      node _T_115 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_115 @[SRAM.scala 103:11]
      node _T_117 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_117 @[SRAM.scala 103:11]
      node _T_119 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_119 @[SRAM.scala 103:11]
      node _T_121 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_121 @[SRAM.scala 103:11]
      node _T_123 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_123 @[SRAM.scala 103:11]
      node _T_125 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_125 @[SRAM.scala 103:11]
      node _T_127 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_127 @[SRAM.scala 103:11]
      node _T_129 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_129 @[SRAM.scala 103:11]
      node _T_131 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_131 @[SRAM.scala 103:11]
      node _T_133 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_133 @[SRAM.scala 103:11]
      node _T_135 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_135 @[SRAM.scala 103:11]
      node _T_137 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_137 @[SRAM.scala 103:11]
      node _T_139 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_139 @[SRAM.scala 103:11]
      node _T_141 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_141 @[SRAM.scala 103:11]
      node _T_143 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_143 @[SRAM.scala 103:11]
      node _T_145 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_145 @[SRAM.scala 103:11]
      node _T_147 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_147 @[SRAM.scala 103:11]
      node _T_149 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_149 @[SRAM.scala 103:11]
      node _T_151 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_151 @[SRAM.scala 103:11]
      node _T_153 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_153 @[SRAM.scala 103:11]
      node _T_155 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_155 @[SRAM.scala 103:11]
      node _T_157 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_157 @[SRAM.scala 103:11]
      node _T_159 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_159 @[SRAM.scala 103:11]
      node _T_161 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_161 @[SRAM.scala 103:11]
      node _T_163 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_163 @[SRAM.scala 103:11]
      node _T_165 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_165 @[SRAM.scala 103:11]
      node _T_167 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_167 @[SRAM.scala 103:11]
      node _T_169 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_169 @[SRAM.scala 103:11]
      node _T_171 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_171 @[SRAM.scala 103:11]
      node _T_173 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_173 @[SRAM.scala 103:11]
      node _T_175 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_175 @[SRAM.scala 103:11]
      node _T_177 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_177 @[SRAM.scala 103:11]
      node _T_179 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_179 @[SRAM.scala 103:11]
      node _T_181 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_181 @[SRAM.scala 103:11]
      node _T_183 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_183 @[SRAM.scala 103:11]
      node _T_185 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_185 @[SRAM.scala 103:11]
      node _T_187 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_187 @[SRAM.scala 103:11]
      node _T_189 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_189 @[SRAM.scala 103:11]
      node _T_191 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_191 @[SRAM.scala 103:11]
      node _T_193 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_193 @[SRAM.scala 103:11]
      node _T_195 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_195 @[SRAM.scala 103:11]
      node _T_197 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_197 @[SRAM.scala 103:11]
      node _T_199 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_199 @[SRAM.scala 103:11]
      node _T_201 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_201 @[SRAM.scala 103:11]
      node _T_203 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_203 @[SRAM.scala 103:11]
      node _T_205 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_205 @[SRAM.scala 103:11]
      node _T_207 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_207 @[SRAM.scala 103:11]
      node _T_209 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_209 @[SRAM.scala 103:11]
      node _T_211 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_211 @[SRAM.scala 103:11]
      node _T_213 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_213 @[SRAM.scala 103:11]
      node _T_215 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_215 @[SRAM.scala 103:11]
      node _T_217 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_217 @[SRAM.scala 103:11]
      node _T_219 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_219 @[SRAM.scala 103:11]
      node _T_221 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_221 @[SRAM.scala 103:11]
      node _T_223 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_223 @[SRAM.scala 103:11]
      node _T_225 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_225 @[SRAM.scala 103:11]
      node _T_227 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_227 @[SRAM.scala 103:11]
      node _T_229 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_229 @[SRAM.scala 103:11]
      node _T_231 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_231 @[SRAM.scala 103:11]
      node _T_233 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_233 @[SRAM.scala 103:11]
      node _T_235 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_235 @[SRAM.scala 103:11]
      node _T_237 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_237 @[SRAM.scala 103:11]
      node _T_239 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_239 @[SRAM.scala 103:11]
      node _T_241 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_241 @[SRAM.scala 103:11]
      node _T_243 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_243 @[SRAM.scala 103:11]
      node _T_245 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_245 @[SRAM.scala 103:11]
      node _T_247 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_247 @[SRAM.scala 103:11]
      node _T_249 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_249 @[SRAM.scala 103:11]
      node _T_251 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_251 @[SRAM.scala 103:11]
      node _T_253 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_253 @[SRAM.scala 103:11]
      node _T_255 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_255 @[SRAM.scala 103:11]
      node _T_257 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_257 @[SRAM.scala 103:11]
      node _T_259 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_259 @[SRAM.scala 103:11]
      node _T_261 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_261 @[SRAM.scala 103:11]
      node _T_263 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_263 @[SRAM.scala 103:11]
      node _T_265 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_265 @[SRAM.scala 103:11]
      node _T_267 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_267 @[SRAM.scala 103:11]
      node _T_269 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_269 @[SRAM.scala 103:11]
      node _T_271 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_271 @[SRAM.scala 103:11]
      node _T_273 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_273 @[SRAM.scala 103:11]
      node _T_275 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_275 @[SRAM.scala 103:11]
      node _T_277 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_277 @[SRAM.scala 103:11]
      node _T_279 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_279 @[SRAM.scala 103:11]
      node _T_281 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_281 @[SRAM.scala 103:11]
      node _T_283 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_283 @[SRAM.scala 103:11]
      node _T_285 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_285 @[SRAM.scala 103:11]
      node _T_287 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_287 @[SRAM.scala 103:11]
      node _T_289 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_289 @[SRAM.scala 103:11]
      node _T_291 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_291 @[SRAM.scala 103:11]
      node _T_293 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_293 @[SRAM.scala 103:11]
      node _T_295 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_295 @[SRAM.scala 103:11]
      node _T_297 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_297 @[SRAM.scala 103:11]
      node _T_299 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_299 @[SRAM.scala 103:11]
      node _T_301 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_301 @[SRAM.scala 103:11]
      node _T_303 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_303 @[SRAM.scala 103:11]
      node _T_305 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_305 @[SRAM.scala 103:11]
      node _T_307 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_307 @[SRAM.scala 103:11]
      node _T_309 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_309 @[SRAM.scala 103:11]
      node _T_311 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_311 @[SRAM.scala 103:11]
      node _T_313 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_313 @[SRAM.scala 103:11]
      node _T_315 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_315 @[SRAM.scala 103:11]
      node _T_317 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_317 @[SRAM.scala 103:11]
      node _T_319 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_319 @[SRAM.scala 103:11]
      node _T_321 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_321 @[SRAM.scala 103:11]
      node _T_323 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_323 @[SRAM.scala 103:11]
      node _T_325 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_325 @[SRAM.scala 103:11]
      node _T_327 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_327 @[SRAM.scala 103:11]
      node _T_329 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_329 @[SRAM.scala 103:11]
      node _T_331 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_331 @[SRAM.scala 103:11]
      node _T_333 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_333 @[SRAM.scala 103:11]
      node _T_335 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_335 @[SRAM.scala 103:11]
      node _T_337 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_337 @[SRAM.scala 103:11]
      node _T_339 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_339 @[SRAM.scala 103:11]
      node _T_341 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_341 @[SRAM.scala 103:11]
      node _T_343 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_343 @[SRAM.scala 103:11]
      node _T_345 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_345 @[SRAM.scala 103:11]
      node _T_347 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_347 @[SRAM.scala 103:11]
      node _T_349 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_349 @[SRAM.scala 103:11]
      node _T_351 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_351 @[SRAM.scala 103:11]
      node _T_353 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_353 @[SRAM.scala 103:11]
      node _T_355 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_355 @[SRAM.scala 103:11]
      node _T_357 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_357 @[SRAM.scala 103:11]
      node _T_359 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_359 @[SRAM.scala 103:11]
      node _T_361 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_361 @[SRAM.scala 103:11]
      node _T_363 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_363 @[SRAM.scala 103:11]
      node _T_365 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_365 @[SRAM.scala 103:11]
      node _T_367 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_367 @[SRAM.scala 103:11]
      node _T_369 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_369 @[SRAM.scala 103:11]
      node _T_371 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_371 @[SRAM.scala 103:11]
      node _T_373 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_373 @[SRAM.scala 103:11]
      node _T_375 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_375 @[SRAM.scala 103:11]
      node _T_377 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_377 @[SRAM.scala 103:11]
      node _T_379 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_379 @[SRAM.scala 103:11]
      node _T_381 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_381 @[SRAM.scala 103:11]
      node _T_383 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_383 @[SRAM.scala 103:11]
      node _T_385 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_385 @[SRAM.scala 103:11]
      node _T_387 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_387 @[SRAM.scala 103:11]
      node _T_389 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_389 @[SRAM.scala 103:11]
      node _T_391 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_391 @[SRAM.scala 103:11]
      node _T_393 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_393 @[SRAM.scala 103:11]
      node _T_395 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_395 @[SRAM.scala 103:11]
      node _T_397 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_397 @[SRAM.scala 103:11]
      node _T_399 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_399 @[SRAM.scala 103:11]
      node _T_401 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_401 @[SRAM.scala 103:11]
      node _T_403 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_403 @[SRAM.scala 103:11]
      node _T_405 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_405 @[SRAM.scala 103:11]
      node _T_407 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_407 @[SRAM.scala 103:11]
      node _T_409 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_409 @[SRAM.scala 103:11]
      node _T_411 = rem(value, UInt<8>("h080")) @[SRAM.scala 103:17]
      temp <= _T_411 @[SRAM.scala 103:11]
      skip @[SRAM.scala 101:22]
    else : @[SRAM.scala 105:14]
      temp <= UInt<8>("h00") @[SRAM.scala 106:9]
      skip @[SRAM.scala 105:14]
    io.dOut <= temp @[SRAM.scala 108:10]
    
  module Conter_pause : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip valid : UInt<1>, flip goal_num : UInt<8>, flip pulse : UInt<1>, cnt : UInt<8>, out_valid : UInt<1>}
    
    reg cnt_temp : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Rank_Chang.scala 15:23]
    when io.valid : @[Rank_Chang.scala 16:18]
      node _T_18 = sub(io.goal_num, UInt<1>("h01")) @[Rank_Chang.scala 17:47]
      node _T_19 = asUInt(_T_18) @[Rank_Chang.scala 17:47]
      node _T_20 = tail(_T_19, 1) @[Rank_Chang.scala 17:47]
      node _T_21 = neq(io.cnt, _T_20) @[Rank_Chang.scala 17:30]
      node _T_22 = and(io.pulse, _T_21) @[Rank_Chang.scala 17:19]
      when _T_22 : @[Rank_Chang.scala 17:56]
        node _T_24 = add(cnt_temp, UInt<1>("h01")) @[Rank_Chang.scala 18:27]
        node _T_25 = tail(_T_24, 1) @[Rank_Chang.scala 18:27]
        cnt_temp <= _T_25 @[Rank_Chang.scala 18:16]
        io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 19:20]
        skip @[Rank_Chang.scala 17:56]
      else : @[Rank_Chang.scala 20:62]
        node _T_28 = sub(io.goal_num, UInt<1>("h01")) @[Rank_Chang.scala 20:53]
        node _T_29 = asUInt(_T_28) @[Rank_Chang.scala 20:53]
        node _T_30 = tail(_T_29, 1) @[Rank_Chang.scala 20:53]
        node _T_31 = eq(io.cnt, _T_30) @[Rank_Chang.scala 20:36]
        node _T_32 = and(io.pulse, _T_31) @[Rank_Chang.scala 20:25]
        when _T_32 : @[Rank_Chang.scala 20:62]
          cnt_temp <= UInt<1>("h00") @[Rank_Chang.scala 21:16]
          io.out_valid <= UInt<1>("h01") @[Rank_Chang.scala 22:20]
          skip @[Rank_Chang.scala 20:62]
        else : @[Rank_Chang.scala 23:16]
          cnt_temp <= cnt_temp @[Rank_Chang.scala 24:16]
          io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 25:20]
          skip @[Rank_Chang.scala 23:16]
      skip @[Rank_Chang.scala 16:18]
    else : @[Rank_Chang.scala 27:14]
      cnt_temp <= UInt<1>("h00") @[Rank_Chang.scala 28:14]
      io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 29:18]
      skip @[Rank_Chang.scala 27:14]
    io.cnt <= cnt_temp @[Rank_Chang.scala 32:9]
    
  module Padding : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dIn : UInt<8>, flip in_valid : UInt<1>, dOut : UInt<8>, out_vaild : UInt<1>}
    
    reg Buffer : UInt<8>[61], clock @[SRAM.scala 124:17]
    reg addr : UInt, clock with : (reset => (reset, UInt<6>("h03c"))) @[SRAM.scala 125:19]
    reg value : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[Counter.scala 26:33]
    when io.in_valid : @[Counter.scala 63:17]
      node _T_84 = eq(value, UInt<4>("h0f")) @[Counter.scala 34:24]
      node _T_86 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_87 = tail(_T_86, 1) @[Counter.scala 35:22]
      value <= _T_87 @[Counter.scala 35:13]
      skip @[Counter.scala 63:17]
    node cnt_valid = and(io.in_valid, _T_84) @[Counter.scala 64:20]
    inst Conter_pause of Conter_pause @[Rank_Chang.scala 38:20]
    Conter_pause.clock <= clock
    Conter_pause.reset <= reset
    Conter_pause.io.valid <= io.in_valid @[Rank_Chang.scala 39:18]
    Conter_pause.io.goal_num <= UInt<4>("h0e") @[Rank_Chang.scala 40:21]
    Conter_pause.io.pulse <= cnt_valid @[Rank_Chang.scala 41:18]
    Buffer[0] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[1] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[2] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[3] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[4] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[5] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[6] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[7] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[8] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[9] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[10] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[11] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[12] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[13] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[14] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[15] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[16] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[17] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[18] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[19] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[20] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[21] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[22] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[23] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[24] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[25] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[26] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[27] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[28] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[29] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[30] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[31] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[32] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[33] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[34] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[35] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[36] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[37] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[38] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[39] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[40] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[41] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[42] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[43] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[44] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[45] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[46] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[47] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[48] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[49] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[50] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[51] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[52] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[53] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[54] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[55] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[56] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[57] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[58] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[59] <= UInt<1>("h00") @[SRAM.scala 135:14]
    Buffer[60] <= UInt<1>("h00") @[SRAM.scala 135:14]
    reg _T_152 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_152 <= io.in_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    when _T_152 : @[SRAM.scala 138:37]
      Buffer[1] <= Buffer[0] @[SRAM.scala 140:16]
      Buffer[2] <= Buffer[1] @[SRAM.scala 140:16]
      Buffer[3] <= Buffer[2] @[SRAM.scala 140:16]
      Buffer[4] <= Buffer[3] @[SRAM.scala 140:16]
      Buffer[5] <= Buffer[4] @[SRAM.scala 140:16]
      Buffer[6] <= Buffer[5] @[SRAM.scala 140:16]
      Buffer[7] <= Buffer[6] @[SRAM.scala 140:16]
      Buffer[8] <= Buffer[7] @[SRAM.scala 140:16]
      Buffer[9] <= Buffer[8] @[SRAM.scala 140:16]
      Buffer[10] <= Buffer[9] @[SRAM.scala 140:16]
      Buffer[11] <= Buffer[10] @[SRAM.scala 140:16]
      Buffer[12] <= Buffer[11] @[SRAM.scala 140:16]
      Buffer[13] <= Buffer[12] @[SRAM.scala 140:16]
      Buffer[14] <= Buffer[13] @[SRAM.scala 140:16]
      Buffer[15] <= Buffer[14] @[SRAM.scala 140:16]
      Buffer[16] <= Buffer[15] @[SRAM.scala 140:16]
      Buffer[17] <= Buffer[16] @[SRAM.scala 140:16]
      Buffer[18] <= Buffer[17] @[SRAM.scala 140:16]
      Buffer[19] <= Buffer[18] @[SRAM.scala 140:16]
      Buffer[20] <= Buffer[19] @[SRAM.scala 140:16]
      Buffer[21] <= Buffer[20] @[SRAM.scala 140:16]
      Buffer[22] <= Buffer[21] @[SRAM.scala 140:16]
      Buffer[23] <= Buffer[22] @[SRAM.scala 140:16]
      Buffer[24] <= Buffer[23] @[SRAM.scala 140:16]
      Buffer[25] <= Buffer[24] @[SRAM.scala 140:16]
      Buffer[26] <= Buffer[25] @[SRAM.scala 140:16]
      Buffer[27] <= Buffer[26] @[SRAM.scala 140:16]
      Buffer[28] <= Buffer[27] @[SRAM.scala 140:16]
      Buffer[29] <= Buffer[28] @[SRAM.scala 140:16]
      Buffer[30] <= Buffer[29] @[SRAM.scala 140:16]
      Buffer[31] <= Buffer[30] @[SRAM.scala 140:16]
      Buffer[32] <= Buffer[31] @[SRAM.scala 140:16]
      Buffer[33] <= Buffer[32] @[SRAM.scala 140:16]
      Buffer[34] <= Buffer[33] @[SRAM.scala 140:16]
      Buffer[35] <= Buffer[34] @[SRAM.scala 140:16]
      Buffer[36] <= Buffer[35] @[SRAM.scala 140:16]
      Buffer[37] <= Buffer[36] @[SRAM.scala 140:16]
      Buffer[38] <= Buffer[37] @[SRAM.scala 140:16]
      Buffer[39] <= Buffer[38] @[SRAM.scala 140:16]
      Buffer[40] <= Buffer[39] @[SRAM.scala 140:16]
      Buffer[41] <= Buffer[40] @[SRAM.scala 140:16]
      Buffer[42] <= Buffer[41] @[SRAM.scala 140:16]
      Buffer[43] <= Buffer[42] @[SRAM.scala 140:16]
      Buffer[44] <= Buffer[43] @[SRAM.scala 140:16]
      Buffer[45] <= Buffer[44] @[SRAM.scala 140:16]
      Buffer[46] <= Buffer[45] @[SRAM.scala 140:16]
      Buffer[47] <= Buffer[46] @[SRAM.scala 140:16]
      Buffer[48] <= Buffer[47] @[SRAM.scala 140:16]
      Buffer[49] <= Buffer[48] @[SRAM.scala 140:16]
      Buffer[50] <= Buffer[49] @[SRAM.scala 140:16]
      Buffer[51] <= Buffer[50] @[SRAM.scala 140:16]
      Buffer[52] <= Buffer[51] @[SRAM.scala 140:16]
      Buffer[53] <= Buffer[52] @[SRAM.scala 140:16]
      Buffer[54] <= Buffer[53] @[SRAM.scala 140:16]
      Buffer[55] <= Buffer[54] @[SRAM.scala 140:16]
      Buffer[56] <= Buffer[55] @[SRAM.scala 140:16]
      Buffer[57] <= Buffer[56] @[SRAM.scala 140:16]
      Buffer[58] <= Buffer[57] @[SRAM.scala 140:16]
      Buffer[59] <= Buffer[58] @[SRAM.scala 140:16]
      Buffer[60] <= Buffer[59] @[SRAM.scala 140:16]
      skip @[SRAM.scala 138:37]
    when io.in_valid : @[SRAM.scala 145:20]
      node _T_154 = eq(value, UInt<1>("h00")) @[SRAM.scala 147:13]
      when _T_154 : @[SRAM.scala 147:20]
        node _T_156 = eq(Conter_pause.io.cnt, UInt<1>("h00")) @[SRAM.scala 148:21]
        node _T_158 = eq(Conter_pause.io.cnt, UInt<4>("h0c")) @[SRAM.scala 148:36]
        node _T_159 = or(_T_156, _T_158) @[SRAM.scala 148:27]
        when _T_159 : @[SRAM.scala 148:52]
          node _T_161 = sub(addr, UInt<5>("h010")) @[SRAM.scala 149:21]
          node _T_162 = asUInt(_T_161) @[SRAM.scala 149:21]
          node _T_163 = tail(_T_162, 1) @[SRAM.scala 149:21]
          node _T_165 = sub(_T_163, UInt<2>("h02")) @[SRAM.scala 149:32]
          node _T_166 = asUInt(_T_165) @[SRAM.scala 149:32]
          node _T_167 = tail(_T_166, 1) @[SRAM.scala 149:32]
          addr <= _T_167 @[SRAM.scala 149:15]
          skip @[SRAM.scala 148:52]
        else : @[SRAM.scala 150:20]
          node _T_169 = sub(addr, UInt<2>("h02")) @[SRAM.scala 151:23]
          node _T_170 = asUInt(_T_169) @[SRAM.scala 151:23]
          node _T_171 = tail(_T_170, 1) @[SRAM.scala 151:23]
          addr <= _T_171 @[SRAM.scala 151:17]
          skip @[SRAM.scala 150:20]
        io.dOut <= Buffer[60] @[SRAM.scala 153:14]
        io.out_vaild <= UInt<1>("h01") @[SRAM.scala 154:19]
        node _T_174 = sub(addr, UInt<2>("h02")) @[SRAM.scala 155:18]
        node _T_175 = asUInt(_T_174) @[SRAM.scala 155:18]
        node _T_176 = tail(_T_175, 1) @[SRAM.scala 155:18]
        node _T_179 = or(_T_176, UInt<6>("h00"))
        node _T_180 = bits(_T_179, 5, 0)
        Buffer[_T_180] <= io.dIn @[SRAM.scala 155:23]
        node _T_182 = eq(addr, UInt<1>("h00")) @[SRAM.scala 156:16]
        when _T_182 : @[SRAM.scala 156:23]
          addr <= UInt<1>("h00") @[SRAM.scala 157:13]
          skip @[SRAM.scala 156:23]
        skip @[SRAM.scala 147:20]
      else : @[SRAM.scala 160:16]
        io.dOut <= Buffer[60] @[SRAM.scala 161:14]
        io.out_vaild <= UInt<1>("h01") @[SRAM.scala 162:19]
        node _T_187 = or(addr, UInt<6>("h00"))
        node _T_188 = bits(_T_187, 5, 0)
        Buffer[_T_188] <= io.dIn @[SRAM.scala 163:19]
        skip @[SRAM.scala 160:16]
      skip @[SRAM.scala 145:20]
    else : @[SRAM.scala 170:14]
      io.out_vaild <= UInt<1>("h00") @[SRAM.scala 171:17]
      io.dOut <= UInt<1>("h00") @[SRAM.scala 172:12]
      skip @[SRAM.scala 170:14]
    
  extmodule Transfer : 
    output io_out_valid : UInt<1>
    output io_RAM_OUT_5 : UInt<8>
    output io_RAM_OUT_4 : UInt<8>
    output io_RAM_OUT_3 : UInt<8>
    output io_RAM_OUT_2 : UInt<8>
    output io_RAM_OUT_1 : UInt<8>
    output io_RAM_OUT_0 : UInt<8>
    input io_input_valid : UInt<1>
    input io_dIn_addr : UInt<10>
    input io_dIn : UInt<8>
    input reset : UInt<1>
    input clock : Clock
    
    defname = Transfer
    
    
  module G_gen : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_valid : UInt<1>, dOut : UInt<8>[4]}
    
    reg value : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 26:33]
    when io.input_valid : @[Counter.scala 63:17]
      node _T_28 = eq(value, UInt<2>("h03")) @[Counter.scala 34:24]
      node _T_30 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_31 = tail(_T_30, 1) @[Counter.scala 35:22]
      value <= _T_31 @[Counter.scala 35:13]
      skip @[Counter.scala 63:17]
    node cnt_valid = and(io.input_valid, _T_28) @[Counter.scala 64:20]
    when io.input_valid : @[SRAM.scala 192:23]
      node _T_33 = eq(value, UInt<1>("h00")) @[SRAM.scala 193:13]
      when _T_33 : @[SRAM.scala 193:20]
        io.dOut[3] <= UInt<3>("h04") @[SRAM.scala 194:17]
        io.dOut[2] <= UInt<4>("h0c") @[SRAM.scala 195:17]
        io.dOut[1] <= UInt<3>("h04") @[SRAM.scala 196:17]
        io.dOut[0] <= UInt<4>("h0c") @[SRAM.scala 197:17]
        skip @[SRAM.scala 193:20]
      else : @[SRAM.scala 198:26]
        node _T_39 = eq(value, UInt<1>("h01")) @[SRAM.scala 198:19]
        when _T_39 : @[SRAM.scala 198:26]
          io.dOut[3] <= UInt<5>("h018") @[SRAM.scala 199:17]
          io.dOut[2] <= UInt<6>("h02d") @[SRAM.scala 200:17]
          io.dOut[1] <= UInt<4>("h0f") @[SRAM.scala 201:17]
          io.dOut[0] <= UInt<6>("h024") @[SRAM.scala 202:17]
          skip @[SRAM.scala 198:26]
        else : @[SRAM.scala 203:26]
          node _T_45 = eq(value, UInt<2>("h02")) @[SRAM.scala 203:19]
          when _T_45 : @[SRAM.scala 203:26]
            io.dOut[3] <= UInt<4>("h08") @[SRAM.scala 204:17]
            io.dOut[2] <= UInt<4>("h0f") @[SRAM.scala 205:17]
            io.dOut[1] <= UInt<3>("h05") @[SRAM.scala 206:17]
            io.dOut[0] <= UInt<4>("h0c") @[SRAM.scala 207:17]
            skip @[SRAM.scala 203:26]
          else : @[SRAM.scala 208:26]
            node _T_51 = eq(value, UInt<2>("h03")) @[SRAM.scala 208:19]
            when _T_51 : @[SRAM.scala 208:26]
              io.dOut[3] <= UInt<5>("h01c") @[SRAM.scala 209:17]
              io.dOut[2] <= UInt<6>("h030") @[SRAM.scala 210:17]
              io.dOut[1] <= UInt<5>("h010") @[SRAM.scala 211:17]
              io.dOut[0] <= UInt<6>("h024") @[SRAM.scala 212:17]
              skip @[SRAM.scala 208:26]
            else : @[SRAM.scala 213:16]
              io.dOut[0] <= UInt<1>("h00") @[SRAM.scala 214:17]
              io.dOut[1] <= UInt<1>("h00") @[SRAM.scala 215:17]
              io.dOut[2] <= UInt<1>("h00") @[SRAM.scala 216:17]
              io.dOut[3] <= UInt<1>("h00") @[SRAM.scala 217:17]
              skip @[SRAM.scala 213:16]
      skip @[SRAM.scala 192:23]
    else : @[SRAM.scala 219:14]
      io.dOut[0] <= UInt<1>("h00") @[SRAM.scala 220:15]
      io.dOut[1] <= UInt<1>("h00") @[SRAM.scala 221:15]
      io.dOut[2] <= UInt<1>("h00") @[SRAM.scala 222:15]
      io.dOut[3] <= UInt<1>("h00") @[SRAM.scala 223:15]
      skip @[SRAM.scala 219:14]
    
  module Conter_pause_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip valid : UInt<1>, flip goal_num : UInt<8>, flip pulse : UInt<1>, cnt : UInt<8>, out_valid : UInt<1>}
    
    reg cnt_temp : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Rank_Chang.scala 15:23]
    when io.valid : @[Rank_Chang.scala 16:18]
      node _T_18 = sub(io.goal_num, UInt<1>("h01")) @[Rank_Chang.scala 17:47]
      node _T_19 = asUInt(_T_18) @[Rank_Chang.scala 17:47]
      node _T_20 = tail(_T_19, 1) @[Rank_Chang.scala 17:47]
      node _T_21 = neq(io.cnt, _T_20) @[Rank_Chang.scala 17:30]
      node _T_22 = and(io.pulse, _T_21) @[Rank_Chang.scala 17:19]
      when _T_22 : @[Rank_Chang.scala 17:56]
        node _T_24 = add(cnt_temp, UInt<1>("h01")) @[Rank_Chang.scala 18:27]
        node _T_25 = tail(_T_24, 1) @[Rank_Chang.scala 18:27]
        cnt_temp <= _T_25 @[Rank_Chang.scala 18:16]
        io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 19:20]
        skip @[Rank_Chang.scala 17:56]
      else : @[Rank_Chang.scala 20:62]
        node _T_28 = sub(io.goal_num, UInt<1>("h01")) @[Rank_Chang.scala 20:53]
        node _T_29 = asUInt(_T_28) @[Rank_Chang.scala 20:53]
        node _T_30 = tail(_T_29, 1) @[Rank_Chang.scala 20:53]
        node _T_31 = eq(io.cnt, _T_30) @[Rank_Chang.scala 20:36]
        node _T_32 = and(io.pulse, _T_31) @[Rank_Chang.scala 20:25]
        when _T_32 : @[Rank_Chang.scala 20:62]
          cnt_temp <= UInt<1>("h00") @[Rank_Chang.scala 21:16]
          io.out_valid <= UInt<1>("h01") @[Rank_Chang.scala 22:20]
          skip @[Rank_Chang.scala 20:62]
        else : @[Rank_Chang.scala 23:16]
          cnt_temp <= cnt_temp @[Rank_Chang.scala 24:16]
          io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 25:20]
          skip @[Rank_Chang.scala 23:16]
      skip @[Rank_Chang.scala 16:18]
    else : @[Rank_Chang.scala 27:14]
      cnt_temp <= UInt<1>("h00") @[Rank_Chang.scala 28:14]
      io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 29:18]
      skip @[Rank_Chang.scala 27:14]
    io.cnt <= cnt_temp @[Rank_Chang.scala 32:9]
    
  module Conter_pause_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip valid : UInt<1>, flip goal_num : UInt<8>, flip pulse : UInt<1>, cnt : UInt<8>, out_valid : UInt<1>}
    
    reg cnt_temp : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Rank_Chang.scala 15:23]
    when io.valid : @[Rank_Chang.scala 16:18]
      node _T_18 = sub(io.goal_num, UInt<1>("h01")) @[Rank_Chang.scala 17:47]
      node _T_19 = asUInt(_T_18) @[Rank_Chang.scala 17:47]
      node _T_20 = tail(_T_19, 1) @[Rank_Chang.scala 17:47]
      node _T_21 = neq(io.cnt, _T_20) @[Rank_Chang.scala 17:30]
      node _T_22 = and(io.pulse, _T_21) @[Rank_Chang.scala 17:19]
      when _T_22 : @[Rank_Chang.scala 17:56]
        node _T_24 = add(cnt_temp, UInt<1>("h01")) @[Rank_Chang.scala 18:27]
        node _T_25 = tail(_T_24, 1) @[Rank_Chang.scala 18:27]
        cnt_temp <= _T_25 @[Rank_Chang.scala 18:16]
        io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 19:20]
        skip @[Rank_Chang.scala 17:56]
      else : @[Rank_Chang.scala 20:62]
        node _T_28 = sub(io.goal_num, UInt<1>("h01")) @[Rank_Chang.scala 20:53]
        node _T_29 = asUInt(_T_28) @[Rank_Chang.scala 20:53]
        node _T_30 = tail(_T_29, 1) @[Rank_Chang.scala 20:53]
        node _T_31 = eq(io.cnt, _T_30) @[Rank_Chang.scala 20:36]
        node _T_32 = and(io.pulse, _T_31) @[Rank_Chang.scala 20:25]
        when _T_32 : @[Rank_Chang.scala 20:62]
          cnt_temp <= UInt<1>("h00") @[Rank_Chang.scala 21:16]
          io.out_valid <= UInt<1>("h01") @[Rank_Chang.scala 22:20]
          skip @[Rank_Chang.scala 20:62]
        else : @[Rank_Chang.scala 23:16]
          cnt_temp <= cnt_temp @[Rank_Chang.scala 24:16]
          io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 25:20]
          skip @[Rank_Chang.scala 23:16]
      skip @[Rank_Chang.scala 16:18]
    else : @[Rank_Chang.scala 27:14]
      cnt_temp <= UInt<1>("h00") @[Rank_Chang.scala 28:14]
      io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 29:18]
      skip @[Rank_Chang.scala 27:14]
    io.cnt <= cnt_temp @[Rank_Chang.scala 32:9]
    
  module Conter_pause_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip valid : UInt<1>, flip goal_num : UInt<8>, flip pulse : UInt<1>, cnt : UInt<8>, out_valid : UInt<1>}
    
    reg cnt_temp : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[Rank_Chang.scala 15:23]
    when io.valid : @[Rank_Chang.scala 16:18]
      node _T_18 = sub(io.goal_num, UInt<1>("h01")) @[Rank_Chang.scala 17:47]
      node _T_19 = asUInt(_T_18) @[Rank_Chang.scala 17:47]
      node _T_20 = tail(_T_19, 1) @[Rank_Chang.scala 17:47]
      node _T_21 = neq(io.cnt, _T_20) @[Rank_Chang.scala 17:30]
      node _T_22 = and(io.pulse, _T_21) @[Rank_Chang.scala 17:19]
      when _T_22 : @[Rank_Chang.scala 17:56]
        node _T_24 = add(cnt_temp, UInt<1>("h01")) @[Rank_Chang.scala 18:27]
        node _T_25 = tail(_T_24, 1) @[Rank_Chang.scala 18:27]
        cnt_temp <= _T_25 @[Rank_Chang.scala 18:16]
        io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 19:20]
        skip @[Rank_Chang.scala 17:56]
      else : @[Rank_Chang.scala 20:62]
        node _T_28 = sub(io.goal_num, UInt<1>("h01")) @[Rank_Chang.scala 20:53]
        node _T_29 = asUInt(_T_28) @[Rank_Chang.scala 20:53]
        node _T_30 = tail(_T_29, 1) @[Rank_Chang.scala 20:53]
        node _T_31 = eq(io.cnt, _T_30) @[Rank_Chang.scala 20:36]
        node _T_32 = and(io.pulse, _T_31) @[Rank_Chang.scala 20:25]
        when _T_32 : @[Rank_Chang.scala 20:62]
          cnt_temp <= UInt<1>("h00") @[Rank_Chang.scala 21:16]
          io.out_valid <= UInt<1>("h01") @[Rank_Chang.scala 22:20]
          skip @[Rank_Chang.scala 20:62]
        else : @[Rank_Chang.scala 23:16]
          cnt_temp <= cnt_temp @[Rank_Chang.scala 24:16]
          io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 25:20]
          skip @[Rank_Chang.scala 23:16]
      skip @[Rank_Chang.scala 16:18]
    else : @[Rank_Chang.scala 27:14]
      cnt_temp <= UInt<1>("h00") @[Rank_Chang.scala 28:14]
      io.out_valid <= UInt<1>("h00") @[Rank_Chang.scala 29:18]
      skip @[Rank_Chang.scala 27:14]
    io.cnt <= cnt_temp @[Rank_Chang.scala 32:9]
    
  module Rank_Change : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_valid : UInt<1>, flip dIn : UInt<8>[6], dOut : UInt<8>[4], output_valid : UInt<1>}
    
    wire out_temp : UInt<8>[4] @[Rank_Chang.scala 58:23]
    out_temp[0] <= UInt<8>("h00") @[Rank_Chang.scala 58:23]
    out_temp[1] <= UInt<8>("h00") @[Rank_Chang.scala 58:23]
    out_temp[2] <= UInt<8>("h00") @[Rank_Chang.scala 58:23]
    out_temp[3] <= UInt<8>("h00") @[Rank_Chang.scala 58:23]
    reg in_valid : UInt<1>, clock @[Rank_Chang.scala 63:25]
    in_valid <= io.input_valid @[Rank_Chang.scala 63:25]
    reg value : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Counter.scala 26:33]
    when in_valid : @[Counter.scala 63:17]
      node _T_66 = eq(value, UInt<1>("h01")) @[Counter.scala 34:24]
      node _T_68 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_69 = tail(_T_68, 1) @[Counter.scala 35:22]
      value <= _T_69 @[Counter.scala 35:13]
      skip @[Counter.scala 63:17]
    node cnt1_valid = and(in_valid, _T_66) @[Counter.scala 64:20]
    inst Conter_pause of Conter_pause_1 @[Rank_Chang.scala 38:20]
    Conter_pause.clock <= clock
    Conter_pause.reset <= reset
    Conter_pause.io.valid <= in_valid @[Rank_Chang.scala 39:18]
    Conter_pause.io.goal_num <= UInt<5>("h012") @[Rank_Chang.scala 40:21]
    Conter_pause.io.pulse <= cnt1_valid @[Rank_Chang.scala 41:18]
    inst Conter_pause_1 of Conter_pause_2 @[Rank_Chang.scala 38:20]
    Conter_pause_1.clock <= clock
    Conter_pause_1.reset <= reset
    Conter_pause_1.io.valid <= in_valid @[Rank_Chang.scala 39:18]
    Conter_pause_1.io.goal_num <= UInt<2>("h03") @[Rank_Chang.scala 40:21]
    Conter_pause_1.io.pulse <= Conter_pause.io.out_valid @[Rank_Chang.scala 41:18]
    when in_valid : @[Rank_Chang.scala 73:17]
      node _T_73 = eq(Conter_pause_1.io.cnt, UInt<1>("h00")) @[Rank_Chang.scala 74:23]
      when _T_73 : @[Rank_Chang.scala 74:30]
        out_temp[0] <= io.dIn[0] @[Rank_Chang.scala 75:26]
        out_temp[1] <= io.dIn[1] @[Rank_Chang.scala 76:26]
        out_temp[2] <= io.dIn[2] @[Rank_Chang.scala 77:26]
        out_temp[3] <= io.dIn[3] @[Rank_Chang.scala 78:26]
        skip @[Rank_Chang.scala 74:30]
      else : @[Rank_Chang.scala 79:36]
        node _T_75 = eq(Conter_pause_1.io.cnt, UInt<1>("h01")) @[Rank_Chang.scala 79:29]
        when _T_75 : @[Rank_Chang.scala 79:36]
          out_temp[0] <= io.dIn[2] @[Rank_Chang.scala 80:26]
          out_temp[1] <= io.dIn[3] @[Rank_Chang.scala 81:26]
          out_temp[2] <= io.dIn[4] @[Rank_Chang.scala 82:26]
          out_temp[3] <= io.dIn[5] @[Rank_Chang.scala 83:26]
          skip @[Rank_Chang.scala 79:36]
        else : @[Rank_Chang.scala 84:36]
          node _T_77 = eq(Conter_pause_1.io.cnt, UInt<2>("h02")) @[Rank_Chang.scala 84:29]
          when _T_77 : @[Rank_Chang.scala 84:36]
            out_temp[0] <= io.dIn[4] @[Rank_Chang.scala 85:26]
            out_temp[1] <= io.dIn[5] @[Rank_Chang.scala 86:26]
            out_temp[2] <= io.dIn[0] @[Rank_Chang.scala 87:26]
            out_temp[3] <= io.dIn[1] @[Rank_Chang.scala 88:26]
            skip @[Rank_Chang.scala 84:36]
      skip @[Rank_Chang.scala 73:17]
    else : @[Rank_Chang.scala 90:20]
      reg _T_79 : UInt, clock @[Rank_Chang.scala 92:33]
      _T_79 <= out_temp[0] @[Rank_Chang.scala 92:33]
      out_temp[0] <= _T_79 @[Rank_Chang.scala 92:24]
      reg _T_81 : UInt, clock @[Rank_Chang.scala 92:33]
      _T_81 <= out_temp[1] @[Rank_Chang.scala 92:33]
      out_temp[1] <= _T_81 @[Rank_Chang.scala 92:24]
      reg _T_83 : UInt, clock @[Rank_Chang.scala 92:33]
      _T_83 <= out_temp[2] @[Rank_Chang.scala 92:33]
      out_temp[2] <= _T_83 @[Rank_Chang.scala 92:24]
      reg _T_85 : UInt, clock @[Rank_Chang.scala 92:33]
      _T_85 <= out_temp[3] @[Rank_Chang.scala 92:33]
      out_temp[3] <= _T_85 @[Rank_Chang.scala 92:24]
      skip @[Rank_Chang.scala 90:20]
    wire reg_1 : UInt<8>[4] @[Rank_Chang.scala 186:20]
    reg_1[0] <= UInt<8>("h00") @[Rank_Chang.scala 186:20]
    reg_1[1] <= UInt<8>("h00") @[Rank_Chang.scala 186:20]
    reg_1[2] <= UInt<8>("h00") @[Rank_Chang.scala 186:20]
    reg_1[3] <= UInt<8>("h00") @[Rank_Chang.scala 186:20]
    wire reg_2 : UInt<8>[4] @[Rank_Chang.scala 187:20]
    reg_2[0] <= UInt<8>("h00") @[Rank_Chang.scala 187:20]
    reg_2[1] <= UInt<8>("h00") @[Rank_Chang.scala 187:20]
    reg_2[2] <= UInt<8>("h00") @[Rank_Chang.scala 187:20]
    reg_2[3] <= UInt<8>("h00") @[Rank_Chang.scala 187:20]
    wire reg_3 : UInt<8>[4] @[Rank_Chang.scala 188:20]
    reg_3[0] <= UInt<8>("h00") @[Rank_Chang.scala 188:20]
    reg_3[1] <= UInt<8>("h00") @[Rank_Chang.scala 188:20]
    reg_3[2] <= UInt<8>("h00") @[Rank_Chang.scala 188:20]
    reg_3[3] <= UInt<8>("h00") @[Rank_Chang.scala 188:20]
    wire reg_4 : UInt<8>[4] @[Rank_Chang.scala 189:20]
    reg_4[0] <= UInt<8>("h00") @[Rank_Chang.scala 189:20]
    reg_4[1] <= UInt<8>("h00") @[Rank_Chang.scala 189:20]
    reg_4[2] <= UInt<8>("h00") @[Rank_Chang.scala 189:20]
    reg_4[3] <= UInt<8>("h00") @[Rank_Chang.scala 189:20]
    wire reg_end : UInt<8>[8] @[Rank_Chang.scala 190:22]
    reg_end[0] <= UInt<8>("h00") @[Rank_Chang.scala 190:22]
    reg_end[1] <= UInt<8>("h00") @[Rank_Chang.scala 190:22]
    reg_end[2] <= UInt<8>("h00") @[Rank_Chang.scala 190:22]
    reg_end[3] <= UInt<8>("h00") @[Rank_Chang.scala 190:22]
    reg_end[4] <= UInt<8>("h00") @[Rank_Chang.scala 190:22]
    reg_end[5] <= UInt<8>("h00") @[Rank_Chang.scala 190:22]
    reg_end[6] <= UInt<8>("h00") @[Rank_Chang.scala 190:22]
    reg_end[7] <= UInt<8>("h00") @[Rank_Chang.scala 190:22]
    inst Conter_pause_2 of Conter_pause_3 @[Rank_Chang.scala 38:20]
    Conter_pause_2.clock <= clock
    Conter_pause_2.reset <= reset
    Conter_pause_2.io.valid <= in_valid @[Rank_Chang.scala 39:18]
    Conter_pause_2.io.goal_num <= UInt<2>("h02") @[Rank_Chang.scala 40:21]
    Conter_pause_2.io.pulse <= cnt1_valid @[Rank_Chang.scala 41:18]
    when in_valid : @[Rank_Chang.scala 194:17]
      node _T_161 = eq(Conter_pause_2.io.cnt, UInt<1>("h00")) @[Rank_Chang.scala 195:18]
      when _T_161 : @[Rank_Chang.scala 195:25]
        reg_3[0] <= out_temp[0] @[Rank_Chang.scala 197:17]
        reg_3[1] <= out_temp[1] @[Rank_Chang.scala 197:17]
        reg_3[2] <= out_temp[2] @[Rank_Chang.scala 197:17]
        reg_3[3] <= out_temp[3] @[Rank_Chang.scala 197:17]
        skip @[Rank_Chang.scala 195:25]
      else : @[Rank_Chang.scala 199:31]
        node _T_163 = eq(Conter_pause_2.io.cnt, UInt<1>("h01")) @[Rank_Chang.scala 199:24]
        when _T_163 : @[Rank_Chang.scala 199:31]
          reg_4[0] <= out_temp[0] @[Rank_Chang.scala 201:17]
          reg_4[1] <= out_temp[1] @[Rank_Chang.scala 201:17]
          reg_4[2] <= out_temp[2] @[Rank_Chang.scala 201:17]
          reg_4[3] <= out_temp[3] @[Rank_Chang.scala 201:17]
          skip @[Rank_Chang.scala 199:31]
      reg _T_166 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_166 <= reg_3[0] @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_168 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_168 <= _T_166 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_170 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_170 <= _T_168 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_172 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_172 <= _T_170 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg_1[0] <= _T_172 @[Rank_Chang.scala 205:16]
      reg _T_175 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_175 <= reg_4[0] @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_177 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_177 <= _T_175 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg_2[0] <= _T_177 @[Rank_Chang.scala 206:16]
      reg _T_180 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_180 <= reg_3[1] @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_182 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_182 <= _T_180 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_184 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_184 <= _T_182 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_186 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_186 <= _T_184 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg_1[1] <= _T_186 @[Rank_Chang.scala 205:16]
      reg _T_189 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_189 <= reg_4[1] @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_191 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_191 <= _T_189 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg_2[1] <= _T_191 @[Rank_Chang.scala 206:16]
      reg _T_194 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_194 <= reg_3[2] @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_196 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_196 <= _T_194 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_198 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_198 <= _T_196 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_200 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_200 <= _T_198 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg_1[2] <= _T_200 @[Rank_Chang.scala 205:16]
      reg _T_203 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_203 <= reg_4[2] @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_205 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_205 <= _T_203 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg_2[2] <= _T_205 @[Rank_Chang.scala 206:16]
      reg _T_208 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_208 <= reg_3[3] @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_210 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_210 <= _T_208 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_212 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_212 <= _T_210 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_214 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_214 <= _T_212 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg_1[3] <= _T_214 @[Rank_Chang.scala 205:16]
      reg _T_217 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_217 <= reg_4[3] @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg _T_219 : UInt<8>, clock @[Reg.scala 11:16]
      when UInt<1>("h01") : @[Reg.scala 12:19]
        _T_219 <= _T_217 @[Reg.scala 12:23]
        skip @[Reg.scala 12:19]
      reg_2[3] <= _T_219 @[Rank_Chang.scala 206:16]
      skip @[Rank_Chang.scala 194:17]
    node _T_221 = eq(Conter_pause.io.cnt, UInt<1>("h00")) @[Rank_Chang.scala 211:14]
    node _T_223 = eq(Conter_pause.io.cnt, UInt<1>("h01")) @[Rank_Chang.scala 211:28]
    node _T_224 = or(_T_221, _T_223) @[Rank_Chang.scala 211:20]
    when _T_224 : @[Rank_Chang.scala 211:35]
      io.output_valid <= UInt<1>("h00") @[Rank_Chang.scala 212:20]
      skip @[Rank_Chang.scala 211:35]
    else : @[Rank_Chang.scala 213:14]
      io.output_valid <= UInt<1>("h01") @[Rank_Chang.scala 214:20]
      skip @[Rank_Chang.scala 213:14]
    reg value_1 : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 26:33]
    when io.output_valid : @[Counter.scala 63:17]
      node _T_230 = eq(value_1, UInt<2>("h03")) @[Counter.scala 34:24]
      node _T_232 = add(value_1, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_233 = tail(_T_232, 1) @[Counter.scala 35:22]
      value_1 <= _T_233 @[Counter.scala 35:13]
      skip @[Counter.scala 63:17]
    node cnt_valid_2 = and(io.output_valid, _T_230) @[Counter.scala 64:20]
    when io.output_valid : @[Rank_Chang.scala 218:24]
      node _T_235 = eq(value_1, UInt<1>("h00")) @[Rank_Chang.scala 219:17]
      when _T_235 : @[Rank_Chang.scala 219:24]
        io.dOut[0] <= reg_1[0] @[Rank_Chang.scala 221:19]
        io.dOut[1] <= reg_1[1] @[Rank_Chang.scala 221:19]
        io.dOut[2] <= reg_1[2] @[Rank_Chang.scala 221:19]
        io.dOut[3] <= reg_1[3] @[Rank_Chang.scala 221:19]
        skip @[Rank_Chang.scala 219:24]
      else : @[Rank_Chang.scala 223:30]
        node _T_237 = eq(value_1, UInt<1>("h01")) @[Rank_Chang.scala 223:23]
        when _T_237 : @[Rank_Chang.scala 223:30]
          io.dOut[0] <= reg_2[0] @[Rank_Chang.scala 225:19]
          io.dOut[1] <= reg_2[1] @[Rank_Chang.scala 225:19]
          io.dOut[2] <= reg_2[2] @[Rank_Chang.scala 225:19]
          io.dOut[3] <= reg_2[3] @[Rank_Chang.scala 225:19]
          skip @[Rank_Chang.scala 223:30]
        else : @[Rank_Chang.scala 227:30]
          node _T_239 = eq(value_1, UInt<2>("h02")) @[Rank_Chang.scala 227:23]
          when _T_239 : @[Rank_Chang.scala 227:30]
            reg _T_242 : UInt<8>, clock @[Reg.scala 11:16]
            when UInt<1>("h01") : @[Reg.scala 12:19]
              _T_242 <= reg_3[0] @[Reg.scala 12:23]
              skip @[Reg.scala 12:19]
            reg _T_244 : UInt<8>, clock @[Reg.scala 11:16]
            when UInt<1>("h01") : @[Reg.scala 12:19]
              _T_244 <= _T_242 @[Reg.scala 12:23]
              skip @[Reg.scala 12:19]
            io.dOut[0] <= _T_244 @[Rank_Chang.scala 229:19]
            reg _T_247 : UInt<8>, clock @[Reg.scala 11:16]
            when UInt<1>("h01") : @[Reg.scala 12:19]
              _T_247 <= reg_3[1] @[Reg.scala 12:23]
              skip @[Reg.scala 12:19]
            reg _T_249 : UInt<8>, clock @[Reg.scala 11:16]
            when UInt<1>("h01") : @[Reg.scala 12:19]
              _T_249 <= _T_247 @[Reg.scala 12:23]
              skip @[Reg.scala 12:19]
            io.dOut[1] <= _T_249 @[Rank_Chang.scala 229:19]
            reg _T_252 : UInt<8>, clock @[Reg.scala 11:16]
            when UInt<1>("h01") : @[Reg.scala 12:19]
              _T_252 <= reg_3[2] @[Reg.scala 12:23]
              skip @[Reg.scala 12:19]
            reg _T_254 : UInt<8>, clock @[Reg.scala 11:16]
            when UInt<1>("h01") : @[Reg.scala 12:19]
              _T_254 <= _T_252 @[Reg.scala 12:23]
              skip @[Reg.scala 12:19]
            io.dOut[2] <= _T_254 @[Rank_Chang.scala 229:19]
            reg _T_257 : UInt<8>, clock @[Reg.scala 11:16]
            when UInt<1>("h01") : @[Reg.scala 12:19]
              _T_257 <= reg_3[3] @[Reg.scala 12:23]
              skip @[Reg.scala 12:19]
            reg _T_259 : UInt<8>, clock @[Reg.scala 11:16]
            when UInt<1>("h01") : @[Reg.scala 12:19]
              _T_259 <= _T_257 @[Reg.scala 12:23]
              skip @[Reg.scala 12:19]
            io.dOut[3] <= _T_259 @[Rank_Chang.scala 229:19]
            skip @[Rank_Chang.scala 227:30]
          else : @[Rank_Chang.scala 231:16]
            io.dOut[0] <= reg_4[0] @[Rank_Chang.scala 233:19]
            io.dOut[1] <= reg_4[1] @[Rank_Chang.scala 233:19]
            io.dOut[2] <= reg_4[2] @[Rank_Chang.scala 233:19]
            io.dOut[3] <= reg_4[3] @[Rank_Chang.scala 233:19]
            skip @[Rank_Chang.scala 231:16]
      skip @[Rank_Chang.scala 218:24]
    else : @[Rank_Chang.scala 236:14]
      io.dOut[0] <= UInt<1>("h00") @[Rank_Chang.scala 238:17]
      io.dOut[1] <= UInt<1>("h00") @[Rank_Chang.scala 238:17]
      io.dOut[2] <= UInt<1>("h00") @[Rank_Chang.scala 238:17]
      io.dOut[3] <= UInt<1>("h00") @[Rank_Chang.scala 238:17]
      skip @[Rank_Chang.scala 236:14]
    
  extmodule Add_8in_9out : 
    input CLK : Clock
    output S : SInt<9>
    input B : SInt<8>
    input A : SInt<8>
    
    defname = Add_8in_9out
    
    
  extmodule Add_8in_9out_1 : 
    input CLK : Clock
    output S : SInt<9>
    input B : SInt<8>
    input A : SInt<8>
    
    defname = Add_8in_9out
    
    
  extmodule Add_8in_9out_2 : 
    input CLK : Clock
    output S : SInt<9>
    input B : SInt<8>
    input A : SInt<8>
    
    defname = Add_8in_9out
    
    
  extmodule Add_8in_9out_3 : 
    input CLK : Clock
    output S : SInt<9>
    input B : SInt<8>
    input A : SInt<8>
    
    defname = Add_8in_9out
    
    
  module BT : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dIn1 : SInt<8>, flip dIn2 : SInt<8>, flip dIn3 : SInt<8>, flip dIn4 : SInt<8>, dOut1 : SInt<9>, dOut2 : SInt<9>, dOut3 : SInt<9>, dOut4 : SInt<9>}
    
    node _T_22 = sub(asSInt(UInt<1>("h00")), io.dIn3) @[Winograd.scala 181:34]
    node _T_23 = tail(_T_22, 1) @[Winograd.scala 181:34]
    node _T_24 = asSInt(_T_23) @[Winograd.scala 181:34]
    inst Add_8in_9out of Add_8in_9out @[Winograd.scala 156:22]
    Add_8in_9out.CLK is invalid
    Add_8in_9out.S is invalid
    Add_8in_9out.B is invalid
    Add_8in_9out.A is invalid
    Add_8in_9out.A <= io.dIn1 @[Winograd.scala 157:15]
    Add_8in_9out.B <= _T_24 @[Winograd.scala 158:15]
    Add_8in_9out.CLK <= clock @[Winograd.scala 159:16]
    io.dOut1 <= Add_8in_9out.S @[Winograd.scala 181:11]
    inst Add_8in_9out_1 of Add_8in_9out_1 @[Winograd.scala 156:22]
    Add_8in_9out_1.CLK is invalid
    Add_8in_9out_1.S is invalid
    Add_8in_9out_1.B is invalid
    Add_8in_9out_1.A is invalid
    Add_8in_9out_1.A <= io.dIn2 @[Winograd.scala 157:15]
    Add_8in_9out_1.B <= io.dIn3 @[Winograd.scala 158:15]
    Add_8in_9out_1.CLK <= clock @[Winograd.scala 159:16]
    io.dOut2 <= Add_8in_9out_1.S @[Winograd.scala 182:11]
    node _T_26 = sub(asSInt(UInt<1>("h00")), io.dIn2) @[Winograd.scala 183:26]
    node _T_27 = tail(_T_26, 1) @[Winograd.scala 183:26]
    node _T_28 = asSInt(_T_27) @[Winograd.scala 183:26]
    inst Add_8in_9out_2 of Add_8in_9out_2 @[Winograd.scala 156:22]
    Add_8in_9out_2.CLK is invalid
    Add_8in_9out_2.S is invalid
    Add_8in_9out_2.B is invalid
    Add_8in_9out_2.A is invalid
    Add_8in_9out_2.A <= _T_28 @[Winograd.scala 157:15]
    Add_8in_9out_2.B <= io.dIn3 @[Winograd.scala 158:15]
    Add_8in_9out_2.CLK <= clock @[Winograd.scala 159:16]
    io.dOut3 <= Add_8in_9out_2.S @[Winograd.scala 183:11]
    node _T_30 = sub(asSInt(UInt<1>("h00")), io.dIn4) @[Winograd.scala 184:34]
    node _T_31 = tail(_T_30, 1) @[Winograd.scala 184:34]
    node _T_32 = asSInt(_T_31) @[Winograd.scala 184:34]
    inst Add_8in_9out_3 of Add_8in_9out_3 @[Winograd.scala 156:22]
    Add_8in_9out_3.CLK is invalid
    Add_8in_9out_3.S is invalid
    Add_8in_9out_3.B is invalid
    Add_8in_9out_3.A is invalid
    Add_8in_9out_3.A <= io.dIn2 @[Winograd.scala 157:15]
    Add_8in_9out_3.B <= _T_32 @[Winograd.scala 158:15]
    Add_8in_9out_3.CLK <= clock @[Winograd.scala 159:16]
    io.dOut4 <= Add_8in_9out_3.S @[Winograd.scala 184:11]
    
  module BT_module : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mac_in_valid : UInt<1>, flip dIn : SInt<8>[4], dOut : SInt<9>[4], out_valid : UInt<1>}
    
    inst m_BT of BT @[Winograd.scala 198:18]
    m_BT.clock <= clock
    m_BT.reset <= reset
    m_BT.io.dIn1 <= io.dIn[0] @[Winograd.scala 200:15]
    m_BT.io.dIn2 <= io.dIn[1] @[Winograd.scala 201:15]
    m_BT.io.dIn3 <= io.dIn[2] @[Winograd.scala 202:15]
    m_BT.io.dIn4 <= io.dIn[3] @[Winograd.scala 203:15]
    wire _T_48 : SInt<9> @[Winograd.scala 206:14]
    node _T_49 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 206:14]
    node _T_50 = asSInt(_T_49) @[Winograd.scala 206:14]
    _T_48 <= _T_50 @[Winograd.scala 206:14]
    wire _T_54 : SInt<9> @[Winograd.scala 206:14]
    node _T_55 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 206:14]
    node _T_56 = asSInt(_T_55) @[Winograd.scala 206:14]
    _T_54 <= _T_56 @[Winograd.scala 206:14]
    wire _T_60 : SInt<9> @[Winograd.scala 206:14]
    node _T_61 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 206:14]
    node _T_62 = asSInt(_T_61) @[Winograd.scala 206:14]
    _T_60 <= _T_62 @[Winograd.scala 206:14]
    wire _T_66 : SInt<9> @[Winograd.scala 206:14]
    node _T_67 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 206:14]
    node _T_68 = asSInt(_T_67) @[Winograd.scala 206:14]
    _T_66 <= _T_68 @[Winograd.scala 206:14]
    wire out1 : SInt<9>[4] @[Winograd.scala 205:19]
    out1[0] <= _T_48 @[Winograd.scala 205:19]
    out1[1] <= _T_54 @[Winograd.scala 205:19]
    out1[2] <= _T_60 @[Winograd.scala 205:19]
    out1[3] <= _T_66 @[Winograd.scala 205:19]
    wire _T_81 : SInt<9> @[Winograd.scala 208:14]
    node _T_82 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 208:14]
    node _T_83 = asSInt(_T_82) @[Winograd.scala 208:14]
    _T_81 <= _T_83 @[Winograd.scala 208:14]
    wire _T_87 : SInt<9> @[Winograd.scala 208:14]
    node _T_88 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 208:14]
    node _T_89 = asSInt(_T_88) @[Winograd.scala 208:14]
    _T_87 <= _T_89 @[Winograd.scala 208:14]
    wire _T_93 : SInt<9> @[Winograd.scala 208:14]
    node _T_94 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 208:14]
    node _T_95 = asSInt(_T_94) @[Winograd.scala 208:14]
    _T_93 <= _T_95 @[Winograd.scala 208:14]
    wire _T_99 : SInt<9> @[Winograd.scala 208:14]
    node _T_100 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 208:14]
    node _T_101 = asSInt(_T_100) @[Winograd.scala 208:14]
    _T_99 <= _T_101 @[Winograd.scala 208:14]
    wire out2 : SInt<9>[4] @[Winograd.scala 207:19]
    out2[0] <= _T_81 @[Winograd.scala 207:19]
    out2[1] <= _T_87 @[Winograd.scala 207:19]
    out2[2] <= _T_93 @[Winograd.scala 207:19]
    out2[3] <= _T_99 @[Winograd.scala 207:19]
    wire _T_114 : SInt<9> @[Winograd.scala 210:14]
    node _T_115 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 210:14]
    node _T_116 = asSInt(_T_115) @[Winograd.scala 210:14]
    _T_114 <= _T_116 @[Winograd.scala 210:14]
    wire _T_120 : SInt<9> @[Winograd.scala 210:14]
    node _T_121 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 210:14]
    node _T_122 = asSInt(_T_121) @[Winograd.scala 210:14]
    _T_120 <= _T_122 @[Winograd.scala 210:14]
    wire _T_126 : SInt<9> @[Winograd.scala 210:14]
    node _T_127 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 210:14]
    node _T_128 = asSInt(_T_127) @[Winograd.scala 210:14]
    _T_126 <= _T_128 @[Winograd.scala 210:14]
    wire _T_132 : SInt<9> @[Winograd.scala 210:14]
    node _T_133 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 210:14]
    node _T_134 = asSInt(_T_133) @[Winograd.scala 210:14]
    _T_132 <= _T_134 @[Winograd.scala 210:14]
    wire out3 : SInt<9>[4] @[Winograd.scala 209:19]
    out3[0] <= _T_114 @[Winograd.scala 209:19]
    out3[1] <= _T_120 @[Winograd.scala 209:19]
    out3[2] <= _T_126 @[Winograd.scala 209:19]
    out3[3] <= _T_132 @[Winograd.scala 209:19]
    wire _T_147 : SInt<9> @[Winograd.scala 212:14]
    node _T_148 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 212:14]
    node _T_149 = asSInt(_T_148) @[Winograd.scala 212:14]
    _T_147 <= _T_149 @[Winograd.scala 212:14]
    wire _T_153 : SInt<9> @[Winograd.scala 212:14]
    node _T_154 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 212:14]
    node _T_155 = asSInt(_T_154) @[Winograd.scala 212:14]
    _T_153 <= _T_155 @[Winograd.scala 212:14]
    wire _T_159 : SInt<9> @[Winograd.scala 212:14]
    node _T_160 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 212:14]
    node _T_161 = asSInt(_T_160) @[Winograd.scala 212:14]
    _T_159 <= _T_161 @[Winograd.scala 212:14]
    wire _T_165 : SInt<9> @[Winograd.scala 212:14]
    node _T_166 = asUInt(asSInt(UInt<9>("h00"))) @[Winograd.scala 212:14]
    node _T_167 = asSInt(_T_166) @[Winograd.scala 212:14]
    _T_165 <= _T_167 @[Winograd.scala 212:14]
    wire out4 : SInt<9>[4] @[Winograd.scala 211:19]
    out4[0] <= _T_147 @[Winograd.scala 211:19]
    out4[1] <= _T_153 @[Winograd.scala 211:19]
    out4[2] <= _T_159 @[Winograd.scala 211:19]
    out4[3] <= _T_165 @[Winograd.scala 211:19]
    reg value : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 26:33]
    when io.mac_in_valid : @[Counter.scala 63:17]
      node _T_180 = eq(value, UInt<2>("h03")) @[Counter.scala 34:24]
      node _T_182 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_183 = tail(_T_182, 1) @[Counter.scala 35:22]
      value <= _T_183 @[Counter.scala 35:13]
      skip @[Counter.scala 63:17]
    node cnt_EN = and(io.mac_in_valid, _T_180) @[Counter.scala 64:20]
    out1[0] <= m_BT.io.dOut1 @[Winograd.scala 216:10]
    reg _T_186 : SInt<9>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_186 <= m_BT.io.dOut2 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out2[0] <= _T_186 @[Winograd.scala 217:10]
    reg _T_189 : SInt<9>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_189 <= m_BT.io.dOut3 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_191 : SInt<9>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_191 <= _T_189 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out3[0] <= _T_191 @[Winograd.scala 218:10]
    reg _T_194 : SInt<9>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_194 <= m_BT.io.dOut4 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_196 : SInt<9>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_196 <= _T_194 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_198 : SInt<9>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_198 <= _T_196 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out4[0] <= _T_198 @[Winograd.scala 219:10]
    reg _T_200 : SInt, clock @[Winograd.scala 221:21]
    _T_200 <= out1[0] @[Winograd.scala 221:21]
    out1[1] <= _T_200 @[Winograd.scala 221:12]
    reg _T_202 : SInt, clock @[Winograd.scala 222:21]
    _T_202 <= out2[0] @[Winograd.scala 222:21]
    out2[1] <= _T_202 @[Winograd.scala 222:12]
    reg _T_204 : SInt, clock @[Winograd.scala 223:21]
    _T_204 <= out3[0] @[Winograd.scala 223:21]
    out3[1] <= _T_204 @[Winograd.scala 223:12]
    reg _T_206 : SInt, clock @[Winograd.scala 224:21]
    _T_206 <= out4[0] @[Winograd.scala 224:21]
    out4[1] <= _T_206 @[Winograd.scala 224:12]
    reg _T_208 : SInt, clock @[Winograd.scala 221:21]
    _T_208 <= out1[1] @[Winograd.scala 221:21]
    out1[2] <= _T_208 @[Winograd.scala 221:12]
    reg _T_210 : SInt, clock @[Winograd.scala 222:21]
    _T_210 <= out2[1] @[Winograd.scala 222:21]
    out2[2] <= _T_210 @[Winograd.scala 222:12]
    reg _T_212 : SInt, clock @[Winograd.scala 223:21]
    _T_212 <= out3[1] @[Winograd.scala 223:21]
    out3[2] <= _T_212 @[Winograd.scala 223:12]
    reg _T_214 : SInt, clock @[Winograd.scala 224:21]
    _T_214 <= out4[1] @[Winograd.scala 224:21]
    out4[2] <= _T_214 @[Winograd.scala 224:12]
    reg _T_216 : SInt, clock @[Winograd.scala 221:21]
    _T_216 <= out1[2] @[Winograd.scala 221:21]
    out1[3] <= _T_216 @[Winograd.scala 221:12]
    reg _T_218 : SInt, clock @[Winograd.scala 222:21]
    _T_218 <= out2[2] @[Winograd.scala 222:21]
    out2[3] <= _T_218 @[Winograd.scala 222:12]
    reg _T_220 : SInt, clock @[Winograd.scala 223:21]
    _T_220 <= out3[2] @[Winograd.scala 223:21]
    out3[3] <= _T_220 @[Winograd.scala 223:12]
    reg _T_222 : SInt, clock @[Winograd.scala 224:21]
    _T_222 <= out4[2] @[Winograd.scala 224:21]
    out4[3] <= _T_222 @[Winograd.scala 224:12]
    node _T_224 = eq(value, UInt<1>("h00")) @[Winograd.scala 227:11]
    when _T_224 : @[Winograd.scala 227:19]
      io.dOut[0] <= out1[0] @[Winograd.scala 228:16]
      io.dOut[1] <= out1[1] @[Winograd.scala 229:16]
      io.dOut[2] <= out1[2] @[Winograd.scala 230:16]
      io.dOut[3] <= out1[3] @[Winograd.scala 231:16]
      skip @[Winograd.scala 227:19]
    else : @[Winograd.scala 232:25]
      node _T_226 = eq(value, UInt<1>("h01")) @[Winograd.scala 232:17]
      when _T_226 : @[Winograd.scala 232:25]
        io.dOut[0] <= out2[0] @[Winograd.scala 233:16]
        io.dOut[1] <= out2[1] @[Winograd.scala 234:16]
        io.dOut[2] <= out2[2] @[Winograd.scala 235:16]
        io.dOut[3] <= out2[3] @[Winograd.scala 236:16]
        skip @[Winograd.scala 232:25]
      else : @[Winograd.scala 237:24]
        node _T_228 = eq(value, UInt<2>("h02")) @[Winograd.scala 237:17]
        when _T_228 : @[Winograd.scala 237:24]
          io.dOut[0] <= out3[0] @[Winograd.scala 238:16]
          io.dOut[1] <= out3[1] @[Winograd.scala 239:16]
          io.dOut[2] <= out3[2] @[Winograd.scala 240:16]
          io.dOut[3] <= out3[3] @[Winograd.scala 241:16]
          skip @[Winograd.scala 237:24]
        else : @[Winograd.scala 242:24]
          node _T_230 = eq(value, UInt<2>("h03")) @[Winograd.scala 242:17]
          when _T_230 : @[Winograd.scala 242:24]
            io.dOut[0] <= out4[0] @[Winograd.scala 243:16]
            io.dOut[1] <= out4[1] @[Winograd.scala 244:16]
            io.dOut[2] <= out4[2] @[Winograd.scala 245:16]
            io.dOut[3] <= out4[3] @[Winograd.scala 246:16]
            skip @[Winograd.scala 242:24]
          else : @[Winograd.scala 247:14]
            io.dOut[0] <= asSInt(UInt<1>("h00")) @[Winograd.scala 248:16]
            io.dOut[1] <= asSInt(UInt<1>("h00")) @[Winograd.scala 249:15]
            io.dOut[2] <= asSInt(UInt<1>("h00")) @[Winograd.scala 250:16]
            io.dOut[3] <= asSInt(UInt<1>("h00")) @[Winograd.scala 251:16]
            skip @[Winograd.scala 247:14]
    reg _T_237 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_237 <= io.mac_in_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_239 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_239 <= _T_237 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_241 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_241 <= _T_239 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_243 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_243 <= _T_241 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.out_valid <= _T_243 @[Winograd.scala 253:15]
    
  extmodule Add_9in_10out : 
    input CLK : Clock
    output S : SInt<10>
    input B : SInt<9>
    input A : SInt<9>
    
    defname = Add_9in_10out
    
    
  extmodule Add_9in_10out_1 : 
    input CLK : Clock
    output S : SInt<10>
    input B : SInt<9>
    input A : SInt<9>
    
    defname = Add_9in_10out
    
    
  extmodule Add_9in_10out_2 : 
    input CLK : Clock
    output S : SInt<10>
    input B : SInt<9>
    input A : SInt<9>
    
    defname = Add_9in_10out
    
    
  extmodule Add_9in_10out_3 : 
    input CLK : Clock
    output S : SInt<10>
    input B : SInt<9>
    input A : SInt<9>
    
    defname = Add_9in_10out
    
    
  module B : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dIn : SInt<9>[4], dOut : SInt<10>[4]}
    
    node _T_42 = sub(asSInt(UInt<1>("h00")), io.dIn[1]) @[Winograd.scala 38:39]
    node _T_43 = tail(_T_42, 1) @[Winograd.scala 38:39]
    node _T_44 = asSInt(_T_43) @[Winograd.scala 38:39]
    inst Add_9in_10out of Add_9in_10out @[Winograd.scala 22:22]
    Add_9in_10out.CLK is invalid
    Add_9in_10out.S is invalid
    Add_9in_10out.B is invalid
    Add_9in_10out.A is invalid
    Add_9in_10out.A <= io.dIn[3] @[Winograd.scala 23:15]
    Add_9in_10out.B <= _T_44 @[Winograd.scala 24:15]
    Add_9in_10out.CLK <= clock @[Winograd.scala 25:16]
    io.dOut[0] <= Add_9in_10out.S @[Winograd.scala 38:13]
    inst Add_9in_10out_1 of Add_9in_10out_1 @[Winograd.scala 22:22]
    Add_9in_10out_1.CLK is invalid
    Add_9in_10out_1.S is invalid
    Add_9in_10out_1.B is invalid
    Add_9in_10out_1.A is invalid
    Add_9in_10out_1.A <= io.dIn[2] @[Winograd.scala 23:15]
    Add_9in_10out_1.B <= io.dIn[1] @[Winograd.scala 24:15]
    Add_9in_10out_1.CLK <= clock @[Winograd.scala 25:16]
    io.dOut[1] <= Add_9in_10out_1.S @[Winograd.scala 39:13]
    node _T_46 = sub(asSInt(UInt<1>("h00")), io.dIn[2]) @[Winograd.scala 40:39]
    node _T_47 = tail(_T_46, 1) @[Winograd.scala 40:39]
    node _T_48 = asSInt(_T_47) @[Winograd.scala 40:39]
    inst Add_9in_10out_2 of Add_9in_10out_2 @[Winograd.scala 22:22]
    Add_9in_10out_2.CLK is invalid
    Add_9in_10out_2.S is invalid
    Add_9in_10out_2.B is invalid
    Add_9in_10out_2.A is invalid
    Add_9in_10out_2.A <= io.dIn[1] @[Winograd.scala 23:15]
    Add_9in_10out_2.B <= _T_48 @[Winograd.scala 24:15]
    Add_9in_10out_2.CLK <= clock @[Winograd.scala 25:16]
    io.dOut[2] <= Add_9in_10out_2.S @[Winograd.scala 40:13]
    node _T_50 = sub(asSInt(UInt<1>("h00")), io.dIn[0]) @[Winograd.scala 41:39]
    node _T_51 = tail(_T_50, 1) @[Winograd.scala 41:39]
    node _T_52 = asSInt(_T_51) @[Winograd.scala 41:39]
    inst Add_9in_10out_3 of Add_9in_10out_3 @[Winograd.scala 22:22]
    Add_9in_10out_3.CLK is invalid
    Add_9in_10out_3.S is invalid
    Add_9in_10out_3.B is invalid
    Add_9in_10out_3.A is invalid
    Add_9in_10out_3.A <= io.dIn[2] @[Winograd.scala 23:15]
    Add_9in_10out_3.B <= _T_52 @[Winograd.scala 24:15]
    Add_9in_10out_3.CLK <= clock @[Winograd.scala 25:16]
    io.dOut[3] <= Add_9in_10out_3.S @[Winograd.scala 41:13]
    
  module B_module : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mac_in_valid : UInt<1>, flip dIn : SInt<9>[4], dOut : SInt<10>[4], out_valid : UInt<1>}
    
    inst m_B of B @[Winograd.scala 55:17]
    m_B.clock <= clock
    m_B.reset <= reset
    m_B.io.dIn[0] <= io.dIn[0] @[Winograd.scala 57:16]
    m_B.io.dIn[1] <= io.dIn[1] @[Winograd.scala 58:16]
    m_B.io.dIn[2] <= io.dIn[2] @[Winograd.scala 59:16]
    m_B.io.dIn[3] <= io.dIn[3] @[Winograd.scala 60:16]
    wire _T_48 : SInt<10> @[Winograd.scala 66:14]
    node _T_49 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 66:14]
    node _T_50 = asSInt(_T_49) @[Winograd.scala 66:14]
    _T_48 <= _T_50 @[Winograd.scala 66:14]
    wire _T_54 : SInt<10> @[Winograd.scala 66:14]
    node _T_55 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 66:14]
    node _T_56 = asSInt(_T_55) @[Winograd.scala 66:14]
    _T_54 <= _T_56 @[Winograd.scala 66:14]
    wire _T_60 : SInt<10> @[Winograd.scala 66:14]
    node _T_61 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 66:14]
    node _T_62 = asSInt(_T_61) @[Winograd.scala 66:14]
    _T_60 <= _T_62 @[Winograd.scala 66:14]
    wire _T_66 : SInt<10> @[Winograd.scala 66:14]
    node _T_67 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 66:14]
    node _T_68 = asSInt(_T_67) @[Winograd.scala 66:14]
    _T_66 <= _T_68 @[Winograd.scala 66:14]
    wire out1 : SInt<10>[4] @[Winograd.scala 65:19]
    out1[0] <= _T_48 @[Winograd.scala 65:19]
    out1[1] <= _T_54 @[Winograd.scala 65:19]
    out1[2] <= _T_60 @[Winograd.scala 65:19]
    out1[3] <= _T_66 @[Winograd.scala 65:19]
    wire _T_81 : SInt<10> @[Winograd.scala 68:14]
    node _T_82 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 68:14]
    node _T_83 = asSInt(_T_82) @[Winograd.scala 68:14]
    _T_81 <= _T_83 @[Winograd.scala 68:14]
    wire _T_87 : SInt<10> @[Winograd.scala 68:14]
    node _T_88 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 68:14]
    node _T_89 = asSInt(_T_88) @[Winograd.scala 68:14]
    _T_87 <= _T_89 @[Winograd.scala 68:14]
    wire _T_93 : SInt<10> @[Winograd.scala 68:14]
    node _T_94 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 68:14]
    node _T_95 = asSInt(_T_94) @[Winograd.scala 68:14]
    _T_93 <= _T_95 @[Winograd.scala 68:14]
    wire _T_99 : SInt<10> @[Winograd.scala 68:14]
    node _T_100 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 68:14]
    node _T_101 = asSInt(_T_100) @[Winograd.scala 68:14]
    _T_99 <= _T_101 @[Winograd.scala 68:14]
    wire out2 : SInt<10>[4] @[Winograd.scala 67:19]
    out2[0] <= _T_81 @[Winograd.scala 67:19]
    out2[1] <= _T_87 @[Winograd.scala 67:19]
    out2[2] <= _T_93 @[Winograd.scala 67:19]
    out2[3] <= _T_99 @[Winograd.scala 67:19]
    wire _T_114 : SInt<10> @[Winograd.scala 70:14]
    node _T_115 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 70:14]
    node _T_116 = asSInt(_T_115) @[Winograd.scala 70:14]
    _T_114 <= _T_116 @[Winograd.scala 70:14]
    wire _T_120 : SInt<10> @[Winograd.scala 70:14]
    node _T_121 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 70:14]
    node _T_122 = asSInt(_T_121) @[Winograd.scala 70:14]
    _T_120 <= _T_122 @[Winograd.scala 70:14]
    wire _T_126 : SInt<10> @[Winograd.scala 70:14]
    node _T_127 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 70:14]
    node _T_128 = asSInt(_T_127) @[Winograd.scala 70:14]
    _T_126 <= _T_128 @[Winograd.scala 70:14]
    wire _T_132 : SInt<10> @[Winograd.scala 70:14]
    node _T_133 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 70:14]
    node _T_134 = asSInt(_T_133) @[Winograd.scala 70:14]
    _T_132 <= _T_134 @[Winograd.scala 70:14]
    wire out3 : SInt<10>[4] @[Winograd.scala 69:19]
    out3[0] <= _T_114 @[Winograd.scala 69:19]
    out3[1] <= _T_120 @[Winograd.scala 69:19]
    out3[2] <= _T_126 @[Winograd.scala 69:19]
    out3[3] <= _T_132 @[Winograd.scala 69:19]
    wire _T_147 : SInt<10> @[Winograd.scala 72:14]
    node _T_148 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 72:14]
    node _T_149 = asSInt(_T_148) @[Winograd.scala 72:14]
    _T_147 <= _T_149 @[Winograd.scala 72:14]
    wire _T_153 : SInt<10> @[Winograd.scala 72:14]
    node _T_154 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 72:14]
    node _T_155 = asSInt(_T_154) @[Winograd.scala 72:14]
    _T_153 <= _T_155 @[Winograd.scala 72:14]
    wire _T_159 : SInt<10> @[Winograd.scala 72:14]
    node _T_160 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 72:14]
    node _T_161 = asSInt(_T_160) @[Winograd.scala 72:14]
    _T_159 <= _T_161 @[Winograd.scala 72:14]
    wire _T_165 : SInt<10> @[Winograd.scala 72:14]
    node _T_166 = asUInt(asSInt(UInt<10>("h00"))) @[Winograd.scala 72:14]
    node _T_167 = asSInt(_T_166) @[Winograd.scala 72:14]
    _T_165 <= _T_167 @[Winograd.scala 72:14]
    wire out4 : SInt<10>[4] @[Winograd.scala 71:19]
    out4[0] <= _T_147 @[Winograd.scala 71:19]
    out4[1] <= _T_153 @[Winograd.scala 71:19]
    out4[2] <= _T_159 @[Winograd.scala 71:19]
    out4[3] <= _T_165 @[Winograd.scala 71:19]
    reg value : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 26:33]
    when io.mac_in_valid : @[Counter.scala 63:17]
      node _T_180 = eq(value, UInt<2>("h03")) @[Counter.scala 34:24]
      node _T_182 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_183 = tail(_T_182, 1) @[Counter.scala 35:22]
      value <= _T_183 @[Counter.scala 35:13]
      skip @[Counter.scala 63:17]
    node cnt_EN = and(io.mac_in_valid, _T_180) @[Counter.scala 64:20]
    out1[0] <= m_B.io.dOut[0] @[Winograd.scala 90:10]
    reg _T_186 : SInt<10>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_186 <= m_B.io.dOut[1] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out2[0] <= _T_186 @[Winograd.scala 91:10]
    reg _T_189 : SInt<10>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_189 <= m_B.io.dOut[2] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_191 : SInt<10>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_191 <= _T_189 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out3[0] <= _T_191 @[Winograd.scala 92:10]
    reg _T_194 : SInt<10>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_194 <= m_B.io.dOut[3] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_196 : SInt<10>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_196 <= _T_194 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_198 : SInt<10>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_198 <= _T_196 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out4[0] <= _T_198 @[Winograd.scala 93:10]
    reg _T_200 : SInt, clock @[Winograd.scala 96:21]
    _T_200 <= out1[0] @[Winograd.scala 96:21]
    out1[1] <= _T_200 @[Winograd.scala 96:12]
    reg _T_202 : SInt, clock @[Winograd.scala 97:21]
    _T_202 <= out2[0] @[Winograd.scala 97:21]
    out2[1] <= _T_202 @[Winograd.scala 97:12]
    reg _T_204 : SInt, clock @[Winograd.scala 98:21]
    _T_204 <= out3[0] @[Winograd.scala 98:21]
    out3[1] <= _T_204 @[Winograd.scala 98:12]
    reg _T_206 : SInt, clock @[Winograd.scala 99:21]
    _T_206 <= out4[0] @[Winograd.scala 99:21]
    out4[1] <= _T_206 @[Winograd.scala 99:12]
    reg _T_208 : SInt, clock @[Winograd.scala 96:21]
    _T_208 <= out1[1] @[Winograd.scala 96:21]
    out1[2] <= _T_208 @[Winograd.scala 96:12]
    reg _T_210 : SInt, clock @[Winograd.scala 97:21]
    _T_210 <= out2[1] @[Winograd.scala 97:21]
    out2[2] <= _T_210 @[Winograd.scala 97:12]
    reg _T_212 : SInt, clock @[Winograd.scala 98:21]
    _T_212 <= out3[1] @[Winograd.scala 98:21]
    out3[2] <= _T_212 @[Winograd.scala 98:12]
    reg _T_214 : SInt, clock @[Winograd.scala 99:21]
    _T_214 <= out4[1] @[Winograd.scala 99:21]
    out4[2] <= _T_214 @[Winograd.scala 99:12]
    reg _T_216 : SInt, clock @[Winograd.scala 96:21]
    _T_216 <= out1[2] @[Winograd.scala 96:21]
    out1[3] <= _T_216 @[Winograd.scala 96:12]
    reg _T_218 : SInt, clock @[Winograd.scala 97:21]
    _T_218 <= out2[2] @[Winograd.scala 97:21]
    out2[3] <= _T_218 @[Winograd.scala 97:12]
    reg _T_220 : SInt, clock @[Winograd.scala 98:21]
    _T_220 <= out3[2] @[Winograd.scala 98:21]
    out3[3] <= _T_220 @[Winograd.scala 98:12]
    reg _T_222 : SInt, clock @[Winograd.scala 99:21]
    _T_222 <= out4[2] @[Winograd.scala 99:21]
    out4[3] <= _T_222 @[Winograd.scala 99:12]
    node _T_224 = eq(value, UInt<1>("h00")) @[Winograd.scala 102:11]
    when _T_224 : @[Winograd.scala 102:19]
      io.dOut[0] <= out1[0] @[Winograd.scala 103:16]
      io.dOut[1] <= out1[1] @[Winograd.scala 104:16]
      io.dOut[2] <= out1[2] @[Winograd.scala 105:16]
      io.dOut[3] <= out1[3] @[Winograd.scala 106:16]
      skip @[Winograd.scala 102:19]
    else : @[Winograd.scala 107:25]
      node _T_226 = eq(value, UInt<1>("h01")) @[Winograd.scala 107:17]
      when _T_226 : @[Winograd.scala 107:25]
        io.dOut[0] <= out2[0] @[Winograd.scala 108:16]
        io.dOut[1] <= out2[1] @[Winograd.scala 109:16]
        io.dOut[2] <= out2[2] @[Winograd.scala 110:16]
        io.dOut[3] <= out2[3] @[Winograd.scala 111:16]
        skip @[Winograd.scala 107:25]
      else : @[Winograd.scala 113:24]
        node _T_228 = eq(value, UInt<2>("h02")) @[Winograd.scala 113:17]
        when _T_228 : @[Winograd.scala 113:24]
          io.dOut[0] <= out3[0] @[Winograd.scala 114:16]
          io.dOut[1] <= out3[1] @[Winograd.scala 115:16]
          io.dOut[2] <= out3[2] @[Winograd.scala 116:16]
          io.dOut[3] <= out3[3] @[Winograd.scala 117:16]
          skip @[Winograd.scala 113:24]
        else : @[Winograd.scala 118:24]
          node _T_230 = eq(value, UInt<2>("h03")) @[Winograd.scala 118:17]
          when _T_230 : @[Winograd.scala 118:24]
            io.dOut[0] <= out4[0] @[Winograd.scala 119:16]
            io.dOut[1] <= out4[1] @[Winograd.scala 120:16]
            io.dOut[2] <= out4[2] @[Winograd.scala 121:16]
            io.dOut[3] <= out4[3] @[Winograd.scala 122:16]
            skip @[Winograd.scala 118:24]
          else : @[Winograd.scala 123:14]
            io.dOut[0] <= asSInt(UInt<1>("h00")) @[Winograd.scala 124:16]
            io.dOut[1] <= asSInt(UInt<1>("h00")) @[Winograd.scala 125:15]
            io.dOut[2] <= asSInt(UInt<1>("h00")) @[Winograd.scala 126:15]
            io.dOut[3] <= asSInt(UInt<1>("h00")) @[Winograd.scala 127:15]
            skip @[Winograd.scala 123:14]
    reg _T_237 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_237 <= io.mac_in_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_239 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_239 <= _T_237 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_241 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_241 <= _T_239 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_243 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_243 <= _T_241 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.out_valid <= _T_243 @[Winograd.scala 129:15]
    
  extmodule Mul_8in_16out : 
    input CLK : Clock
    output P : SInt<20>
    input B : SInt<10>
    input A : SInt<10>
    
    defname = Mul_8in_16out
    
    
  extmodule Mul_8in_16out_1 : 
    input CLK : Clock
    output P : SInt<20>
    input B : SInt<10>
    input A : SInt<10>
    
    defname = Mul_8in_16out
    
    
  extmodule Mul_8in_16out_2 : 
    input CLK : Clock
    output P : SInt<20>
    input B : SInt<10>
    input A : SInt<10>
    
    defname = Mul_8in_16out
    
    
  extmodule Mul_8in_16out_3 : 
    input CLK : Clock
    output P : SInt<20>
    input B : SInt<10>
    input A : SInt<10>
    
    defname = Mul_8in_16out
    
    
  module MUL : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dIn_B : SInt<10>[4], flip dIn_G : SInt<10>[4], dOut : SInt<20>[4]}
    
    inst Mul_8in_16out of Mul_8in_16out @[Winograd.scala 282:22]
    Mul_8in_16out.CLK is invalid
    Mul_8in_16out.P is invalid
    Mul_8in_16out.B is invalid
    Mul_8in_16out.A is invalid
    Mul_8in_16out.A <= io.dIn_B[0] @[Winograd.scala 283:15]
    Mul_8in_16out.B <= io.dIn_G[0] @[Winograd.scala 284:15]
    Mul_8in_16out.CLK <= clock @[Winograd.scala 285:16]
    io.dOut[0] <= Mul_8in_16out.P @[Winograd.scala 306:15]
    inst Mul_8in_16out_1 of Mul_8in_16out_1 @[Winograd.scala 282:22]
    Mul_8in_16out_1.CLK is invalid
    Mul_8in_16out_1.P is invalid
    Mul_8in_16out_1.B is invalid
    Mul_8in_16out_1.A is invalid
    Mul_8in_16out_1.A <= io.dIn_B[1] @[Winograd.scala 283:15]
    Mul_8in_16out_1.B <= io.dIn_G[1] @[Winograd.scala 284:15]
    Mul_8in_16out_1.CLK <= clock @[Winograd.scala 285:16]
    io.dOut[1] <= Mul_8in_16out_1.P @[Winograd.scala 306:15]
    inst Mul_8in_16out_2 of Mul_8in_16out_2 @[Winograd.scala 282:22]
    Mul_8in_16out_2.CLK is invalid
    Mul_8in_16out_2.P is invalid
    Mul_8in_16out_2.B is invalid
    Mul_8in_16out_2.A is invalid
    Mul_8in_16out_2.A <= io.dIn_B[2] @[Winograd.scala 283:15]
    Mul_8in_16out_2.B <= io.dIn_G[2] @[Winograd.scala 284:15]
    Mul_8in_16out_2.CLK <= clock @[Winograd.scala 285:16]
    io.dOut[2] <= Mul_8in_16out_2.P @[Winograd.scala 306:15]
    inst Mul_8in_16out_3 of Mul_8in_16out_3 @[Winograd.scala 282:22]
    Mul_8in_16out_3.CLK is invalid
    Mul_8in_16out_3.P is invalid
    Mul_8in_16out_3.B is invalid
    Mul_8in_16out_3.A is invalid
    Mul_8in_16out_3.A <= io.dIn_B[3] @[Winograd.scala 283:15]
    Mul_8in_16out_3.B <= io.dIn_G[3] @[Winograd.scala 284:15]
    Mul_8in_16out_3.CLK <= clock @[Winograd.scala 285:16]
    io.dOut[3] <= Mul_8in_16out_3.P @[Winograd.scala 306:15]
    
  module MUL_module : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mac_in_valid : UInt<1>, flip dIn_B : SInt<10>[4], flip dIn_G : SInt<10>[4], dOut : SInt<20>[4], out_valid : UInt<1>}
    
    inst m_MUL of MUL @[Winograd.scala 320:19]
    m_MUL.clock <= clock
    m_MUL.reset <= reset
    m_MUL.io.dIn_G[0] <= io.dIn_G[0] @[Winograd.scala 324:22]
    m_MUL.io.dIn_B[0] <= io.dIn_B[0] @[Winograd.scala 325:22]
    reg _T_65 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_65 <= m_MUL.io.dOut[0] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_67 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_67 <= _T_65 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_69 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_69 <= _T_67 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[0] <= _T_69 @[Winograd.scala 326:15]
    m_MUL.io.dIn_G[1] <= io.dIn_G[1] @[Winograd.scala 324:22]
    m_MUL.io.dIn_B[1] <= io.dIn_B[1] @[Winograd.scala 325:22]
    reg _T_72 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_72 <= m_MUL.io.dOut[1] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_74 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_74 <= _T_72 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_76 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_76 <= _T_74 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[1] <= _T_76 @[Winograd.scala 326:15]
    m_MUL.io.dIn_G[2] <= io.dIn_G[2] @[Winograd.scala 324:22]
    m_MUL.io.dIn_B[2] <= io.dIn_B[2] @[Winograd.scala 325:22]
    reg _T_79 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_79 <= m_MUL.io.dOut[2] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_81 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_81 <= _T_79 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_83 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_83 <= _T_81 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[2] <= _T_83 @[Winograd.scala 326:15]
    m_MUL.io.dIn_G[3] <= io.dIn_G[3] @[Winograd.scala 324:22]
    m_MUL.io.dIn_B[3] <= io.dIn_B[3] @[Winograd.scala 325:22]
    reg _T_86 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_86 <= m_MUL.io.dOut[3] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_88 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_88 <= _T_86 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_90 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_90 <= _T_88 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[3] <= _T_90 @[Winograd.scala 326:15]
    reg _T_93 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_93 <= io.mac_in_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_95 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_95 <= _T_93 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_97 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_97 <= _T_95 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_99 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_99 <= _T_97 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.out_valid <= _T_99 @[Winograd.scala 386:15]
    
  extmodule Add_20in_21out : 
    input CLK : Clock
    output S : SInt<21>
    input B : SInt<20>
    input A : SInt<20>
    
    defname = Add_20in_21out
    
    
  extmodule Add_20in_21out_1 : 
    input CLK : Clock
    output S : SInt<21>
    input B : SInt<20>
    input A : SInt<20>
    
    defname = Add_20in_21out
    
    
  extmodule Add_20in_21out_2 : 
    input CLK : Clock
    output S : SInt<21>
    input B : SInt<20>
    input A : SInt<20>
    
    defname = Add_20in_21out
    
    
  extmodule Add_20in_21out_3 : 
    input CLK : Clock
    output S : SInt<21>
    input B : SInt<20>
    input A : SInt<20>
    
    defname = Add_20in_21out
    
    
  module AT : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dIn : SInt<20>[4], dOut : SInt<22>[2]}
    
    inst Add_20in_21out of Add_20in_21out @[Winograd.scala 418:22]
    Add_20in_21out.CLK is invalid
    Add_20in_21out.S is invalid
    Add_20in_21out.B is invalid
    Add_20in_21out.A is invalid
    Add_20in_21out.A <= io.dIn[1] @[Winograd.scala 419:15]
    Add_20in_21out.B <= io.dIn[2] @[Winograd.scala 420:15]
    Add_20in_21out.CLK <= clock @[Winograd.scala 421:16]
    reg _T_39 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_39 <= io.dIn[3] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    inst Add_20in_21out_1 of Add_20in_21out_1 @[Winograd.scala 418:22]
    Add_20in_21out_1.CLK is invalid
    Add_20in_21out_1.S is invalid
    Add_20in_21out_1.B is invalid
    Add_20in_21out_1.A is invalid
    Add_20in_21out_1.A <= Add_20in_21out.S @[Winograd.scala 419:15]
    Add_20in_21out_1.B <= _T_39 @[Winograd.scala 420:15]
    Add_20in_21out_1.CLK <= clock @[Winograd.scala 421:16]
    io.dOut[0] <= Add_20in_21out_1.S @[Winograd.scala 441:13]
    node _T_41 = sub(asSInt(UInt<1>("h00")), io.dIn[1]) @[Winograd.scala 442:55]
    node _T_42 = tail(_T_41, 1) @[Winograd.scala 442:55]
    node _T_43 = asSInt(_T_42) @[Winograd.scala 442:55]
    inst Add_20in_21out_2 of Add_20in_21out_2 @[Winograd.scala 418:22]
    Add_20in_21out_2.CLK is invalid
    Add_20in_21out_2.S is invalid
    Add_20in_21out_2.B is invalid
    Add_20in_21out_2.A is invalid
    Add_20in_21out_2.A <= io.dIn[2] @[Winograd.scala 419:15]
    Add_20in_21out_2.B <= _T_43 @[Winograd.scala 420:15]
    Add_20in_21out_2.CLK <= clock @[Winograd.scala 421:16]
    reg _T_46 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_46 <= io.dIn[0] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    node _T_48 = sub(asSInt(UInt<1>("h00")), _T_46) @[Winograd.scala 442:67]
    node _T_49 = tail(_T_48, 1) @[Winograd.scala 442:67]
    node _T_50 = asSInt(_T_49) @[Winograd.scala 442:67]
    inst Add_20in_21out_3 of Add_20in_21out_3 @[Winograd.scala 418:22]
    Add_20in_21out_3.CLK is invalid
    Add_20in_21out_3.S is invalid
    Add_20in_21out_3.B is invalid
    Add_20in_21out_3.A is invalid
    Add_20in_21out_3.A <= Add_20in_21out_2.S @[Winograd.scala 419:15]
    Add_20in_21out_3.B <= _T_50 @[Winograd.scala 420:15]
    Add_20in_21out_3.CLK <= clock @[Winograd.scala 421:16]
    io.dOut[1] <= Add_20in_21out_3.S @[Winograd.scala 442:13]
    
  module AT_module : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mac_in_valid : UInt<1>, flip dIn : SInt<20>[4], dOut : SInt<22>[4], out_valid : UInt<1>}
    
    inst m_AT of AT @[Winograd.scala 454:18]
    m_AT.clock <= clock
    m_AT.reset <= reset
    m_AT.io.dIn[0] <= io.dIn[0] @[Winograd.scala 458:19]
    m_AT.io.dIn[1] <= io.dIn[1] @[Winograd.scala 458:19]
    m_AT.io.dIn[2] <= io.dIn[2] @[Winograd.scala 458:19]
    m_AT.io.dIn[3] <= io.dIn[3] @[Winograd.scala 458:19]
    reg cnt : SInt<3>, clock with : (reset => (reset, asSInt(UInt<3>("h00")))) @[Winograd.scala 466:19]
    reg cnt_EN : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Winograd.scala 467:21]
    wire _T_52 : SInt<22> @[Winograd.scala 470:14]
    node _T_53 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 470:14]
    node _T_54 = asSInt(_T_53) @[Winograd.scala 470:14]
    _T_52 <= _T_54 @[Winograd.scala 470:14]
    wire _T_58 : SInt<22> @[Winograd.scala 470:14]
    node _T_59 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 470:14]
    node _T_60 = asSInt(_T_59) @[Winograd.scala 470:14]
    _T_58 <= _T_60 @[Winograd.scala 470:14]
    wire _T_64 : SInt<22> @[Winograd.scala 470:14]
    node _T_65 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 470:14]
    node _T_66 = asSInt(_T_65) @[Winograd.scala 470:14]
    _T_64 <= _T_66 @[Winograd.scala 470:14]
    wire _T_70 : SInt<22> @[Winograd.scala 470:14]
    node _T_71 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 470:14]
    node _T_72 = asSInt(_T_71) @[Winograd.scala 470:14]
    _T_70 <= _T_72 @[Winograd.scala 470:14]
    wire out1 : SInt<22>[4] @[Winograd.scala 469:19]
    out1[0] <= _T_52 @[Winograd.scala 469:19]
    out1[1] <= _T_58 @[Winograd.scala 469:19]
    out1[2] <= _T_64 @[Winograd.scala 469:19]
    out1[3] <= _T_70 @[Winograd.scala 469:19]
    wire _T_85 : SInt<22> @[Winograd.scala 472:14]
    node _T_86 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 472:14]
    node _T_87 = asSInt(_T_86) @[Winograd.scala 472:14]
    _T_85 <= _T_87 @[Winograd.scala 472:14]
    wire _T_91 : SInt<22> @[Winograd.scala 472:14]
    node _T_92 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 472:14]
    node _T_93 = asSInt(_T_92) @[Winograd.scala 472:14]
    _T_91 <= _T_93 @[Winograd.scala 472:14]
    wire _T_97 : SInt<22> @[Winograd.scala 472:14]
    node _T_98 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 472:14]
    node _T_99 = asSInt(_T_98) @[Winograd.scala 472:14]
    _T_97 <= _T_99 @[Winograd.scala 472:14]
    wire _T_103 : SInt<22> @[Winograd.scala 472:14]
    node _T_104 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 472:14]
    node _T_105 = asSInt(_T_104) @[Winograd.scala 472:14]
    _T_103 <= _T_105 @[Winograd.scala 472:14]
    wire out2 : SInt<22>[4] @[Winograd.scala 471:19]
    out2[0] <= _T_85 @[Winograd.scala 471:19]
    out2[1] <= _T_91 @[Winograd.scala 471:19]
    out2[2] <= _T_97 @[Winograd.scala 471:19]
    out2[3] <= _T_103 @[Winograd.scala 471:19]
    wire _T_118 : SInt<22> @[Winograd.scala 474:14]
    node _T_119 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 474:14]
    node _T_120 = asSInt(_T_119) @[Winograd.scala 474:14]
    _T_118 <= _T_120 @[Winograd.scala 474:14]
    wire _T_124 : SInt<22> @[Winograd.scala 474:14]
    node _T_125 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 474:14]
    node _T_126 = asSInt(_T_125) @[Winograd.scala 474:14]
    _T_124 <= _T_126 @[Winograd.scala 474:14]
    wire _T_130 : SInt<22> @[Winograd.scala 474:14]
    node _T_131 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 474:14]
    node _T_132 = asSInt(_T_131) @[Winograd.scala 474:14]
    _T_130 <= _T_132 @[Winograd.scala 474:14]
    wire _T_136 : SInt<22> @[Winograd.scala 474:14]
    node _T_137 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 474:14]
    node _T_138 = asSInt(_T_137) @[Winograd.scala 474:14]
    _T_136 <= _T_138 @[Winograd.scala 474:14]
    wire out_temp : SInt<22>[4] @[Winograd.scala 473:23]
    out_temp[0] <= _T_118 @[Winograd.scala 473:23]
    out_temp[1] <= _T_124 @[Winograd.scala 473:23]
    out_temp[2] <= _T_130 @[Winograd.scala 473:23]
    out_temp[3] <= _T_136 @[Winograd.scala 473:23]
    reg _T_150 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_150 <= io.mac_in_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_152 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_152 <= _T_150 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_154 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_154 <= _T_152 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_156 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_156 <= _T_154 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg value : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 26:33]
    when _T_156 : @[Counter.scala 63:17]
      node _T_160 = eq(value, UInt<2>("h03")) @[Counter.scala 34:24]
      node _T_162 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_163 = tail(_T_162, 1) @[Counter.scala 35:22]
      value <= _T_163 @[Counter.scala 35:13]
      skip @[Counter.scala 63:17]
    node cnt_valid = and(_T_156, _T_160) @[Counter.scala 64:20]
    out1[0] <= m_AT.io.dOut[0] @[Winograd.scala 482:10]
    reg _T_166 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_166 <= m_AT.io.dOut[1] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out2[0] <= _T_166 @[Winograd.scala 483:10]
    reg _T_168 : SInt, clock @[Winograd.scala 485:21]
    _T_168 <= out1[0] @[Winograd.scala 485:21]
    out1[1] <= _T_168 @[Winograd.scala 485:12]
    reg _T_170 : SInt, clock @[Winograd.scala 486:21]
    _T_170 <= out2[0] @[Winograd.scala 486:21]
    out2[1] <= _T_170 @[Winograd.scala 486:12]
    reg _T_172 : SInt, clock @[Winograd.scala 485:21]
    _T_172 <= out1[1] @[Winograd.scala 485:21]
    out1[2] <= _T_172 @[Winograd.scala 485:12]
    reg _T_174 : SInt, clock @[Winograd.scala 486:21]
    _T_174 <= out2[1] @[Winograd.scala 486:21]
    out2[2] <= _T_174 @[Winograd.scala 486:12]
    reg _T_176 : SInt, clock @[Winograd.scala 485:21]
    _T_176 <= out1[2] @[Winograd.scala 485:21]
    out1[3] <= _T_176 @[Winograd.scala 485:12]
    reg _T_178 : SInt, clock @[Winograd.scala 486:21]
    _T_178 <= out2[2] @[Winograd.scala 486:21]
    out2[3] <= _T_178 @[Winograd.scala 486:12]
    node _T_180 = eq(value, UInt<1>("h01")) @[Winograd.scala 489:14]
    when _T_180 : @[Winograd.scala 489:22]
      out_temp[0] <= out1[0] @[Winograd.scala 490:17]
      out_temp[1] <= out1[1] @[Winograd.scala 491:17]
      out_temp[2] <= out1[2] @[Winograd.scala 492:17]
      out_temp[3] <= out1[3] @[Winograd.scala 493:17]
      skip @[Winograd.scala 489:22]
    else : @[Winograd.scala 494:28]
      node _T_182 = eq(value, UInt<2>("h02")) @[Winograd.scala 494:20]
      when _T_182 : @[Winograd.scala 494:28]
        out_temp[0] <= out2[0] @[Winograd.scala 495:17]
        out_temp[1] <= out2[1] @[Winograd.scala 496:17]
        out_temp[2] <= out2[2] @[Winograd.scala 497:17]
        out_temp[3] <= out2[3] @[Winograd.scala 498:17]
        skip @[Winograd.scala 494:28]
      else : @[Winograd.scala 499:14]
        out_temp[0] <= asSInt(UInt<1>("h00")) @[Winograd.scala 500:17]
        out_temp[1] <= asSInt(UInt<1>("h00")) @[Winograd.scala 501:16]
        out_temp[2] <= asSInt(UInt<1>("h00")) @[Winograd.scala 502:17]
        out_temp[3] <= asSInt(UInt<1>("h00")) @[Winograd.scala 503:17]
        skip @[Winograd.scala 499:14]
    reg _T_189 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_189 <= out_temp[0] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_191 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_191 <= _T_189 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_193 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_193 <= _T_191 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[0] <= _T_193 @[Winograd.scala 506:15]
    reg _T_196 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_196 <= out_temp[1] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_198 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_198 <= _T_196 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_200 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_200 <= _T_198 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[1] <= _T_200 @[Winograd.scala 506:15]
    reg _T_203 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_203 <= out_temp[2] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_205 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_205 <= _T_203 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_207 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_207 <= _T_205 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[2] <= _T_207 @[Winograd.scala 506:15]
    reg _T_210 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_210 <= out_temp[3] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_212 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_212 <= _T_210 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_214 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_214 <= _T_212 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[3] <= _T_214 @[Winograd.scala 506:15]
    reg _T_217 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_217 <= io.mac_in_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_219 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_219 <= _T_217 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_221 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_221 <= _T_219 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_223 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_223 <= _T_221 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_225 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_225 <= _T_223 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_227 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_227 <= _T_225 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_229 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_229 <= _T_227 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_231 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_231 <= _T_229 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.out_valid <= _T_231 @[Winograd.scala 510:15]
    
  extmodule Add_20in_21out_4 : 
    input CLK : Clock
    output S : SInt<21>
    input B : SInt<20>
    input A : SInt<20>
    
    defname = Add_20in_21out
    
    
  extmodule Add_20in_21out_5 : 
    input CLK : Clock
    output S : SInt<21>
    input B : SInt<20>
    input A : SInt<20>
    
    defname = Add_20in_21out
    
    
  extmodule Add_20in_21out_6 : 
    input CLK : Clock
    output S : SInt<21>
    input B : SInt<20>
    input A : SInt<20>
    
    defname = Add_20in_21out
    
    
  extmodule Add_20in_21out_7 : 
    input CLK : Clock
    output S : SInt<21>
    input B : SInt<20>
    input A : SInt<20>
    
    defname = Add_20in_21out
    
    
  module AT_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip dIn : SInt<20>[4], dOut : SInt<22>[2]}
    
    inst Add_20in_21out of Add_20in_21out_4 @[Winograd.scala 418:22]
    Add_20in_21out.CLK is invalid
    Add_20in_21out.S is invalid
    Add_20in_21out.B is invalid
    Add_20in_21out.A is invalid
    Add_20in_21out.A <= io.dIn[1] @[Winograd.scala 419:15]
    Add_20in_21out.B <= io.dIn[2] @[Winograd.scala 420:15]
    Add_20in_21out.CLK <= clock @[Winograd.scala 421:16]
    reg _T_39 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_39 <= io.dIn[3] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    inst Add_20in_21out_1 of Add_20in_21out_5 @[Winograd.scala 418:22]
    Add_20in_21out_1.CLK is invalid
    Add_20in_21out_1.S is invalid
    Add_20in_21out_1.B is invalid
    Add_20in_21out_1.A is invalid
    Add_20in_21out_1.A <= Add_20in_21out.S @[Winograd.scala 419:15]
    Add_20in_21out_1.B <= _T_39 @[Winograd.scala 420:15]
    Add_20in_21out_1.CLK <= clock @[Winograd.scala 421:16]
    io.dOut[0] <= Add_20in_21out_1.S @[Winograd.scala 441:13]
    node _T_41 = sub(asSInt(UInt<1>("h00")), io.dIn[1]) @[Winograd.scala 442:55]
    node _T_42 = tail(_T_41, 1) @[Winograd.scala 442:55]
    node _T_43 = asSInt(_T_42) @[Winograd.scala 442:55]
    inst Add_20in_21out_2 of Add_20in_21out_6 @[Winograd.scala 418:22]
    Add_20in_21out_2.CLK is invalid
    Add_20in_21out_2.S is invalid
    Add_20in_21out_2.B is invalid
    Add_20in_21out_2.A is invalid
    Add_20in_21out_2.A <= io.dIn[2] @[Winograd.scala 419:15]
    Add_20in_21out_2.B <= _T_43 @[Winograd.scala 420:15]
    Add_20in_21out_2.CLK <= clock @[Winograd.scala 421:16]
    reg _T_46 : SInt<20>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_46 <= io.dIn[0] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    node _T_48 = sub(asSInt(UInt<1>("h00")), _T_46) @[Winograd.scala 442:67]
    node _T_49 = tail(_T_48, 1) @[Winograd.scala 442:67]
    node _T_50 = asSInt(_T_49) @[Winograd.scala 442:67]
    inst Add_20in_21out_3 of Add_20in_21out_7 @[Winograd.scala 418:22]
    Add_20in_21out_3.CLK is invalid
    Add_20in_21out_3.S is invalid
    Add_20in_21out_3.B is invalid
    Add_20in_21out_3.A is invalid
    Add_20in_21out_3.A <= Add_20in_21out_2.S @[Winograd.scala 419:15]
    Add_20in_21out_3.B <= _T_50 @[Winograd.scala 420:15]
    Add_20in_21out_3.CLK <= clock @[Winograd.scala 421:16]
    io.dOut[1] <= Add_20in_21out_3.S @[Winograd.scala 442:13]
    
  module AT_module_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mac_in_valid : UInt<1>, flip dIn : SInt<20>[4], dOut : SInt<22>[4], out_valid : UInt<1>}
    
    inst m_AT of AT_1 @[Winograd.scala 454:18]
    m_AT.clock <= clock
    m_AT.reset <= reset
    m_AT.io.dIn[0] <= io.dIn[0] @[Winograd.scala 458:19]
    m_AT.io.dIn[1] <= io.dIn[1] @[Winograd.scala 458:19]
    m_AT.io.dIn[2] <= io.dIn[2] @[Winograd.scala 458:19]
    m_AT.io.dIn[3] <= io.dIn[3] @[Winograd.scala 458:19]
    reg cnt : SInt<3>, clock with : (reset => (reset, asSInt(UInt<3>("h00")))) @[Winograd.scala 466:19]
    reg cnt_EN : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[Winograd.scala 467:21]
    wire _T_52 : SInt<22> @[Winograd.scala 470:14]
    node _T_53 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 470:14]
    node _T_54 = asSInt(_T_53) @[Winograd.scala 470:14]
    _T_52 <= _T_54 @[Winograd.scala 470:14]
    wire _T_58 : SInt<22> @[Winograd.scala 470:14]
    node _T_59 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 470:14]
    node _T_60 = asSInt(_T_59) @[Winograd.scala 470:14]
    _T_58 <= _T_60 @[Winograd.scala 470:14]
    wire _T_64 : SInt<22> @[Winograd.scala 470:14]
    node _T_65 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 470:14]
    node _T_66 = asSInt(_T_65) @[Winograd.scala 470:14]
    _T_64 <= _T_66 @[Winograd.scala 470:14]
    wire _T_70 : SInt<22> @[Winograd.scala 470:14]
    node _T_71 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 470:14]
    node _T_72 = asSInt(_T_71) @[Winograd.scala 470:14]
    _T_70 <= _T_72 @[Winograd.scala 470:14]
    wire out1 : SInt<22>[4] @[Winograd.scala 469:19]
    out1[0] <= _T_52 @[Winograd.scala 469:19]
    out1[1] <= _T_58 @[Winograd.scala 469:19]
    out1[2] <= _T_64 @[Winograd.scala 469:19]
    out1[3] <= _T_70 @[Winograd.scala 469:19]
    wire _T_85 : SInt<22> @[Winograd.scala 472:14]
    node _T_86 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 472:14]
    node _T_87 = asSInt(_T_86) @[Winograd.scala 472:14]
    _T_85 <= _T_87 @[Winograd.scala 472:14]
    wire _T_91 : SInt<22> @[Winograd.scala 472:14]
    node _T_92 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 472:14]
    node _T_93 = asSInt(_T_92) @[Winograd.scala 472:14]
    _T_91 <= _T_93 @[Winograd.scala 472:14]
    wire _T_97 : SInt<22> @[Winograd.scala 472:14]
    node _T_98 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 472:14]
    node _T_99 = asSInt(_T_98) @[Winograd.scala 472:14]
    _T_97 <= _T_99 @[Winograd.scala 472:14]
    wire _T_103 : SInt<22> @[Winograd.scala 472:14]
    node _T_104 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 472:14]
    node _T_105 = asSInt(_T_104) @[Winograd.scala 472:14]
    _T_103 <= _T_105 @[Winograd.scala 472:14]
    wire out2 : SInt<22>[4] @[Winograd.scala 471:19]
    out2[0] <= _T_85 @[Winograd.scala 471:19]
    out2[1] <= _T_91 @[Winograd.scala 471:19]
    out2[2] <= _T_97 @[Winograd.scala 471:19]
    out2[3] <= _T_103 @[Winograd.scala 471:19]
    wire _T_118 : SInt<22> @[Winograd.scala 474:14]
    node _T_119 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 474:14]
    node _T_120 = asSInt(_T_119) @[Winograd.scala 474:14]
    _T_118 <= _T_120 @[Winograd.scala 474:14]
    wire _T_124 : SInt<22> @[Winograd.scala 474:14]
    node _T_125 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 474:14]
    node _T_126 = asSInt(_T_125) @[Winograd.scala 474:14]
    _T_124 <= _T_126 @[Winograd.scala 474:14]
    wire _T_130 : SInt<22> @[Winograd.scala 474:14]
    node _T_131 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 474:14]
    node _T_132 = asSInt(_T_131) @[Winograd.scala 474:14]
    _T_130 <= _T_132 @[Winograd.scala 474:14]
    wire _T_136 : SInt<22> @[Winograd.scala 474:14]
    node _T_137 = asUInt(asSInt(UInt<22>("h00"))) @[Winograd.scala 474:14]
    node _T_138 = asSInt(_T_137) @[Winograd.scala 474:14]
    _T_136 <= _T_138 @[Winograd.scala 474:14]
    wire out_temp : SInt<22>[4] @[Winograd.scala 473:23]
    out_temp[0] <= _T_118 @[Winograd.scala 473:23]
    out_temp[1] <= _T_124 @[Winograd.scala 473:23]
    out_temp[2] <= _T_130 @[Winograd.scala 473:23]
    out_temp[3] <= _T_136 @[Winograd.scala 473:23]
    reg _T_150 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_150 <= io.mac_in_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_152 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_152 <= _T_150 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_154 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_154 <= _T_152 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_156 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_156 <= _T_154 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg value : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 26:33]
    when _T_156 : @[Counter.scala 63:17]
      node _T_160 = eq(value, UInt<2>("h03")) @[Counter.scala 34:24]
      node _T_162 = add(value, UInt<1>("h01")) @[Counter.scala 35:22]
      node _T_163 = tail(_T_162, 1) @[Counter.scala 35:22]
      value <= _T_163 @[Counter.scala 35:13]
      skip @[Counter.scala 63:17]
    node cnt_valid = and(_T_156, _T_160) @[Counter.scala 64:20]
    out1[0] <= m_AT.io.dOut[0] @[Winograd.scala 482:10]
    reg _T_166 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_166 <= m_AT.io.dOut[1] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out2[0] <= _T_166 @[Winograd.scala 483:10]
    reg _T_168 : SInt, clock @[Winograd.scala 485:21]
    _T_168 <= out1[0] @[Winograd.scala 485:21]
    out1[1] <= _T_168 @[Winograd.scala 485:12]
    reg _T_170 : SInt, clock @[Winograd.scala 486:21]
    _T_170 <= out2[0] @[Winograd.scala 486:21]
    out2[1] <= _T_170 @[Winograd.scala 486:12]
    reg _T_172 : SInt, clock @[Winograd.scala 485:21]
    _T_172 <= out1[1] @[Winograd.scala 485:21]
    out1[2] <= _T_172 @[Winograd.scala 485:12]
    reg _T_174 : SInt, clock @[Winograd.scala 486:21]
    _T_174 <= out2[1] @[Winograd.scala 486:21]
    out2[2] <= _T_174 @[Winograd.scala 486:12]
    reg _T_176 : SInt, clock @[Winograd.scala 485:21]
    _T_176 <= out1[2] @[Winograd.scala 485:21]
    out1[3] <= _T_176 @[Winograd.scala 485:12]
    reg _T_178 : SInt, clock @[Winograd.scala 486:21]
    _T_178 <= out2[2] @[Winograd.scala 486:21]
    out2[3] <= _T_178 @[Winograd.scala 486:12]
    node _T_180 = eq(value, UInt<1>("h01")) @[Winograd.scala 489:14]
    when _T_180 : @[Winograd.scala 489:22]
      out_temp[0] <= out1[0] @[Winograd.scala 490:17]
      out_temp[1] <= out1[1] @[Winograd.scala 491:17]
      out_temp[2] <= out1[2] @[Winograd.scala 492:17]
      out_temp[3] <= out1[3] @[Winograd.scala 493:17]
      skip @[Winograd.scala 489:22]
    else : @[Winograd.scala 494:28]
      node _T_182 = eq(value, UInt<2>("h02")) @[Winograd.scala 494:20]
      when _T_182 : @[Winograd.scala 494:28]
        out_temp[0] <= out2[0] @[Winograd.scala 495:17]
        out_temp[1] <= out2[1] @[Winograd.scala 496:17]
        out_temp[2] <= out2[2] @[Winograd.scala 497:17]
        out_temp[3] <= out2[3] @[Winograd.scala 498:17]
        skip @[Winograd.scala 494:28]
      else : @[Winograd.scala 499:14]
        out_temp[0] <= asSInt(UInt<1>("h00")) @[Winograd.scala 500:17]
        out_temp[1] <= asSInt(UInt<1>("h00")) @[Winograd.scala 501:16]
        out_temp[2] <= asSInt(UInt<1>("h00")) @[Winograd.scala 502:17]
        out_temp[3] <= asSInt(UInt<1>("h00")) @[Winograd.scala 503:17]
        skip @[Winograd.scala 499:14]
    reg _T_189 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_189 <= out_temp[0] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_191 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_191 <= _T_189 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_193 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_193 <= _T_191 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[0] <= _T_193 @[Winograd.scala 506:15]
    reg _T_196 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_196 <= out_temp[1] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_198 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_198 <= _T_196 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_200 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_200 <= _T_198 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[1] <= _T_200 @[Winograd.scala 506:15]
    reg _T_203 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_203 <= out_temp[2] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_205 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_205 <= _T_203 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_207 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_207 <= _T_205 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[2] <= _T_207 @[Winograd.scala 506:15]
    reg _T_210 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_210 <= out_temp[3] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_212 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_212 <= _T_210 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_214 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_214 <= _T_212 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.dOut[3] <= _T_214 @[Winograd.scala 506:15]
    reg _T_217 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_217 <= io.mac_in_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_219 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_219 <= _T_217 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_221 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_221 <= _T_219 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_223 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_223 <= _T_221 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_225 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_225 <= _T_223 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_227 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_227 <= _T_225 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_229 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_229 <= _T_227 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_231 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_231 <= _T_229 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    io.out_valid <= _T_231 @[Winograd.scala 510:15]
    
  module Winograd : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip mac_in_valid : UInt<1>, flip dIn : SInt<8>[4], flip dIn_G : SInt<10>[4], dOut : SInt<22>, out_valid : UInt<1>}
    
    reg out : SInt<22>, clock with : (reset => (reset, asSInt(UInt<22>("h00")))) @[Winograd.scala 549:18]
    inst BT_module of BT_module @[Winograd.scala 258:22]
    BT_module.clock <= clock
    BT_module.reset <= reset
    BT_module.io.mac_in_valid <= io.mac_in_valid @[Winograd.scala 259:25]
    BT_module.io.dIn[0] <= io.dIn[0] @[Winograd.scala 261:22]
    BT_module.io.dIn[1] <= io.dIn[1] @[Winograd.scala 261:22]
    BT_module.io.dIn[2] <= io.dIn[2] @[Winograd.scala 261:22]
    BT_module.io.dIn[3] <= io.dIn[3] @[Winograd.scala 261:22]
    inst B_module of B_module @[Winograd.scala 134:22]
    B_module.clock <= clock
    B_module.reset <= reset
    B_module.io.mac_in_valid <= BT_module.io.out_valid @[Winograd.scala 135:25]
    B_module.io.dIn[0] <= BT_module.io.dOut[0] @[Winograd.scala 137:22]
    B_module.io.dIn[1] <= BT_module.io.dOut[1] @[Winograd.scala 137:22]
    B_module.io.dIn[2] <= BT_module.io.dOut[2] @[Winograd.scala 137:22]
    B_module.io.dIn[3] <= BT_module.io.dOut[3] @[Winograd.scala 137:22]
    inst MUL_module of MUL_module @[Winograd.scala 391:22]
    MUL_module.clock <= clock
    MUL_module.reset <= reset
    MUL_module.io.mac_in_valid <= B_module.io.out_valid @[Winograd.scala 392:25]
    MUL_module.io.dIn_B[0] <= B_module.io.dOut[0] @[Winograd.scala 394:24]
    MUL_module.io.dIn_G[0] <= io.dIn_G[0] @[Winograd.scala 395:24]
    MUL_module.io.dIn_B[1] <= B_module.io.dOut[1] @[Winograd.scala 394:24]
    MUL_module.io.dIn_G[1] <= io.dIn_G[1] @[Winograd.scala 395:24]
    MUL_module.io.dIn_B[2] <= B_module.io.dOut[2] @[Winograd.scala 394:24]
    MUL_module.io.dIn_G[2] <= io.dIn_G[2] @[Winograd.scala 395:24]
    MUL_module.io.dIn_B[3] <= B_module.io.dOut[3] @[Winograd.scala 394:24]
    MUL_module.io.dIn_G[3] <= io.dIn_G[3] @[Winograd.scala 395:24]
    inst AT_module of AT_module @[Winograd.scala 515:22]
    AT_module.clock <= clock
    AT_module.reset <= reset
    AT_module.io.mac_in_valid <= MUL_module.io.out_valid @[Winograd.scala 516:25]
    AT_module.io.dIn[0] <= MUL_module.io.dOut[0] @[Winograd.scala 518:22]
    AT_module.io.dIn[1] <= MUL_module.io.dOut[1] @[Winograd.scala 518:22]
    AT_module.io.dIn[2] <= MUL_module.io.dOut[2] @[Winograd.scala 518:22]
    AT_module.io.dIn[3] <= MUL_module.io.dOut[3] @[Winograd.scala 518:22]
    inst AT_module_1 of AT_module_1 @[Winograd.scala 515:22]
    AT_module_1.clock <= clock
    AT_module_1.reset <= reset
    AT_module_1.io.mac_in_valid <= AT_module.io.out_valid @[Winograd.scala 516:25]
    AT_module_1.io.dIn[0] <= AT_module.io.dOut[0] @[Winograd.scala 518:22]
    AT_module_1.io.dIn[1] <= AT_module.io.dOut[1] @[Winograd.scala 518:22]
    AT_module_1.io.dIn[2] <= AT_module.io.dOut[2] @[Winograd.scala 518:22]
    AT_module_1.io.dIn[3] <= AT_module.io.dOut[3] @[Winograd.scala 518:22]
    io.out_valid <= AT_module_1.io.out_valid @[Winograd.scala 560:15]
    reg _T_51 : SInt<22>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_51 <= AT_module_1.io.dOut[2] @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    out <= _T_51 @[Winograd.scala 561:6]
    node _T_53 = eq(AT_module_1.io.dOut[3], asSInt(UInt<1>("h00"))) @[Winograd.scala 562:29]
    node _T_54 = mux(_T_53, out, AT_module_1.io.dOut[3]) @[Winograd.scala 562:15]
    io.dOut <= _T_54 @[Winograd.scala 562:10]
    
  module data_trans : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_valid : UInt<1>, output_valid : UInt<1>, RAM_OUT : UInt<8>[4], result : UInt<22>}
    
    inst data_gen of data_gen @[SRAM.scala 237:22]
    data_gen.clock <= clock
    data_gen.reset <= reset
    inst padding of Padding @[SRAM.scala 238:21]
    padding.clock <= clock
    padding.reset <= reset
    inst transfer of Transfer @[SRAM.scala 239:22]
    transfer.io_out_valid is invalid
    transfer.io_RAM_OUT_5 is invalid
    transfer.io_RAM_OUT_4 is invalid
    transfer.io_RAM_OUT_3 is invalid
    transfer.io_RAM_OUT_2 is invalid
    transfer.io_RAM_OUT_1 is invalid
    transfer.io_RAM_OUT_0 is invalid
    transfer.io_input_valid is invalid
    transfer.io_dIn_addr is invalid
    transfer.io_dIn is invalid
    transfer.reset is invalid
    transfer.clock is invalid
    inst dG_in of G_gen @[SRAM.scala 240:19]
    dG_in.clock <= clock
    dG_in.reset <= reset
    inst rank_change of Rank_Change @[SRAM.scala 241:25]
    rank_change.clock <= clock
    rank_change.reset <= reset
    inst winograd of Winograd @[SRAM.scala 242:22]
    winograd.clock <= clock
    winograd.reset <= reset
    transfer.reset <= reset @[SRAM.scala 246:20]
    transfer.clock <= clock @[SRAM.scala 247:20]
    data_gen.io.input_valid <= io.input_valid @[SRAM.scala 248:26]
    padding.io.in_valid <= data_gen.io.dOut_valid @[SRAM.scala 250:22]
    padding.io.dIn <= data_gen.io.dOut @[SRAM.scala 251:17]
    transfer.io_dIn_addr <= data_gen.io.dOut_addr @[SRAM.scala 257:26]
    transfer.io_input_valid <= padding.io.out_vaild @[SRAM.scala 259:29]
    transfer.io_dIn <= padding.io.dOut @[SRAM.scala 260:21]
    rank_change.io.input_valid <= transfer.io_out_valid @[SRAM.scala 263:29]
    rank_change.io.dIn[0] <= transfer.io_RAM_OUT_0 @[SRAM.scala 264:24]
    rank_change.io.dIn[1] <= transfer.io_RAM_OUT_1 @[SRAM.scala 265:24]
    rank_change.io.dIn[2] <= transfer.io_RAM_OUT_2 @[SRAM.scala 266:24]
    rank_change.io.dIn[3] <= transfer.io_RAM_OUT_3 @[SRAM.scala 267:24]
    rank_change.io.dIn[4] <= transfer.io_RAM_OUT_4 @[SRAM.scala 268:24]
    rank_change.io.dIn[5] <= transfer.io_RAM_OUT_5 @[SRAM.scala 269:24]
    reg _T_31 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_31 <= transfer.io_out_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_33 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_33 <= _T_31 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_35 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_35 <= _T_33 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_37 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_37 <= _T_35 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_39 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_39 <= _T_37 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    winograd.io.mac_in_valid <= _T_39 @[SRAM.scala 272:27]
    reg _T_42 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_42 <= transfer.io_out_valid @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_44 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_44 <= _T_42 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_46 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_46 <= _T_44 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_48 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_48 <= _T_46 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_50 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_50 <= _T_48 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_52 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_52 <= _T_50 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_54 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_54 <= _T_52 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_56 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_56 <= _T_54 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_58 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_58 <= _T_56 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_60 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_60 <= _T_58 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_62 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_62 <= _T_60 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_64 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_64 <= _T_62 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    reg _T_66 : UInt<1>, clock @[Reg.scala 11:16]
    when UInt<1>("h01") : @[Reg.scala 12:19]
      _T_66 <= _T_64 @[Reg.scala 12:23]
      skip @[Reg.scala 12:19]
    dG_in.io.input_valid <= _T_66 @[SRAM.scala 273:23]
    when winograd.io.mac_in_valid : @[SRAM.scala 275:33]
      node _T_67 = asSInt(rank_change.io.dOut[0]) @[SRAM.scala 277:56]
      winograd.io.dIn[0] <= _T_67 @[SRAM.scala 277:25]
      node _T_68 = asSInt(dG_in.io.dOut[0]) @[SRAM.scala 278:52]
      winograd.io.dIn_G[0] <= _T_68 @[SRAM.scala 278:27]
      node _T_69 = asSInt(rank_change.io.dOut[1]) @[SRAM.scala 277:56]
      winograd.io.dIn[1] <= _T_69 @[SRAM.scala 277:25]
      node _T_70 = asSInt(dG_in.io.dOut[1]) @[SRAM.scala 278:52]
      winograd.io.dIn_G[1] <= _T_70 @[SRAM.scala 278:27]
      node _T_71 = asSInt(rank_change.io.dOut[2]) @[SRAM.scala 277:56]
      winograd.io.dIn[2] <= _T_71 @[SRAM.scala 277:25]
      node _T_72 = asSInt(dG_in.io.dOut[2]) @[SRAM.scala 278:52]
      winograd.io.dIn_G[2] <= _T_72 @[SRAM.scala 278:27]
      node _T_73 = asSInt(rank_change.io.dOut[3]) @[SRAM.scala 277:56]
      winograd.io.dIn[3] <= _T_73 @[SRAM.scala 277:25]
      node _T_74 = asSInt(dG_in.io.dOut[3]) @[SRAM.scala 278:52]
      winograd.io.dIn_G[3] <= _T_74 @[SRAM.scala 278:27]
      skip @[SRAM.scala 275:33]
    else : @[SRAM.scala 280:14]
      winograd.io.dIn[0] <= asSInt(UInt<1>("h00")) @[SRAM.scala 282:25]
      winograd.io.dIn_G[0] <= asSInt(UInt<1>("h00")) @[SRAM.scala 283:27]
      winograd.io.dIn[1] <= asSInt(UInt<1>("h00")) @[SRAM.scala 282:25]
      winograd.io.dIn_G[1] <= asSInt(UInt<1>("h00")) @[SRAM.scala 283:27]
      winograd.io.dIn[2] <= asSInt(UInt<1>("h00")) @[SRAM.scala 282:25]
      winograd.io.dIn_G[2] <= asSInt(UInt<1>("h00")) @[SRAM.scala 283:27]
      winograd.io.dIn[3] <= asSInt(UInt<1>("h00")) @[SRAM.scala 282:25]
      winograd.io.dIn_G[3] <= asSInt(UInt<1>("h00")) @[SRAM.scala 283:27]
      skip @[SRAM.scala 280:14]
    io.output_valid <= winograd.io.out_valid @[SRAM.scala 292:18]
    when io.output_valid : @[SRAM.scala 294:24]
      node _T_83 = asUInt(winograd.io.dOut) @[SRAM.scala 295:39]
      io.result <= _T_83 @[SRAM.scala 295:14]
      skip @[SRAM.scala 294:24]
    else : @[SRAM.scala 296:14]
      io.result <= UInt<1>("h00") @[SRAM.scala 297:14]
      skip @[SRAM.scala 296:14]
    io.RAM_OUT[0] <= rank_change.io.dOut[0] @[SRAM.scala 299:13]
    io.RAM_OUT[1] <= rank_change.io.dOut[1] @[SRAM.scala 299:13]
    io.RAM_OUT[2] <= rank_change.io.dOut[2] @[SRAM.scala 299:13]
    io.RAM_OUT[3] <= rank_change.io.dOut[3] @[SRAM.scala 299:13]
    
