var g_data = {"name":"fifo_pkg.sv","src":"package fifo_pkg;\n	import uvm_pkg::*;\n    `include \"uvm_macros.svh\"\n    \n    // Parameters for FIFO configuration\n	parameter DATA_WIDTH = 8, ADDR_WIDTH = 6;\n	parameter CYCLE_TIME_WR = 12.5;  // 80 MHz\n	parameter CYCLE_TIME_RD = 20;    // 50 MHz\n	\n	// Parameters for the Burst testbench	\n	parameter BURST_TX_CNT	= 5;\n	parameter BURST_SIZE   	= 120;\n	parameter BUFFER_CNT	= 10;\n\n    parameter FLAG_TX_CNT   = 1;\n\n	parameter RANDOM_TX_CNT = 2000;\n\n\n	`include \"transaction.sv\"\n	`include \"sequence.sv\"\n	`include \"sequencer.sv\"\n	`include \"driver.sv\"\n	`include \"monitor.sv\"\n    `include \"agent.sv\"\n	`include \"scoreboard.sv\"\n	`include \"coverage.sv\"\n    `include \"environment.sv\"\n	`include \"test.sv\"\n\nendpackage : fifo_pkg\n","lang":"verilog"};
processSrcData(g_data);