#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov 22 15:58:58 2025
# Process ID         : 24616
# Current directory  : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent42696 C:\Users\ralph\Vivado projects\Digital systems\Term_Project\build\layer_tb\conv_tb\conv_tb.xpr
# Log file           : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/vivado.log
# Journal file       : C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb\vivado.jou
# Running On         : BOOK-PDMLPL2P14
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 256V
# CPU Frequency      : 3302 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 16687 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28498 MB
# Available Virtual  : 8970 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
ERROR: [VRFC 10-8885] declarations are not allowed in an unnamed block [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v:248]
ERROR: [VRFC 10-8530] module 'conv_module' is ignored due to previous errors [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v:5]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:151]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:152]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:153]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:154]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:156]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:158]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:163]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:164]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:165]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:166]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:168]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:170]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:175]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:176]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:177]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:178]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:180]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:182]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:185]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.758 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:151]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:152]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:153]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:154]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:156]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:158]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:163]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:164]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:165]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:166]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:168]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:170]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:175]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:176]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:177]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:178]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:180]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:182]
ERROR: [VRFC 10-2991] 'blk_mem_gen_v8_4_6_inst' is not declared under prefix 'axi_mem_module' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v:185]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1287.758 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1287.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1325.391 ; gain = 37.633
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 79bc0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 71000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 00cc0b00

Index:           3

Result is different!
Expected value: 007f0000
Output value: e5980000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 000087d3

Index:           6

Result is different!
Expected value: 001b0000
Output value: 62000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00009426

Index:           8

Result is different!
Expected value: 007f7f00
Output value: 74fc0800

Index:           9

Result is different!
Expected value: 7f003371
Output value: 4a3b0000

Index:          10

Result is different!
Expected value: 007f007f
Output value: 0000ee31

Index:          11

Result is different!
Expected value: 1d000033
Output value: 0004bd00

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: 664700c0

Index:          13

Result is different!
Expected value: 007f0000
Output value: 4200dd00

Index:          14

Result is different!
Expected value: 00007f00
Output value: 0000ad00

Index:          15

Result is different!
Expected value: 007f0000
Output value: 00c60000

Index:          16

Result is different!
Expected value: 00000000
Output value: 0068d200

Index:          17

Result is different!
Expected value: 006c0005
Output value: 00ad4800

Index:          18

Result is different!
Expected value: 00000000
Output value: 00c7a4f3

Index:          19

Result is different!
Expected value: 007f007f
Output value: 005500ce

Index:          20

Result is different!
Expected value: 7f007f00
Output value: fa00ca00

Index:          21

Result is different!
Expected value: 007f007f
Output value: 00000047

Index:          22

Result is different!
Expected value: 00087f00
Output value: 0000c9ff

Index:          23

Result is different!
Expected value: 0064007f
Output value: 000000e4

Index:          24

Result is different!
Expected value: 00007f00
Output value: 00000097

Index:          25

Result is different!
Expected value: 00000000
Output value: 00500045

Index:          26

Result is different!
Expected value: 1b000000
Output value: 00000073

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00840000

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00001400

Index:          29

Result is different!
Expected value: 00007f00
Output value: ba395000

Index:          30

Result is different!
Expected value: 00007400
Output value: c2000500

Index:          31

Result is different!
Expected value: 00000000
Output value: 009700b2

Index:          32

Result is different!
Expected value: 7f003424
Output value: 0000b62c

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 4c007300

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 6b3f0066

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 00620037

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 009e46eb

Index:          37

Result is different!
Expected value: 4d007f00
Output value: d5000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: e21c18c9

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 000000ea

Index:          40

Result is different!
Expected value: 3d004c00
Output value: f7003b00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 000000ca

Index:          42

Result is different!
Expected value: 00007f00
Output value: 00005200

Index:          43

Result is different!
Expected value: 607c707f
Output value: 00918b00

Index:          44

Result is different!
Expected value: 0000007f
Output value: 00000023

Index:          45

Result is different!
Expected value: 00003000
Output value: 0000c500

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: a669a89f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: c5d5008c

Index:          49

Result is different!
Expected value: 3d000000
Output value: d4970000

Index:          50

Result is different!
Expected value: 00030000
Output value: 00b5d100

Index:          51

Result is different!
Expected value: 006d0071
Output value: 00a10015

Index:          52

Result is different!
Expected value: 00050062
Output value: 005d0026

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 00014e00

Index:          54

Result is different!
Expected value: 43000000
Output value: fb0a6c00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 00d7009e

Index:          56

Result is different!
Expected value: 4e007f00
Output value: d0a3133c

Index:          57

Result is different!
Expected value: 7f000000
Output value: e1000000

Index:          58

Result is different!
Expected value: 7a003801
Output value: ec008105

Index:          59

Result is different!
Expected value: 000a0000
Output value: 008e000a

Index:          60

Result is different!
Expected value: 0000000d
Output value: 7d000040

Index:          61

Result is different!
Expected value: 757c537f
Output value: b900a100

Index:          62

Result is different!
Expected value: 00237f00
Output value: 008f2500

Index:          63

Result is different!
Expected value: 00000000
Output value: 00c90000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 82c800b4

Index:          65

Result is different!
Expected value: 007c0000
Output value: 37e50000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 6600f1fb

Index:          67

Result is different!
Expected value: 7f007f7f
Output value: 4900225a

Index:          68

Result is different!
Expected value: 007f7f7f
Output value: 00f964b3

Index:          69

Result is different!
Expected value: 34007f7f
Output value: 0000a7e9

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 3a000025

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 00006e00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 92004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 86f50000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00005000

Index:          75

Result is different!
Expected value: 7f00007f
Output value: de000035

Index:          76

Result is different!
Expected value: 0000007f
Output value: 0000006a

Index:          77

Result is different!
Expected value: 7f55007f
Output value: 242bea99

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 00580077

Index:          79

Result is different!
Expected value: 57007f00
Output value: f147ebef

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 009ed600

Index:          81

Result is different!
Expected value: 00500800
Output value: 008a9cf3

Index:          82

Result is different!
Expected value: 007f0000
Output value: 00ae0000

Index:          83

Result is different!
Expected value: 007f0024
Output value: b75a0087

Index:          84

Result is different!
Expected value: 7f000000
Output value: 00da9f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7d000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 47f90000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 0023004e

Index:          88

Result is different!
Expected value: 2a000000
Output value: c2410000

Index:          89

Result is different!
Expected value: 007f7f00
Output value: 00927000

Index:          90

Result is different!
Expected value: 0064007f
Output value: a1590066

Index:          91

Result is different!
Expected value: 00000952
Output value: 00004800

Index:          92

Result is different!
Expected value: 7f000000
Output value: 0000e700

Index:          93

Result is different!
Expected value: 00617f00
Output value: 003b0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: b61ea400

Index:          95

Result is different!
Expected value: 0000003a
Output value: 00000076

Index:          96

Result is different!
Expected value: 00001200
Output value: 0005de00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 00c19c3b

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007671d0

Index:          99

Result is different!
Expected value: 007f0000
Output value: b1a90000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 31000a00

Index:         101

Result is different!
Expected value: 0000007f
Output value: 00000014

Index:         102

Result is different!
Expected value: 00000000
Output value: 00869000

Index:         103

Result is different!
Expected value: 74000031
Output value: 31000079

Index:         104

Result is different!
Expected value: 00001635
Output value: 000015fa

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00f709bc

Index:         106

Result is different!
Expected value: 0000007f
Output value: 00a5e2e3

Index:         107

Result is different!
Expected value: 00347f00
Output value: 16000057

Index:         108

Result is different!
Expected value: 00007c00
Output value: 78190c2a

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: 52000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: 9eb61ec9

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 327a6000

Index:         113

Result is different!
Expected value: 002c3700
Output value: 00d40000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00008400

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 9b00da23

Index:         116

Result is different!
Expected value: 00000000
Output value: 00cc0000

Index:         117

Result is different!
Expected value: 007f7f7f
Output value: 000c3bcd

Index:         118

Result is different!
Expected value: 007f7f20
Output value: 00391f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 0015bc00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 1f82ae00

Index:         121

Result is different!
Expected value: 7f000000
Output value: 8b009b00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 003c0000

Index:         123

Result is different!
Expected value: 0000007f
Output value: 0000007b

Index:         124

Result is different!
Expected value: 00000000
Output value: 00810000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 000000b9

Index:         126

Result is different!
Expected value: 0000007f
Output value: 0000103e

Index:         127

Result is different!
Expected value: 00003c00
Output value: 00c95e3e

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1429.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1429.309 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 7f7f0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 7f000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 007f7f00

Index:           3

Result is different!
Expected value: 007f0000
Output value: 7f7f0000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 00007f7f

Index:           6

Result is different!
Expected value: 001b0000
Output value: 7f000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00007f7f

Index:           8

Result is different!
Expected value: 007f7f00
Output value: 7f7f7f00

Index:           9

Result is different!
Expected value: 7f003371
Output value: 7f7f0000

Index:          10

Result is different!
Expected value: 007f007f
Output value: 00007f7f

Index:          11

Result is different!
Expected value: 1d000033
Output value: 007f7f00

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: 7f7f007f

Index:          13

Result is different!
Expected value: 007f0000
Output value: 7f007f00

Index:          14
Index:          15
Index:          16

Result is different!
Expected value: 00000000
Output value: 007f7f00

Index:          17

Result is different!
Expected value: 006c0005
Output value: 007f7f00

Index:          18

Result is different!
Expected value: 00000000
Output value: 007f7f7f

Index:          19
Index:          20
Index:          21

Result is different!
Expected value: 007f007f
Output value: 0000007f

Index:          22

Result is different!
Expected value: 00087f00
Output value: 00007f7f

Index:          23

Result is different!
Expected value: 0064007f
Output value: 0000007f

Index:          24

Result is different!
Expected value: 00007f00
Output value: 0000007f

Index:          25

Result is different!
Expected value: 00000000
Output value: 007f007f

Index:          26

Result is different!
Expected value: 1b000000
Output value: 0000007f

Index:          27
Index:          28

Result is different!
Expected value: 0000007f
Output value: 00007f00

Index:          29

Result is different!
Expected value: 00007f00
Output value: 7f7f5000

Index:          30

Result is different!
Expected value: 00007400
Output value: 7f007f00

Index:          31

Result is different!
Expected value: 00000000
Output value: 007f007f

Index:          32

Result is different!
Expected value: 7f003424
Output value: 00007f7f

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 7f007f00

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 7f7f7f7f

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 007f007f

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 007f7f7f

Index:          37

Result is different!
Expected value: 4d007f00
Output value: 7f000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 7f7f7f7f

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 0000007f

Index:          40

Result is different!
Expected value: 3d004c00
Output value: 7f007f00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007f

Index:          42
Index:          43

Result is different!
Expected value: 607c707f
Output value: 007f7f00

Index:          44
Index:          45

Result is different!
Expected value: 00003000
Output value: 00007f00

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 7f7f7f7f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: 7f7f007f

Index:          49

Result is different!
Expected value: 3d000000
Output value: 7f7f0000

Index:          50

Result is different!
Expected value: 00030000
Output value: 007f7f00

Index:          51

Result is different!
Expected value: 006d0071
Output value: 007f007f

Index:          52

Result is different!
Expected value: 00050062
Output value: 007f007f

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 007f7f00

Index:          54

Result is different!
Expected value: 43000000
Output value: 7f7f7f00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 007f007f

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 7f7f7f7f

Index:          57
Index:          58

Result is different!
Expected value: 7a003801
Output value: 7f007f7f

Index:          59

Result is different!
Expected value: 000a0000
Output value: 007f007f

Index:          60

Result is different!
Expected value: 0000000d
Output value: 7f00007f

Index:          61

Result is different!
Expected value: 757c537f
Output value: 7f007f00

Index:          62

Result is different!
Expected value: 00237f00
Output value: 007f7f00

Index:          63

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 7f7f007f

Index:          65

Result is different!
Expected value: 007c0000
Output value: 377f0000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 7f007f7f

Index:          67
Index:          68
Index:          69

Result is different!
Expected value: 34007f7f
Output value: 00007f7f

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 7f00007f

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 00007f00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 7f004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 7f7f0000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00007f00

Index:          75
Index:          76
Index:          77

Result is different!
Expected value: 7f55007f
Output value: 7f7f7f7f

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 007f007f

Index:          79

Result is different!
Expected value: 57007f00
Output value: 7f7f7f7f

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 007f7f00

Index:          81

Result is different!
Expected value: 00500800
Output value: 007f7f7f

Index:          82
Index:          83

Result is different!
Expected value: 007f0024
Output value: 7f7f007f

Index:          84

Result is different!
Expected value: 7f000000
Output value: 007f7f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7f000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 7f7f0000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 007f007f

Index:          88

Result is different!
Expected value: 2a000000
Output value: 7f7f0000

Index:          89
Index:          90

Result is different!
Expected value: 0064007f
Output value: 7f7f007f

Index:          91

Result is different!
Expected value: 00000952
Output value: 00007f00

Index:          92

Result is different!
Expected value: 7f000000
Output value: 00007f00

Index:          93

Result is different!
Expected value: 00617f00
Output value: 007f0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: 7f7f7f00

Index:          95

Result is different!
Expected value: 0000003a
Output value: 0000007f

Index:          96

Result is different!
Expected value: 00001200
Output value: 7f7f7f00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 007f7f7f

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007f7f7f

Index:          99

Result is different!
Expected value: 007f0000
Output value: 7f7f0000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 7f007f00

Index:         101
Index:         102

Result is different!
Expected value: 00000000
Output value: 007f7f00

Index:         103

Result is different!
Expected value: 74000031
Output value: 7f00007f

Index:         104

Result is different!
Expected value: 00001635
Output value: 00007f7f

Index:         105

Result is different!
Expected value: 00007f00
Output value: 007f7f7f

Index:         106

Result is different!
Expected value: 0000007f
Output value: 007f7f7f

Index:         107

Result is different!
Expected value: 00347f00
Output value: 7f000057

Index:         108

Result is different!
Expected value: 00007c00
Output value: 7f7f7f7f

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: 7f000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: 7f7f7f7f

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 7f7f7f00

Index:         113

Result is different!
Expected value: 002c3700
Output value: 007f0000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00007f00

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 7f007f7f

Index:         116

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:         117
Index:         118

Result is different!
Expected value: 007f7f20
Output value: 007f7f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 007f7f00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 7f7f7f00

Index:         121

Result is different!
Expected value: 7f000000
Output value: 7f007f00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 007f0000

Index:         123
Index:         124

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 0000007f

Index:         126

Result is different!
Expected value: 0000007f
Output value: 00007f7f

Index:         127

Result is different!
Expected value: 00003c00
Output value: 007f7f7f

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1431.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1431.562 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 7f7f0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 7f000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 007f7f00

Index:           3

Result is different!
Expected value: 007f0000
Output value: 7f7f0000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 00007f7f

Index:           6

Result is different!
Expected value: 001b0000
Output value: 7f000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00007f7f

Index:           8

Result is different!
Expected value: 007f7f00
Output value: 7f7f7f00

Index:           9

Result is different!
Expected value: 7f003371
Output value: 7f007f00

Index:          10

Result is different!
Expected value: 007f007f
Output value: 00007f7f

Index:          11

Result is different!
Expected value: 1d000033
Output value: 007f7f00

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: 7f7f007f

Index:          13

Result is different!
Expected value: 007f0000
Output value: 7f007f00

Index:          14
Index:          15
Index:          16

Result is different!
Expected value: 00000000
Output value: 007f7f00

Index:          17

Result is different!
Expected value: 006c0005
Output value: 007f7f00

Index:          18

Result is different!
Expected value: 00000000
Output value: 007f7f7f

Index:          19
Index:          20
Index:          21

Result is different!
Expected value: 007f007f
Output value: 0000007f

Index:          22

Result is different!
Expected value: 00087f00
Output value: 00007f7f

Index:          23

Result is different!
Expected value: 0064007f
Output value: 0000007f

Index:          24

Result is different!
Expected value: 00007f00
Output value: 0000007f

Index:          25

Result is different!
Expected value: 00000000
Output value: 007f007f

Index:          26

Result is different!
Expected value: 1b000000
Output value: 0000007f

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00007f00

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00007f00

Index:          29

Result is different!
Expected value: 00007f00
Output value: 7f000000

Index:          30

Result is different!
Expected value: 00007400
Output value: 7f007f00

Index:          31

Result is different!
Expected value: 00000000
Output value: 007f7f00

Index:          32

Result is different!
Expected value: 7f003424
Output value: 00007f7f

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 7f007f00

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 7f7f7f7f

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 007f007f

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 007f7f7f

Index:          37

Result is different!
Expected value: 4d007f00
Output value: 7f000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 7f7f7f7f

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 0000007f

Index:          40

Result is different!
Expected value: 3d004c00
Output value: 7f007f00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007f

Index:          42
Index:          43

Result is different!
Expected value: 607c707f
Output value: 007f7f00

Index:          44
Index:          45

Result is different!
Expected value: 00003000
Output value: 00007f00

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 7f7f7f7f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: 7f7f007f

Index:          49

Result is different!
Expected value: 3d000000
Output value: 7f7f0000

Index:          50

Result is different!
Expected value: 00030000
Output value: 007f7f00

Index:          51

Result is different!
Expected value: 006d0071
Output value: 007f007f

Index:          52

Result is different!
Expected value: 00050062
Output value: 007f007f

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 007f7f00

Index:          54

Result is different!
Expected value: 43000000
Output value: 007f7f00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 007f007f

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 7f7f7f7f

Index:          57

Result is different!
Expected value: 7f000000
Output value: 7f007f00

Index:          58

Result is different!
Expected value: 7a003801
Output value: 00007f7f

Index:          59

Result is different!
Expected value: 000a0000
Output value: 007f007f

Index:          60

Result is different!
Expected value: 0000000d
Output value: 7f00007f

Index:          61

Result is different!
Expected value: 757c537f
Output value: 7f007f00

Index:          62

Result is different!
Expected value: 00237f00
Output value: 007f7f00

Index:          63

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 7f7f007f

Index:          65

Result is different!
Expected value: 007c0000
Output value: 377f0000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 7f007f7f

Index:          67
Index:          68
Index:          69

Result is different!
Expected value: 34007f7f
Output value: 00007f7f

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 7f00007f

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 00007f00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 7f004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 7f7f0000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00007f00

Index:          75
Index:          76

Result is different!
Expected value: 0000007f
Output value: 7f00007f

Index:          77

Result is different!
Expected value: 7f55007f
Output value: 7f007f7f

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 007f007f

Index:          79

Result is different!
Expected value: 57007f00
Output value: 7f7f7f00

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 007f7f00

Index:          81

Result is different!
Expected value: 00500800
Output value: 007f7f7f

Index:          82
Index:          83

Result is different!
Expected value: 007f0024
Output value: 7f7f007f

Index:          84

Result is different!
Expected value: 7f000000
Output value: 007f7f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7f000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 7f7f0000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 007f007f

Index:          88

Result is different!
Expected value: 2a000000
Output value: 7f7f0000

Index:          89
Index:          90

Result is different!
Expected value: 0064007f
Output value: 7f7f007f

Index:          91

Result is different!
Expected value: 00000952
Output value: 00007f00

Index:          92

Result is different!
Expected value: 7f000000
Output value: 00007f00

Index:          93

Result is different!
Expected value: 00617f00
Output value: 007f0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: 7f7f7f00

Index:          95

Result is different!
Expected value: 0000003a
Output value: 0000007f

Index:          96

Result is different!
Expected value: 00001200
Output value: 7f7f7f00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 007f7f7f

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007f7f7f

Index:          99

Result is different!
Expected value: 007f0000
Output value: 7f7f0000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 7f007f00

Index:         101
Index:         102

Result is different!
Expected value: 00000000
Output value: 007f7f00

Index:         103

Result is different!
Expected value: 74000031
Output value: 7f00007f

Index:         104

Result is different!
Expected value: 00001635
Output value: 00007f7f

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00007f7f

Index:         106

Result is different!
Expected value: 0000007f
Output value: 007f7f7f

Index:         107

Result is different!
Expected value: 00347f00
Output value: 7f7f0000

Index:         108

Result is different!
Expected value: 00007c00
Output value: 7f7f7f7f

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: 7f000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: 7f7f7f7f

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 7f7f7f00

Index:         113

Result is different!
Expected value: 002c3700
Output value: 007f0000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00007f00

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 7f007f7f

Index:         116

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:         117
Index:         118

Result is different!
Expected value: 007f7f20
Output value: 7f7f7f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 007f7f00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 007f7f00

Index:         121

Result is different!
Expected value: 7f000000
Output value: 7f7f7f00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 007f0000

Index:         123
Index:         124

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 0000007f

Index:         126

Result is different!
Expected value: 0000007f
Output value: 00007f7f

Index:         127

Result is different!
Expected value: 00003c00
Output value: 007f7f00

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1431.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1431.562 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 79bc0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 71000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 00cc0b00

Index:           3

Result is different!
Expected value: 007f0000
Output value: e5980000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 000087d3

Index:           6

Result is different!
Expected value: 001b0000
Output value: be000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00006edc

Index:           8

Result is different!
Expected value: 007f7f00
Output value: d8fc0800

Index:           9

Result is different!
Expected value: 7f003371
Output value: ac009500

Index:          10

Result is different!
Expected value: 007f007f
Output value: 0000ee31

Index:          11

Result is different!
Expected value: 1d000033
Output value: 002af900

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: a84700c0

Index:          13

Result is different!
Expected value: 007f0000
Output value: 56000100

Index:          14

Result is different!
Expected value: 00007f00
Output value: 0000ad00

Index:          15

Result is different!
Expected value: 007f0000
Output value: 002a0000

Index:          16

Result is different!
Expected value: 00000000
Output value: 0068d200

Index:          17

Result is different!
Expected value: 006c0005
Output value: 00ad4800

Index:          18

Result is different!
Expected value: 00000000
Output value: 00c7a4f3

Index:          19

Result is different!
Expected value: 007f007f
Output value: 005500ce

Index:          20

Result is different!
Expected value: 7f007f00
Output value: fa00ca00

Index:          21

Result is different!
Expected value: 007f007f
Output value: 00000047

Index:          22

Result is different!
Expected value: 00087f00
Output value: 0000c9ff

Index:          23

Result is different!
Expected value: 0064007f
Output value: 000000c1

Index:          24

Result is different!
Expected value: 00007f00
Output value: 00000097

Index:          25

Result is different!
Expected value: 00000000
Output value: 0080005e

Index:          26

Result is different!
Expected value: 1b000000
Output value: 00000073

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00002f00

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00001400

Index:          29

Result is different!
Expected value: 00007f00
Output value: 40000000

Index:          30

Result is different!
Expected value: 00007400
Output value: 32000500

Index:          31

Result is different!
Expected value: 00000000
Output value: 00b52000

Index:          32

Result is different!
Expected value: 7f003424
Output value: 0000b62c

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 4c007300

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 6b3f0066

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 00620037

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 009e46eb

Index:          37

Result is different!
Expected value: 4d007f00
Output value: d5000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 141c18c9

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 000000bf

Index:          40

Result is different!
Expected value: 3d004c00
Output value: e5003b00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007b

Index:          42

Result is different!
Expected value: 00007f00
Output value: 00005200

Index:          43

Result is different!
Expected value: 607c707f
Output value: 00aecd00

Index:          44

Result is different!
Expected value: 0000007f
Output value: 00000023

Index:          45

Result is different!
Expected value: 00003000
Output value: 00005300

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 9669a89f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: c5d5008c

Index:          49

Result is different!
Expected value: 3d000000
Output value: d4970000

Index:          50

Result is different!
Expected value: 00030000
Output value: 00b5d100

Index:          51

Result is different!
Expected value: 006d0071
Output value: 00a10015

Index:          52

Result is different!
Expected value: 00050062
Output value: 005d0026

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 00014e00

Index:          54

Result is different!
Expected value: 43000000
Output value: 000a6c00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 00e10009

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 62a3133c

Index:          57

Result is different!
Expected value: 7f000000
Output value: c2004600

Index:          58

Result is different!
Expected value: 7a003801
Output value: 00008105

Index:          59

Result is different!
Expected value: 000a0000
Output value: 00b1004c

Index:          60

Result is different!
Expected value: 0000000d
Output value: 4e000040

Index:          61

Result is different!
Expected value: 757c537f
Output value: a3009300

Index:          62

Result is different!
Expected value: 00237f00
Output value: 008f2500

Index:          63

Result is different!
Expected value: 00000000
Output value: 00db0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 82c800b4

Index:          65

Result is different!
Expected value: 007c0000
Output value: 37e50000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 6600f1fb

Index:          67

Result is different!
Expected value: 7f007f7f
Output value: 4900225a

Index:          68

Result is different!
Expected value: 007f7f7f
Output value: 00f964b3

Index:          69

Result is different!
Expected value: 34007f7f
Output value: 0000a7e9

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 28000025

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 0000bb00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 84004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 17450000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00005000

Index:          75

Result is different!
Expected value: 7f00007f
Output value: 470000d7

Index:          76

Result is different!
Expected value: 0000007f
Output value: f100006a

Index:          77

Result is different!
Expected value: 7f55007f
Output value: ee003cc4

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 00580077

Index:          79

Result is different!
Expected value: 57007f00
Output value: 79b97700

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 009ed600

Index:          81

Result is different!
Expected value: 00500800
Output value: 008a9cf3

Index:          82

Result is different!
Expected value: 007f0000
Output value: 00ae0000

Index:          83

Result is different!
Expected value: 007f0024
Output value: b75a0087

Index:          84

Result is different!
Expected value: 7f000000
Output value: 00da9f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7d000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 95f90000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 002d0039

Index:          88

Result is different!
Expected value: 2a000000
Output value: 54410000

Index:          89

Result is different!
Expected value: 007f7f00
Output value: 00e2f100

Index:          90

Result is different!
Expected value: 0064007f
Output value: ad590066

Index:          91

Result is different!
Expected value: 00000952
Output value: 00008600

Index:          92

Result is different!
Expected value: 7f000000
Output value: 0000e700

Index:          93

Result is different!
Expected value: 00617f00
Output value: 000c0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: c61ea400

Index:          95

Result is different!
Expected value: 0000003a
Output value: 00000046

Index:          96

Result is different!
Expected value: 00001200
Output value: 0005de00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 00c19c3b

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007671d0

Index:          99

Result is different!
Expected value: 007f0000
Output value: b1a90000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 31000a00

Index:         101

Result is different!
Expected value: 0000007f
Output value: 00000014

Index:         102

Result is different!
Expected value: 00000000
Output value: 00869000

Index:         103

Result is different!
Expected value: 74000031
Output value: f7000026

Index:         104

Result is different!
Expected value: 00001635
Output value: 000015fa

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00005065

Index:         106

Result is different!
Expected value: 0000007f
Output value: 00a5e2e3

Index:         107

Result is different!
Expected value: 00347f00
Output value: e5100000

Index:         108

Result is different!
Expected value: 00007c00
Output value: 6f190c2a

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: c2000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: d6b43279

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 327a6000

Index:         113

Result is different!
Expected value: 002c3700
Output value: 00d40000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00008400

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 9b00da23

Index:         116

Result is different!
Expected value: 00000000
Output value: 00cc0000

Index:         117

Result is different!
Expected value: 007f7f7f
Output value: 000c3bcd

Index:         118

Result is different!
Expected value: 007f7f20
Output value: 33391f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 0035cc00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 0082ae00

Index:         121

Result is different!
Expected value: 7f000000
Output value: dba6eb00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 003c0000

Index:         123

Result is different!
Expected value: 0000007f
Output value: 0000001b

Index:         124

Result is different!
Expected value: 00000000
Output value: 00810000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 00000029

Index:         126

Result is different!
Expected value: 0000007f
Output value: 0000103e

Index:         127

Result is different!
Expected value: 00003c00
Output value: 00691e00

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1453.688 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1453.688 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 7f7f0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 7f000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 007f7f00

Index:           3

Result is different!
Expected value: 007f0000
Output value: 7f7f0000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 00007f7f

Index:           6

Result is different!
Expected value: 001b0000
Output value: 7f000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00007f7f

Index:           8

Result is different!
Expected value: 007f7f00
Output value: 7f7f7f00

Index:           9

Result is different!
Expected value: 7f003371
Output value: 7f007f00

Index:          10

Result is different!
Expected value: 007f007f
Output value: 00007f7f

Index:          11

Result is different!
Expected value: 1d000033
Output value: 007f7f00

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: 7f7f007f

Index:          13

Result is different!
Expected value: 007f0000
Output value: 7f007f00

Index:          14
Index:          15
Index:          16

Result is different!
Expected value: 00000000
Output value: 007f7f00

Index:          17

Result is different!
Expected value: 006c0005
Output value: 007f7f00

Index:          18

Result is different!
Expected value: 00000000
Output value: 007f7f7f

Index:          19
Index:          20
Index:          21

Result is different!
Expected value: 007f007f
Output value: 0000007f

Index:          22

Result is different!
Expected value: 00087f00
Output value: 00007f7f

Index:          23

Result is different!
Expected value: 0064007f
Output value: 0000007f

Index:          24

Result is different!
Expected value: 00007f00
Output value: 0000007f

Index:          25

Result is different!
Expected value: 00000000
Output value: 007f007f

Index:          26

Result is different!
Expected value: 1b000000
Output value: 0000007f

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00007f00

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00007f00

Index:          29

Result is different!
Expected value: 00007f00
Output value: 7f000000

Index:          30

Result is different!
Expected value: 00007400
Output value: 7f007f00

Index:          31

Result is different!
Expected value: 00000000
Output value: 007f7f00

Index:          32

Result is different!
Expected value: 7f003424
Output value: 00007f7f

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 7f007f00

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 7f7f7f7f

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 007f007f

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 007f7f7f

Index:          37

Result is different!
Expected value: 4d007f00
Output value: 7f000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 7f7f7f7f

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 0000007f

Index:          40

Result is different!
Expected value: 3d004c00
Output value: 7f007f00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007f

Index:          42
Index:          43

Result is different!
Expected value: 607c707f
Output value: 007f7f00

Index:          44
Index:          45

Result is different!
Expected value: 00003000
Output value: 00007f00

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 7f7f7f7f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: 7f7f007f

Index:          49

Result is different!
Expected value: 3d000000
Output value: 7f7f0000

Index:          50

Result is different!
Expected value: 00030000
Output value: 007f7f00

Index:          51

Result is different!
Expected value: 006d0071
Output value: 007f007f

Index:          52

Result is different!
Expected value: 00050062
Output value: 007f007f

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 007f7f00

Index:          54

Result is different!
Expected value: 43000000
Output value: 007f7f00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 007f007f

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 7f7f7f7f

Index:          57

Result is different!
Expected value: 7f000000
Output value: 7f007f00

Index:          58

Result is different!
Expected value: 7a003801
Output value: 00007f7f

Index:          59

Result is different!
Expected value: 000a0000
Output value: 007f007f

Index:          60

Result is different!
Expected value: 0000000d
Output value: 7f00007f

Index:          61

Result is different!
Expected value: 757c537f
Output value: 7f007f00

Index:          62

Result is different!
Expected value: 00237f00
Output value: 007f7f00

Index:          63

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 7f7f007f

Index:          65

Result is different!
Expected value: 007c0000
Output value: 377f0000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 7f007f7f

Index:          67
Index:          68
Index:          69

Result is different!
Expected value: 34007f7f
Output value: 00007f7f

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 7f00007f

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 00007f00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 7f004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 7f7f0000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00007f00

Index:          75
Index:          76

Result is different!
Expected value: 0000007f
Output value: 7f00007f

Index:          77

Result is different!
Expected value: 7f55007f
Output value: 7f007f7f

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 007f007f

Index:          79

Result is different!
Expected value: 57007f00
Output value: 7f7f7f00

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 007f7f00

Index:          81

Result is different!
Expected value: 00500800
Output value: 007f7f7f

Index:          82
Index:          83

Result is different!
Expected value: 007f0024
Output value: 7f7f007f

Index:          84

Result is different!
Expected value: 7f000000
Output value: 007f7f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7f000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 7f7f0000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 007f007f

Index:          88

Result is different!
Expected value: 2a000000
Output value: 7f7f0000

Index:          89
Index:          90

Result is different!
Expected value: 0064007f
Output value: 7f7f007f

Index:          91

Result is different!
Expected value: 00000952
Output value: 00007f00

Index:          92

Result is different!
Expected value: 7f000000
Output value: 00007f00

Index:          93

Result is different!
Expected value: 00617f00
Output value: 007f0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: 7f7f7f00

Index:          95

Result is different!
Expected value: 0000003a
Output value: 0000007f

Index:          96

Result is different!
Expected value: 00001200
Output value: 7f7f7f00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 007f7f7f

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007f7f7f

Index:          99

Result is different!
Expected value: 007f0000
Output value: 7f7f0000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 7f007f00

Index:         101
Index:         102

Result is different!
Expected value: 00000000
Output value: 007f7f00

Index:         103

Result is different!
Expected value: 74000031
Output value: 7f00007f

Index:         104

Result is different!
Expected value: 00001635
Output value: 00007f7f

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00007f7f

Index:         106

Result is different!
Expected value: 0000007f
Output value: 007f7f7f

Index:         107

Result is different!
Expected value: 00347f00
Output value: 7f7f0000

Index:         108

Result is different!
Expected value: 00007c00
Output value: 7f7f7f7f

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: 7f000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: 7f7f7f7f

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 7f7f7f00

Index:         113

Result is different!
Expected value: 002c3700
Output value: 007f0000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00007f00

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 7f007f7f

Index:         116

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:         117
Index:         118

Result is different!
Expected value: 007f7f20
Output value: 7f7f7f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 007f7f00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 007f7f00

Index:         121

Result is different!
Expected value: 7f000000
Output value: 7f7f7f00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 007f0000

Index:         123
Index:         124

Result is different!
Expected value: 00000000
Output value: 007f0000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 0000007f

Index:         126

Result is different!
Expected value: 0000007f
Output value: 00007f7f

Index:         127

Result is different!
Expected value: 00003c00
Output value: 007f7f00

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1494.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 1494.887 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 79bc0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 71000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 00cc0b00

Index:           3

Result is different!
Expected value: 007f0000
Output value: e5980000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 000087d3

Index:           6

Result is different!
Expected value: 001b0000
Output value: be000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00006edc

Index:           8

Result is different!
Expected value: 007f7f00
Output value: d8fc0800

Index:           9

Result is different!
Expected value: 7f003371
Output value: ac009500

Index:          10

Result is different!
Expected value: 007f007f
Output value: 0000ee31

Index:          11

Result is different!
Expected value: 1d000033
Output value: 002af900

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: a84700c0

Index:          13

Result is different!
Expected value: 007f0000
Output value: 56000100

Index:          14

Result is different!
Expected value: 00007f00
Output value: 0000ad00

Index:          15

Result is different!
Expected value: 007f0000
Output value: 002a0000

Index:          16

Result is different!
Expected value: 00000000
Output value: 0068d200

Index:          17

Result is different!
Expected value: 006c0005
Output value: 00ad4800

Index:          18

Result is different!
Expected value: 00000000
Output value: 00c7a4f3

Index:          19

Result is different!
Expected value: 007f007f
Output value: 005500ce

Index:          20

Result is different!
Expected value: 7f007f00
Output value: fa00ca00

Index:          21

Result is different!
Expected value: 007f007f
Output value: 00000047

Index:          22

Result is different!
Expected value: 00087f00
Output value: 0000c9ff

Index:          23

Result is different!
Expected value: 0064007f
Output value: 000000c1

Index:          24

Result is different!
Expected value: 00007f00
Output value: 00000097

Index:          25

Result is different!
Expected value: 00000000
Output value: 0080005e

Index:          26

Result is different!
Expected value: 1b000000
Output value: 00000073

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00002f00

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00001400

Index:          29

Result is different!
Expected value: 00007f00
Output value: 40000000

Index:          30

Result is different!
Expected value: 00007400
Output value: 32000500

Index:          31

Result is different!
Expected value: 00000000
Output value: 00b52000

Index:          32

Result is different!
Expected value: 7f003424
Output value: 0000b62c

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 4c007300

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 6b3f0066

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 00620037

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 009e46eb

Index:          37

Result is different!
Expected value: 4d007f00
Output value: d5000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 141c18c9

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 000000bf

Index:          40

Result is different!
Expected value: 3d004c00
Output value: e5003b00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007b

Index:          42

Result is different!
Expected value: 00007f00
Output value: 00005200

Index:          43

Result is different!
Expected value: 607c707f
Output value: 00aecd00

Index:          44

Result is different!
Expected value: 0000007f
Output value: 00000023

Index:          45

Result is different!
Expected value: 00003000
Output value: 00005300

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 9669a89f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: c5d5008c

Index:          49

Result is different!
Expected value: 3d000000
Output value: d4970000

Index:          50

Result is different!
Expected value: 00030000
Output value: 00b5d100

Index:          51

Result is different!
Expected value: 006d0071
Output value: 00a10015

Index:          52

Result is different!
Expected value: 00050062
Output value: 005d0026

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 00014e00

Index:          54

Result is different!
Expected value: 43000000
Output value: 000a6c00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 00e10009

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 62a3133c

Index:          57

Result is different!
Expected value: 7f000000
Output value: c2004600

Index:          58

Result is different!
Expected value: 7a003801
Output value: 00008105

Index:          59

Result is different!
Expected value: 000a0000
Output value: 00b1004c

Index:          60

Result is different!
Expected value: 0000000d
Output value: 4e000040

Index:          61

Result is different!
Expected value: 757c537f
Output value: a3009300

Index:          62

Result is different!
Expected value: 00237f00
Output value: 008f2500

Index:          63

Result is different!
Expected value: 00000000
Output value: 00db0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 82c800b4

Index:          65

Result is different!
Expected value: 007c0000
Output value: 37e50000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 6600f1fb

Index:          67

Result is different!
Expected value: 7f007f7f
Output value: 4900225a

Index:          68

Result is different!
Expected value: 007f7f7f
Output value: 00f964b3

Index:          69

Result is different!
Expected value: 34007f7f
Output value: 0000a7e9

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 28000025

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 0000bb00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 84004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 17450000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00005000

Index:          75

Result is different!
Expected value: 7f00007f
Output value: 470000d7

Index:          76

Result is different!
Expected value: 0000007f
Output value: f100006a

Index:          77

Result is different!
Expected value: 7f55007f
Output value: ee003cc4

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 00580077

Index:          79

Result is different!
Expected value: 57007f00
Output value: 79b97700

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 009ed600

Index:          81

Result is different!
Expected value: 00500800
Output value: 008a9cf3

Index:          82

Result is different!
Expected value: 007f0000
Output value: 00ae0000

Index:          83

Result is different!
Expected value: 007f0024
Output value: b75a0087

Index:          84

Result is different!
Expected value: 7f000000
Output value: 00da9f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7d000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 95f90000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 002d0039

Index:          88

Result is different!
Expected value: 2a000000
Output value: 54410000

Index:          89

Result is different!
Expected value: 007f7f00
Output value: 00e2f100

Index:          90

Result is different!
Expected value: 0064007f
Output value: ad590066

Index:          91

Result is different!
Expected value: 00000952
Output value: 00008600

Index:          92

Result is different!
Expected value: 7f000000
Output value: 0000e700

Index:          93

Result is different!
Expected value: 00617f00
Output value: 000c0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: c61ea400

Index:          95

Result is different!
Expected value: 0000003a
Output value: 00000046

Index:          96

Result is different!
Expected value: 00001200
Output value: 0005de00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 00c19c3b

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007671d0

Index:          99

Result is different!
Expected value: 007f0000
Output value: b1a90000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 31000a00

Index:         101

Result is different!
Expected value: 0000007f
Output value: 00000014

Index:         102

Result is different!
Expected value: 00000000
Output value: 00869000

Index:         103

Result is different!
Expected value: 74000031
Output value: f7000026

Index:         104

Result is different!
Expected value: 00001635
Output value: 000015fa

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00005065

Index:         106

Result is different!
Expected value: 0000007f
Output value: 00a5e2e3

Index:         107

Result is different!
Expected value: 00347f00
Output value: e5100000

Index:         108

Result is different!
Expected value: 00007c00
Output value: 6f190c2a

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: c2000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: d6b43279

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 327a6000

Index:         113

Result is different!
Expected value: 002c3700
Output value: 00d40000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00008400

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 9b00da23

Index:         116

Result is different!
Expected value: 00000000
Output value: 00cc0000

Index:         117

Result is different!
Expected value: 007f7f7f
Output value: 000c3bcd

Index:         118

Result is different!
Expected value: 007f7f20
Output value: 33391f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 0035cc00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 0082ae00

Index:         121

Result is different!
Expected value: 7f000000
Output value: dba6eb00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 003c0000

Index:         123

Result is different!
Expected value: 0000007f
Output value: 0000001b

Index:         124

Result is different!
Expected value: 00000000
Output value: 00810000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 00000029

Index:         126

Result is different!
Expected value: 0000007f
Output value: 0000103e

Index:         127

Result is different!
Expected value: 00003c00
Output value: 00691e00

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
WARNING: [Wavedata 42-489] Can't add object "/tb/u_top_simulation/u_conv_module/weight_buf" to the wave window because it has 4718592 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/u_top_simulation/u_conv_module/output_buf" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2440.367 ; gain = 18.945
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 2440.367 ; gain = 28.914
Time resolution is 1 ps
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 2440.367 ; gain = 940.562
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 79bc0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 71000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 00cc0b00

Index:           3

Result is different!
Expected value: 007f0000
Output value: e5980000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 000087d3

Index:           6

Result is different!
Expected value: 001b0000
Output value: be000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00006edc

Index:           8

Result is different!
Expected value: 007f7f00
Output value: d8fc0800

Index:           9

Result is different!
Expected value: 7f003371
Output value: ac009500

Index:          10

Result is different!
Expected value: 007f007f
Output value: 0000ee31

Index:          11

Result is different!
Expected value: 1d000033
Output value: 002af900

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: a84700c0

Index:          13

Result is different!
Expected value: 007f0000
Output value: 56000100

Index:          14

Result is different!
Expected value: 00007f00
Output value: 0000ad00

Index:          15

Result is different!
Expected value: 007f0000
Output value: 002a0000

Index:          16

Result is different!
Expected value: 00000000
Output value: 0068d200

Index:          17

Result is different!
Expected value: 006c0005
Output value: 00ad4800

Index:          18

Result is different!
Expected value: 00000000
Output value: 00c7a4f3

Index:          19

Result is different!
Expected value: 007f007f
Output value: 005500ce

Index:          20

Result is different!
Expected value: 7f007f00
Output value: fa00ca00

Index:          21

Result is different!
Expected value: 007f007f
Output value: 00000047

Index:          22

Result is different!
Expected value: 00087f00
Output value: 0000c9ff

Index:          23

Result is different!
Expected value: 0064007f
Output value: 000000c1

Index:          24

Result is different!
Expected value: 00007f00
Output value: 00000097

Index:          25

Result is different!
Expected value: 00000000
Output value: 0080005e

Index:          26

Result is different!
Expected value: 1b000000
Output value: 00000073

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00002f00

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00001400

Index:          29

Result is different!
Expected value: 00007f00
Output value: 40000000

Index:          30

Result is different!
Expected value: 00007400
Output value: 32000500

Index:          31

Result is different!
Expected value: 00000000
Output value: 00b52000

Index:          32

Result is different!
Expected value: 7f003424
Output value: 0000b62c

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 4c007300

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 6b3f0066

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 00620037

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 009e46eb

Index:          37

Result is different!
Expected value: 4d007f00
Output value: d5000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 141c18c9

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 000000bf

Index:          40

Result is different!
Expected value: 3d004c00
Output value: e5003b00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007b

Index:          42

Result is different!
Expected value: 00007f00
Output value: 00005200

Index:          43

Result is different!
Expected value: 607c707f
Output value: 00aecd00

Index:          44

Result is different!
Expected value: 0000007f
Output value: 00000023

Index:          45

Result is different!
Expected value: 00003000
Output value: 00005300

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 9669a89f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: c5d5008c

Index:          49

Result is different!
Expected value: 3d000000
Output value: d4970000

Index:          50

Result is different!
Expected value: 00030000
Output value: 00b5d100

Index:          51

Result is different!
Expected value: 006d0071
Output value: 00a10015

Index:          52

Result is different!
Expected value: 00050062
Output value: 005d0026

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 00014e00

Index:          54

Result is different!
Expected value: 43000000
Output value: 000a6c00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 00e10009

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 62a3133c

Index:          57

Result is different!
Expected value: 7f000000
Output value: c2004600

Index:          58

Result is different!
Expected value: 7a003801
Output value: 00008105

Index:          59

Result is different!
Expected value: 000a0000
Output value: 00b1004c

Index:          60

Result is different!
Expected value: 0000000d
Output value: 4e000040

Index:          61

Result is different!
Expected value: 757c537f
Output value: a3009300

Index:          62

Result is different!
Expected value: 00237f00
Output value: 008f2500

Index:          63

Result is different!
Expected value: 00000000
Output value: 00db0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 82c800b4

Index:          65

Result is different!
Expected value: 007c0000
Output value: 37e50000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 6600f1fb

Index:          67

Result is different!
Expected value: 7f007f7f
Output value: 4900225a

Index:          68

Result is different!
Expected value: 007f7f7f
Output value: 00f964b3

Index:          69

Result is different!
Expected value: 34007f7f
Output value: 0000a7e9

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 28000025

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 0000bb00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 84004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 17450000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00005000

Index:          75

Result is different!
Expected value: 7f00007f
Output value: 470000d7

Index:          76

Result is different!
Expected value: 0000007f
Output value: f100006a

Index:          77

Result is different!
Expected value: 7f55007f
Output value: ee003cc4

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 00580077

Index:          79

Result is different!
Expected value: 57007f00
Output value: 79b97700

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 009ed600

Index:          81

Result is different!
Expected value: 00500800
Output value: 008a9cf3

Index:          82

Result is different!
Expected value: 007f0000
Output value: 00ae0000

Index:          83

Result is different!
Expected value: 007f0024
Output value: b75a0087

Index:          84

Result is different!
Expected value: 7f000000
Output value: 00da9f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7d000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 95f90000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 002d0039

Index:          88

Result is different!
Expected value: 2a000000
Output value: 54410000

Index:          89

Result is different!
Expected value: 007f7f00
Output value: 00e2f100

Index:          90

Result is different!
Expected value: 0064007f
Output value: ad590066

Index:          91

Result is different!
Expected value: 00000952
Output value: 00008600

Index:          92

Result is different!
Expected value: 7f000000
Output value: 0000e700

Index:          93

Result is different!
Expected value: 00617f00
Output value: 000c0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: c61ea400

Index:          95

Result is different!
Expected value: 0000003a
Output value: 00000046

Index:          96

Result is different!
Expected value: 00001200
Output value: 0005de00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 00c19c3b

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007671d0

Index:          99

Result is different!
Expected value: 007f0000
Output value: b1a90000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 31000a00

Index:         101

Result is different!
Expected value: 0000007f
Output value: 00000014

Index:         102

Result is different!
Expected value: 00000000
Output value: 00869000

Index:         103

Result is different!
Expected value: 74000031
Output value: f7000026

Index:         104

Result is different!
Expected value: 00001635
Output value: 000015fa

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00005065

Index:         106

Result is different!
Expected value: 0000007f
Output value: 00a5e2e3

Index:         107

Result is different!
Expected value: 00347f00
Output value: e5100000

Index:         108

Result is different!
Expected value: 00007c00
Output value: 6f190c2a

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: c2000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: d6b43279

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 327a6000

Index:         113

Result is different!
Expected value: 002c3700
Output value: 00d40000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00008400

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 9b00da23

Index:         116

Result is different!
Expected value: 00000000
Output value: 00cc0000

Index:         117

Result is different!
Expected value: 007f7f7f
Output value: 000c3bcd

Index:         118

Result is different!
Expected value: 007f7f20
Output value: 33391f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 0035cc00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 0082ae00

Index:         121

Result is different!
Expected value: 7f000000
Output value: dba6eb00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 003c0000

Index:         123

Result is different!
Expected value: 0000007f
Output value: 0000001b

Index:         124

Result is different!
Expected value: 00000000
Output value: 00810000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 00000029

Index:         126

Result is different!
Expected value: 0000007f
Output value: 0000103e

Index:         127

Result is different!
Expected value: 00003c00
Output value: 00691e00

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2595.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 2595.336 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 2595.336 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 79bc0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 71000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 00cc0b00

Index:           3

Result is different!
Expected value: 007f0000
Output value: e5980000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 000087d3

Index:           6

Result is different!
Expected value: 001b0000
Output value: be000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00006edc

Index:           8

Result is different!
Expected value: 007f7f00
Output value: d8fc0800

Index:           9

Result is different!
Expected value: 7f003371
Output value: ac009500

Index:          10

Result is different!
Expected value: 007f007f
Output value: 0000ee31

Index:          11

Result is different!
Expected value: 1d000033
Output value: 002af900

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: a84700c0

Index:          13

Result is different!
Expected value: 007f0000
Output value: 56000100

Index:          14

Result is different!
Expected value: 00007f00
Output value: 0000ad00

Index:          15

Result is different!
Expected value: 007f0000
Output value: 002a0000

Index:          16

Result is different!
Expected value: 00000000
Output value: 0068d200

Index:          17

Result is different!
Expected value: 006c0005
Output value: 00ad4800

Index:          18

Result is different!
Expected value: 00000000
Output value: 00c7a4f3

Index:          19

Result is different!
Expected value: 007f007f
Output value: 005500ce

Index:          20

Result is different!
Expected value: 7f007f00
Output value: fa00ca00

Index:          21

Result is different!
Expected value: 007f007f
Output value: 00000047

Index:          22

Result is different!
Expected value: 00087f00
Output value: 0000c9ff

Index:          23

Result is different!
Expected value: 0064007f
Output value: 000000c1

Index:          24

Result is different!
Expected value: 00007f00
Output value: 00000097

Index:          25

Result is different!
Expected value: 00000000
Output value: 0080005e

Index:          26

Result is different!
Expected value: 1b000000
Output value: 00000073

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00002f00

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00001400

Index:          29

Result is different!
Expected value: 00007f00
Output value: 40000000

Index:          30

Result is different!
Expected value: 00007400
Output value: 32000500

Index:          31

Result is different!
Expected value: 00000000
Output value: 00b52000

Index:          32

Result is different!
Expected value: 7f003424
Output value: 0000b62c

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 4c007300

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 6b3f0066

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 00620037

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 009e46eb

Index:          37

Result is different!
Expected value: 4d007f00
Output value: d5000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 141c18c9

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 000000bf

Index:          40

Result is different!
Expected value: 3d004c00
Output value: e5003b00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007b

Index:          42

Result is different!
Expected value: 00007f00
Output value: 00005200

Index:          43

Result is different!
Expected value: 607c707f
Output value: 00aecd00

Index:          44

Result is different!
Expected value: 0000007f
Output value: 00000023

Index:          45

Result is different!
Expected value: 00003000
Output value: 00005300

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 9669a89f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: c5d5008c

Index:          49

Result is different!
Expected value: 3d000000
Output value: d4970000

Index:          50

Result is different!
Expected value: 00030000
Output value: 00b5d100

Index:          51

Result is different!
Expected value: 006d0071
Output value: 00a10015

Index:          52

Result is different!
Expected value: 00050062
Output value: 005d0026

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 00014e00

Index:          54

Result is different!
Expected value: 43000000
Output value: 000a6c00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 00e10009

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 62a3133c

Index:          57

Result is different!
Expected value: 7f000000
Output value: c2004600

Index:          58

Result is different!
Expected value: 7a003801
Output value: 00008105

Index:          59

Result is different!
Expected value: 000a0000
Output value: 00b1004c

Index:          60

Result is different!
Expected value: 0000000d
Output value: 4e000040

Index:          61

Result is different!
Expected value: 757c537f
Output value: a3009300

Index:          62

Result is different!
Expected value: 00237f00
Output value: 008f2500

Index:          63

Result is different!
Expected value: 00000000
Output value: 00db0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 82c800b4

Index:          65

Result is different!
Expected value: 007c0000
Output value: 37e50000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 6600f1fb

Index:          67

Result is different!
Expected value: 7f007f7f
Output value: 4900225a

Index:          68

Result is different!
Expected value: 007f7f7f
Output value: 00f964b3

Index:          69

Result is different!
Expected value: 34007f7f
Output value: 0000a7e9

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 28000025

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 0000bb00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 84004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 17450000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00005000

Index:          75

Result is different!
Expected value: 7f00007f
Output value: 470000d7

Index:          76

Result is different!
Expected value: 0000007f
Output value: f100006a

Index:          77

Result is different!
Expected value: 7f55007f
Output value: ee003cc4

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 00580077

Index:          79

Result is different!
Expected value: 57007f00
Output value: 79b97700

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 009ed600

Index:          81

Result is different!
Expected value: 00500800
Output value: 008a9cf3

Index:          82

Result is different!
Expected value: 007f0000
Output value: 00ae0000

Index:          83

Result is different!
Expected value: 007f0024
Output value: b75a0087

Index:          84

Result is different!
Expected value: 7f000000
Output value: 00da9f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7d000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 95f90000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 002d0039

Index:          88

Result is different!
Expected value: 2a000000
Output value: 54410000

Index:          89

Result is different!
Expected value: 007f7f00
Output value: 00e2f100

Index:          90

Result is different!
Expected value: 0064007f
Output value: ad590066

Index:          91

Result is different!
Expected value: 00000952
Output value: 00008600

Index:          92

Result is different!
Expected value: 7f000000
Output value: 0000e700

Index:          93

Result is different!
Expected value: 00617f00
Output value: 000c0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: c61ea400

Index:          95

Result is different!
Expected value: 0000003a
Output value: 00000046

Index:          96

Result is different!
Expected value: 00001200
Output value: 0005de00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 00c19c3b

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007671d0

Index:          99

Result is different!
Expected value: 007f0000
Output value: b1a90000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 31000a00

Index:         101

Result is different!
Expected value: 0000007f
Output value: 00000014

Index:         102

Result is different!
Expected value: 00000000
Output value: 00869000

Index:         103

Result is different!
Expected value: 74000031
Output value: f7000026

Index:         104

Result is different!
Expected value: 00001635
Output value: 000015fa

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00005065

Index:         106

Result is different!
Expected value: 0000007f
Output value: 00a5e2e3

Index:         107

Result is different!
Expected value: 00347f00
Output value: e5100000

Index:         108

Result is different!
Expected value: 00007c00
Output value: 6f190c2a

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: c2000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: d6b43279

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 327a6000

Index:         113

Result is different!
Expected value: 002c3700
Output value: 00d40000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00008400

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 9b00da23

Index:         116

Result is different!
Expected value: 00000000
Output value: 00cc0000

Index:         117

Result is different!
Expected value: 007f7f7f
Output value: 000c3bcd

Index:         118

Result is different!
Expected value: 007f7f20
Output value: 33391f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 0035cc00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 0082ae00

Index:         121

Result is different!
Expected value: 7f000000
Output value: dba6eb00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 003c0000

Index:         123

Result is different!
Expected value: 0000007f
Output value: 0000001b

Index:         124

Result is different!
Expected value: 00000000
Output value: 00810000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 00000029

Index:         126

Result is different!
Expected value: 0000007f
Output value: 0000103e

Index:         127

Result is different!
Expected value: 00003c00
Output value: 00691e00

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_weight_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_bias_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_input_32bits_2s.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits.txt'
INFO: [SIM-utils-43] Exported 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim/conv_output_32bits_2s.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.gen/sources_1/ip/sram_32x131072/sim/sram_32x131072.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_32x131072
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/axi_m_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_m_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/modules/conv_module/conv_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/vdma_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vdma_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_vdma_v6_3_21.axi_vdma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package fifo_generator_v13_2_11.fifo_generator_v13_2_11_pkg
Compiling package xpm.vcomponents
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_registe...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_protoco...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_bhv_ver_...
Compiling module fifo_generator_v13_2_11.fifo_generator_v13_2_11_CONV_VER...
Compiling module fifo_generator_v13_2_11.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_fifo_ge...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_w_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_b_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_a_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_r_downs...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dow...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_clo...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_convert...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_dat...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_data_fi...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_splitte...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_ndeep_s...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_r...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_si_tran...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_de...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_wdata_m...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axic_re...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_reg...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_mux_enc...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_addr_ar...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_crossba...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_cro...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_axi_int...
Compiling module axi_interconnect_v1_7_24.axi_interconnect_v1_7_24_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b101010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011010...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111110...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_9.write_netlist_v8_4(C_AXI_TYPE=1)
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_9.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_9.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_9.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_9.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_output_stage(...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_softecc_outpu...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9_mem_module(C_...
Compiling module blk_mem_gen_v8_4_9.blk_mem_gen_v8_4_9(C_FAMILY="art...
Compiling module xil_defaultlib.sram_32x131072
Compiling module xil_defaultlib.vdma_controller
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_include_s2...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sts_mngr [axi_vdma_sts_mngr_default]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vregister [\axi_vdma_vregister(c_num_fstore...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vaddrreg_mux [\axi_vdma_vaddrreg_mux(c_num_fst...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vidreg_module [\axi_vdma_vidreg_module(c_includ...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=5)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mux [\axi_vdma_genlock_mux(c_internal...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_greycoder [\axi_vdma_greycoder(c_dwidth=2)\]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_linebuffer_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_mm...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_vid_cdc [\axi_vdma_vid_cdc(c_prmry_is_acl...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sof_gen [axi_vdma_sof_gen_default]
Compiling architecture amd of entity fifo_generator_v13_2_11.reset_builtin [\reset_builtin(c_common_clock=0,...]
Compiling architecture ff36_internal_vhdl_v of entity unisim.FF36_INTERNAL_VHDL [\FF36_INTERNAL_VHDL(almost_full_...]
Compiling architecture fifo36e1_v of entity unisim.FIFO36E1 [\FIFO36E1(almost_full_offset="00...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_prim_v6 [\builtin_prim_v6(c_family="7SERI...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=38,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_skid_buf [axi_vdma_skid_buf_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mm2s_linebuf [\axi_vdma_mm2s_linebuf(c_include...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_sm [\axi_vdma_sm(c_include_sf=1,c_pr...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_cmdsts_if [\axi_vdma_cmdsts_if(c_dm_status_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_genlock_mngr [\axi_vdma_genlock_mngr(c_genlock...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_mngr [\axi_vdma_mngr(c_prmry_is_aclk_a...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_regdirect [\axi_vdma_regdirect(c_num_regist...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_register [\axi_vdma_register(c_channel_is_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_mux [\axi_vdma_reg_mux(c_total_num_re...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_module [\axi_vdma_reg_module(c_total_num...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_fsync_gen [\axi_vdma_fsync_gen(c_include_s2...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_extdepth_v6 [\builtin_extdepth_v6(c_family="7...]
Compiling architecture amd of entity fifo_generator_v13_2_11.builtin_top_v6 [\builtin_top_v6(c_family="7SERIE...]
Compiling architecture amd of entity fifo_generator_v13_2_11.input_blk [\input_blk(c_common_clock=0,c_di...]
Compiling architecture amd of entity fifo_generator_v13_2_11.output_blk [\output_blk(c_dout_width=37,c_pk...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_builtin [\fifo_generator_v13_2_11_builtin...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_top [\fifo_generator_top(c_en_safety_...]
Compiling architecture amd of entity fifo_generator_v13_2_11.fifo_generator_v13_2_11_synth [\fifo_generator_v13_2_11_synth(c...]
Compiling architecture amd of entity axi_vdma_v6_3_21.axi_vdma_afifo_builtin [\axi_vdma_afifo_builtin(pl_fifo_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_s2mm_linebuf [\axi_vdma_s2mm_linebuf(c_include...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_flop_in...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_flop_input=1,c_mtbf_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reset [\axi_vdma_reset(c_prmry_is_aclk_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_rst_module [\axi_vdma_rst_module(c_include_s...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_cdc_type=0,c_reset_s...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_lite_if [\axi_vdma_lite_if(c_num_ce=62)\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_reset_state=1,c_flop...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_reg_if [\axi_vdma_reg_if(c_enable_debug_...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma_intrpt [\axi_vdma_intrpt(c_enable_debug_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=12,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=12,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=12,...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux2_1_x_n [\axi_datamover_dre_mux2_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_dre_mux4_1_x_n [\axi_datamover_dre_mux4_1_x_n(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_dre [\axi_datamover_mm2s_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=6...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=68,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=68,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=68,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_fami...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [axi_datamover_strb_gen2_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=4...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=40,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=40,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=40,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_inc...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_dre [\axi_datamover_s2mm_dre(c_dwidth...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture working of entity axi_datamover_v5_1_35.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [\axi_datamover_stbs_set(c_strobe...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_stbs_set [axi_datamover_stbs_set_default]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_20.sync_fifo_fg [\sync_fifo_fg(c_family="artix7",...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=32,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=32,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_family="ar...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_sts_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=23,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=23,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=23,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=3...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=36,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=36,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_35.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=36,...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_mda...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_35.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_vdma_v6_3_21.axi_vdma [\axi_vdma(c_use_s2mm_fsync=0,c_i...]
Compiling architecture axi_vdma_0_arch of entity xil_defaultlib.axi_vdma_0 [axi_vdma_0_default]
Compiling module xil_defaultlib.axi_m_interface
Compiling module xil_defaultlib.conv_module
Compiling module xil_defaultlib.top_simulation_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2598.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 2598.246 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 79bc0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 71000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 00cc0b00

Index:           3

Result is different!
Expected value: 007f0000
Output value: e5980000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 000087d3

Index:           6

Result is different!
Expected value: 001b0000
Output value: be000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00006edc

Index:           8

Result is different!
Expected value: 007f7f00
Output value: d8fc0800

Index:           9

Result is different!
Expected value: 7f003371
Output value: ac009500

Index:          10

Result is different!
Expected value: 007f007f
Output value: 0000ee31

Index:          11

Result is different!
Expected value: 1d000033
Output value: 002af900

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: a84700c0

Index:          13

Result is different!
Expected value: 007f0000
Output value: 56000100

Index:          14

Result is different!
Expected value: 00007f00
Output value: 0000ad00

Index:          15

Result is different!
Expected value: 007f0000
Output value: 002a0000

Index:          16

Result is different!
Expected value: 00000000
Output value: 0068d200

Index:          17

Result is different!
Expected value: 006c0005
Output value: 00ad4800

Index:          18

Result is different!
Expected value: 00000000
Output value: 00c7a4f3

Index:          19

Result is different!
Expected value: 007f007f
Output value: 005500ce

Index:          20

Result is different!
Expected value: 7f007f00
Output value: fa00ca00

Index:          21

Result is different!
Expected value: 007f007f
Output value: 00000047

Index:          22

Result is different!
Expected value: 00087f00
Output value: 0000c9ff

Index:          23

Result is different!
Expected value: 0064007f
Output value: 000000c1

Index:          24

Result is different!
Expected value: 00007f00
Output value: 00000097

Index:          25

Result is different!
Expected value: 00000000
Output value: 0080005e

Index:          26

Result is different!
Expected value: 1b000000
Output value: 00000073

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00002f00

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00001400

Index:          29

Result is different!
Expected value: 00007f00
Output value: 40000000

Index:          30

Result is different!
Expected value: 00007400
Output value: 32000500

Index:          31

Result is different!
Expected value: 00000000
Output value: 00b52000

Index:          32

Result is different!
Expected value: 7f003424
Output value: 0000b62c

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 4c007300

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 6b3f0066

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 00620037

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 009e46eb

Index:          37

Result is different!
Expected value: 4d007f00
Output value: d5000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 141c18c9

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 000000bf

Index:          40

Result is different!
Expected value: 3d004c00
Output value: e5003b00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007b

Index:          42

Result is different!
Expected value: 00007f00
Output value: 00005200

Index:          43

Result is different!
Expected value: 607c707f
Output value: 00aecd00

Index:          44

Result is different!
Expected value: 0000007f
Output value: 00000023

Index:          45

Result is different!
Expected value: 00003000
Output value: 00005300

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 9669a89f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: c5d5008c

Index:          49

Result is different!
Expected value: 3d000000
Output value: d4970000

Index:          50

Result is different!
Expected value: 00030000
Output value: 00b5d100

Index:          51

Result is different!
Expected value: 006d0071
Output value: 00a10015

Index:          52

Result is different!
Expected value: 00050062
Output value: 005d0026

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 00014e00

Index:          54

Result is different!
Expected value: 43000000
Output value: 000a6c00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 00e10009

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 62a3133c

Index:          57

Result is different!
Expected value: 7f000000
Output value: c2004600

Index:          58

Result is different!
Expected value: 7a003801
Output value: 00008105

Index:          59

Result is different!
Expected value: 000a0000
Output value: 00b1004c

Index:          60

Result is different!
Expected value: 0000000d
Output value: 4e000040

Index:          61

Result is different!
Expected value: 757c537f
Output value: a3009300

Index:          62

Result is different!
Expected value: 00237f00
Output value: 008f2500

Index:          63

Result is different!
Expected value: 00000000
Output value: 00db0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 82c800b4

Index:          65

Result is different!
Expected value: 007c0000
Output value: 37e50000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 6600f1fb

Index:          67

Result is different!
Expected value: 7f007f7f
Output value: 4900225a

Index:          68

Result is different!
Expected value: 007f7f7f
Output value: 00f964b3

Index:          69

Result is different!
Expected value: 34007f7f
Output value: 0000a7e9

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 28000025

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 0000bb00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 84004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 17450000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00005000

Index:          75

Result is different!
Expected value: 7f00007f
Output value: 470000d7

Index:          76

Result is different!
Expected value: 0000007f
Output value: f100006a

Index:          77

Result is different!
Expected value: 7f55007f
Output value: ee003cc4

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 00580077

Index:          79

Result is different!
Expected value: 57007f00
Output value: 79b97700

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 009ed600

Index:          81

Result is different!
Expected value: 00500800
Output value: 008a9cf3

Index:          82

Result is different!
Expected value: 007f0000
Output value: 00ae0000

Index:          83

Result is different!
Expected value: 007f0024
Output value: b75a0087

Index:          84

Result is different!
Expected value: 7f000000
Output value: 00da9f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7d000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 95f90000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 002d0039

Index:          88

Result is different!
Expected value: 2a000000
Output value: 54410000

Index:          89

Result is different!
Expected value: 007f7f00
Output value: 00e2f100

Index:          90

Result is different!
Expected value: 0064007f
Output value: ad590066

Index:          91

Result is different!
Expected value: 00000952
Output value: 00008600

Index:          92

Result is different!
Expected value: 7f000000
Output value: 0000e700

Index:          93

Result is different!
Expected value: 00617f00
Output value: 000c0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: c61ea400

Index:          95

Result is different!
Expected value: 0000003a
Output value: 00000046

Index:          96

Result is different!
Expected value: 00001200
Output value: 0005de00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 00c19c3b

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007671d0

Index:          99

Result is different!
Expected value: 007f0000
Output value: b1a90000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 31000a00

Index:         101

Result is different!
Expected value: 0000007f
Output value: 00000014

Index:         102

Result is different!
Expected value: 00000000
Output value: 00869000

Index:         103

Result is different!
Expected value: 74000031
Output value: f7000026

Index:         104

Result is different!
Expected value: 00001635
Output value: 000015fa

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00005065

Index:         106

Result is different!
Expected value: 0000007f
Output value: 00a5e2e3

Index:         107

Result is different!
Expected value: 00347f00
Output value: e5100000

Index:         108

Result is different!
Expected value: 00007c00
Output value: 6f190c2a

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: c2000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: d6b43279

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 327a6000

Index:         113

Result is different!
Expected value: 002c3700
Output value: 00d40000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00008400

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 9b00da23

Index:         116

Result is different!
Expected value: 00000000
Output value: 00cc0000

Index:         117

Result is different!
Expected value: 007f7f7f
Output value: 000c3bcd

Index:         118

Result is different!
Expected value: 007f7f20
Output value: 33391f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 0035cc00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 0082ae00

Index:         121

Result is different!
Expected value: 7f000000
Output value: dba6eb00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 003c0000

Index:         123

Result is different!
Expected value: 0000007f
Output value: 0000001b

Index:         124

Result is different!
Expected value: 00000000
Output value: 00810000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 00000029

Index:         126

Result is different!
Expected value: 0000007f
Output value: 0000103e

Index:         127

Result is different!
Expected value: 00003c00
Output value: 00691e00

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
WARNING: [Wavedata 42-489] Can't add object "/tb/u_top_simulation/u_conv_module/weight_buf" to the wave window because it has 4718592 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/tb/u_top_simulation/u_conv_module/output_buf" to the wave window because it has 262144 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ralph/Vivado projects/Digital systems/Term_Project/build/layer_tb/conv_tb/conv_tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_3 -L lib_pkg_v1_0_4 -L fifo_generator_v13_2_11 -L lib_fifo_v1_0_20 -L blk_mem_gen_v8_4_9 -L lib_bmg_v1_0_18 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_35 -L axi_vdma_v6_3_21 -L axi_interconnect_v1_7_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_WDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:251]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'S01_AXI_WSTRB' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'S01_AXI_RDATA' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 28 for port 'input_address' [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:473]
WARNING: [VRFC 10-5021] port 'mm2s_frame_ptr_out' is not connected on this instance [C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/top_simulation.v:393]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2598.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2598.246 ; gain = 0.000
Time resolution is 1 ps
Block Memory Generator module tb.u_top_simulation.u_sram_32x131072.inst.axi_mem_module.blk_mem_gen_v8_4_9_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Note: Actual FIFO Depth = 513
Time: 0 ps  Iteration: 0
Note:  DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1
Time: 0 ps  Iteration: 0
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /tb/u_top_simulation/u_axi_vdma_0/U0/I_PRMRY_DATAMOVER/gen_s2mm_full/I_S2MM_FULL_WRAPPER/gen_enable_indet_btt_sf/I_INDET_BTT/I_XD_FIFO/non_blk_mem/I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial302_820  Scope: tb.u_top_simulation.u_axi_vdma_0.U0.I_PRMRY_DATAMOVER.gen_s2mm_full.I_S2MM_FULL_WRAPPER.gen_enable_indet_btt_sf.I_INDET_BTT.I_XD_FIFO.non_blk_mem.I_SYNC_FIFOGEN_FIFO.xpm_fifo_instance.xpm_fifo_sync_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 514
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2598.246 ; gain = 0.000
run all
- Force write starts -
- Force write is done -


- VDMA control starts -

VDMA is ready to receive result from FC

VDMA transmits feature to FC
CONV starts to read feature
CONV finishes to read feature

VDMA transmits bias to FC
CONV starts to read bias
CONV finishes to read bias

VDMA transmits weight to FC
CONV starts to calculate
CONV finishes to calculate

CONV starts to send result
CONV finishes to send result

- Comparing result starts -

input file :                                                                                                         conv_output_32bits_2s.txt

import result(no write) is done. 

Index:           0

Result is different!
Expected value: 7f007f00
Output value: 79bc0000

Index:           1

Result is different!
Expected value: 7c000000
Output value: 71000000

Index:           2

Result is different!
Expected value: 007f0000
Output value: 00cc0b00

Index:           3

Result is different!
Expected value: 007f0000
Output value: e5980000

Index:           4

Result is different!
Expected value: 00000004
Output value: 00000000

Index:           5

Result is different!
Expected value: 007f7f00
Output value: 000087d3

Index:           6

Result is different!
Expected value: 001b0000
Output value: be000000

Index:           7

Result is different!
Expected value: 1100007f
Output value: 00006edc

Index:           8

Result is different!
Expected value: 007f7f00
Output value: d8fc0800

Index:           9

Result is different!
Expected value: 7f003371
Output value: ac009500

Index:          10

Result is different!
Expected value: 007f007f
Output value: 0000ee31

Index:          11

Result is different!
Expected value: 1d000033
Output value: 002af900

Index:          12

Result is different!
Expected value: 7f7f0000
Output value: a84700c0

Index:          13

Result is different!
Expected value: 007f0000
Output value: 56000100

Index:          14

Result is different!
Expected value: 00007f00
Output value: 0000ad00

Index:          15

Result is different!
Expected value: 007f0000
Output value: 002a0000

Index:          16

Result is different!
Expected value: 00000000
Output value: 0068d200

Index:          17

Result is different!
Expected value: 006c0005
Output value: 00ad4800

Index:          18

Result is different!
Expected value: 00000000
Output value: 00c7a4f3

Index:          19

Result is different!
Expected value: 007f007f
Output value: 005500ce

Index:          20

Result is different!
Expected value: 7f007f00
Output value: fa00ca00

Index:          21

Result is different!
Expected value: 007f007f
Output value: 00000047

Index:          22

Result is different!
Expected value: 00087f00
Output value: 0000c9ff

Index:          23

Result is different!
Expected value: 0064007f
Output value: 000000c1

Index:          24

Result is different!
Expected value: 00007f00
Output value: 00000097

Index:          25

Result is different!
Expected value: 00000000
Output value: 0080005e

Index:          26

Result is different!
Expected value: 1b000000
Output value: 00000073

Index:          27

Result is different!
Expected value: 007f0000
Output value: 00002f00

Index:          28

Result is different!
Expected value: 0000007f
Output value: 00001400

Index:          29

Result is different!
Expected value: 00007f00
Output value: 40000000

Index:          30

Result is different!
Expected value: 00007400
Output value: 32000500

Index:          31

Result is different!
Expected value: 00000000
Output value: 00b52000

Index:          32

Result is different!
Expected value: 7f003424
Output value: 0000b62c

Index:          33

Result is different!
Expected value: 41007f7f
Output value: 4c007300

Index:          34

Result is different!
Expected value: 00497f7f
Output value: 6b3f0066

Index:          35

Result is different!
Expected value: 5f7f717f
Output value: 00620037

Index:          36

Result is different!
Expected value: 7f7f7f7f
Output value: 009e46eb

Index:          37

Result is different!
Expected value: 4d007f00
Output value: d5000000

Index:          38

Result is different!
Expected value: 7f7f747f
Output value: 141c18c9

Index:          39

Result is different!
Expected value: 7f7f007f
Output value: 000000bf

Index:          40

Result is different!
Expected value: 3d004c00
Output value: e5003b00

Index:          41

Result is different!
Expected value: 3a000000
Output value: 0000007b

Index:          42

Result is different!
Expected value: 00007f00
Output value: 00005200

Index:          43

Result is different!
Expected value: 607c707f
Output value: 00aecd00

Index:          44

Result is different!
Expected value: 0000007f
Output value: 00000023

Index:          45

Result is different!
Expected value: 00003000
Output value: 00005300

Index:          46

Result is different!
Expected value: 7f645f7f
Output value: 9669a89f

Index:          47

Result is different!
Expected value: 00157f78
Output value: 00000000

Index:          48

Result is different!
Expected value: 494c0000
Output value: c5d5008c

Index:          49

Result is different!
Expected value: 3d000000
Output value: d4970000

Index:          50

Result is different!
Expected value: 00030000
Output value: 00b5d100

Index:          51

Result is different!
Expected value: 006d0071
Output value: 00a10015

Index:          52

Result is different!
Expected value: 00050062
Output value: 005d0026

Index:          53

Result is different!
Expected value: 7f000f00
Output value: 00014e00

Index:          54

Result is different!
Expected value: 43000000
Output value: 000a6c00

Index:          55

Result is different!
Expected value: 006a007f
Output value: 00e10009

Index:          56

Result is different!
Expected value: 4e007f00
Output value: 62a3133c

Index:          57

Result is different!
Expected value: 7f000000
Output value: c2004600

Index:          58

Result is different!
Expected value: 7a003801
Output value: 00008105

Index:          59

Result is different!
Expected value: 000a0000
Output value: 00b1004c

Index:          60

Result is different!
Expected value: 0000000d
Output value: 4e000040

Index:          61

Result is different!
Expected value: 757c537f
Output value: a3009300

Index:          62

Result is different!
Expected value: 00237f00
Output value: 008f2500

Index:          63

Result is different!
Expected value: 00000000
Output value: 00db0000

Index:          64

Result is different!
Expected value: 7f7f0000
Output value: 82c800b4

Index:          65

Result is different!
Expected value: 007c0000
Output value: 37e50000

Index:          66

Result is different!
Expected value: 43007f7f
Output value: 6600f1fb

Index:          67

Result is different!
Expected value: 7f007f7f
Output value: 4900225a

Index:          68

Result is different!
Expected value: 007f7f7f
Output value: 00f964b3

Index:          69

Result is different!
Expected value: 34007f7f
Output value: 0000a7e9

Index:          70

Result is different!
Expected value: 7f7f2f7f
Output value: 28000025

Index:          71

Result is different!
Expected value: 0b007f00
Output value: 0000bb00

Index:          72

Result is different!
Expected value: 227f3e00
Output value: 84004200

Index:          73

Result is different!
Expected value: 7f42007f
Output value: 17450000

Index:          74

Result is different!
Expected value: 7f7f0000
Output value: 00005000

Index:          75

Result is different!
Expected value: 7f00007f
Output value: 470000d7

Index:          76

Result is different!
Expected value: 0000007f
Output value: f100006a

Index:          77

Result is different!
Expected value: 7f55007f
Output value: ee003cc4

Index:          78

Result is different!
Expected value: 7f68207f
Output value: 00580077

Index:          79

Result is different!
Expected value: 57007f00
Output value: 79b97700

Index:          80

Result is different!
Expected value: 00007f4d
Output value: 009ed600

Index:          81

Result is different!
Expected value: 00500800
Output value: 008a9cf3

Index:          82

Result is different!
Expected value: 007f0000
Output value: 00ae0000

Index:          83

Result is different!
Expected value: 007f0024
Output value: b75a0087

Index:          84

Result is different!
Expected value: 7f000000
Output value: 00da9f00

Index:          85

Result is different!
Expected value: 027f0000
Output value: 7d000000

Index:          86

Result is different!
Expected value: 00000000
Output value: 95f90000

Index:          87

Result is different!
Expected value: 005b007f
Output value: 002d0039

Index:          88

Result is different!
Expected value: 2a000000
Output value: 54410000

Index:          89

Result is different!
Expected value: 007f7f00
Output value: 00e2f100

Index:          90

Result is different!
Expected value: 0064007f
Output value: ad590066

Index:          91

Result is different!
Expected value: 00000952
Output value: 00008600

Index:          92

Result is different!
Expected value: 7f000000
Output value: 0000e700

Index:          93

Result is different!
Expected value: 00617f00
Output value: 000c0000

Index:          94

Result is different!
Expected value: 00467f00
Output value: c61ea400

Index:          95

Result is different!
Expected value: 0000003a
Output value: 00000046

Index:          96

Result is different!
Expected value: 00001200
Output value: 0005de00

Index:          97

Result is different!
Expected value: 0000007f
Output value: 00c19c3b

Index:          98

Result is different!
Expected value: 7f7f007f
Output value: 007671d0

Index:          99

Result is different!
Expected value: 007f0000
Output value: b1a90000

Index:         100

Result is different!
Expected value: 58007f7f
Output value: 31000a00

Index:         101

Result is different!
Expected value: 0000007f
Output value: 00000014

Index:         102

Result is different!
Expected value: 00000000
Output value: 00869000

Index:         103

Result is different!
Expected value: 74000031
Output value: f7000026

Index:         104

Result is different!
Expected value: 00001635
Output value: 000015fa

Index:         105

Result is different!
Expected value: 00007f00
Output value: 00005065

Index:         106

Result is different!
Expected value: 0000007f
Output value: 00a5e2e3

Index:         107

Result is different!
Expected value: 00347f00
Output value: e5100000

Index:         108

Result is different!
Expected value: 00007c00
Output value: 6f190c2a

Index:         109

Result is different!
Expected value: 0000007f
Output value: 00000000

Index:         110

Result is different!
Expected value: 00000000
Output value: c2000000

Index:         111

Result is different!
Expected value: 69001b7f
Output value: d6b43279

Index:         112

Result is different!
Expected value: 7f7f0000
Output value: 327a6000

Index:         113

Result is different!
Expected value: 002c3700
Output value: 00d40000

Index:         114

Result is different!
Expected value: 00004200
Output value: 00008400

Index:         115

Result is different!
Expected value: 00007f7f
Output value: 9b00da23

Index:         116

Result is different!
Expected value: 00000000
Output value: 00cc0000

Index:         117

Result is different!
Expected value: 007f7f7f
Output value: 000c3bcd

Index:         118

Result is different!
Expected value: 007f7f20
Output value: 33391f00

Index:         119

Result is different!
Expected value: 00007f00
Output value: 0035cc00

Index:         120

Result is different!
Expected value: 007f6c00
Output value: 0082ae00

Index:         121

Result is different!
Expected value: 7f000000
Output value: dba6eb00

Index:         122

Result is different!
Expected value: 057f2f00
Output value: 003c0000

Index:         123

Result is different!
Expected value: 0000007f
Output value: 0000001b

Index:         124

Result is different!
Expected value: 00000000
Output value: 00810000

Index:         125

Result is different!
Expected value: 237f007f
Output value: 00000029

Index:         126

Result is different!
Expected value: 0000007f
Output value: 0000103e

Index:         127

Result is different!
Expected value: 00003c00
Output value: 00691e00

- Comparing result is done!! -

$finish called at time : 43245 ns : File "C:/Users/ralph/Vivado projects/Digital systems/Term_Project/src/tb/conv/tb.v" Line 334
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.246 ; gain = 0.000
