
---------- Begin Simulation Statistics ----------
final_tick                                57643187500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 137494                       # Simulator instruction rate (inst/s)
host_mem_usage                                 652520                       # Number of bytes of host memory used
host_op_rate                                   150462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   727.30                       # Real time elapsed on the host
host_tick_rate                               79256135                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057643                       # Number of seconds simulated
sim_ticks                                 57643187500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.152864                       # CPI: cycles per instruction
system.cpu.discardedOps                        376486                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         5126580                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.867405                       # IPC: instructions per cycle
system.cpu.numCycles                        115286375                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       110159795                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37629                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          491                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       121296                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            495                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20360376                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297600                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53384                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737530                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736138                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984069                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050581                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                326                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434008                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133978                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1032                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35601537                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35601537                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35604852                       # number of overall hits
system.cpu.dcache.overall_hits::total        35604852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84605                       # number of overall misses
system.cpu.dcache.overall_misses::total         84605                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5392287000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5392287000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5392287000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5392287000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686096                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686096                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689457                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002371                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002371                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63769.521872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63769.521872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63734.850186                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63734.850186                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51906                       # number of writebacks
system.cpu.dcache.writebacks::total             51906                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        24238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        24238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        24238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        24238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60362                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4155973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4155973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4157558500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4157558500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001690                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001690                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68897.614429                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68897.614429                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68877.083264                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68877.083264                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59850                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21402597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21402597                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        29231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29231                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    962840500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    962840500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431828                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32939.020218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32939.020218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7720                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21511                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    825812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    825812000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38390.218958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38390.218958                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198940                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55328                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4429446500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4429446500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003882                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80057.954381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80057.954381                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16518                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38810                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3330161000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3330161000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002723                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85806.776604                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85806.776604                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           46                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013686                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013686                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           41                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1585500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1585500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012199                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012199                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 38670.731707                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 38670.731707                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.184842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35843374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60362                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            593.806932                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.184842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143530830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143530830                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49238914                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106635                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764085                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28361494                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28361494                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28361494                       # number of overall hits
system.cpu.icache.overall_hits::total        28361494                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          770                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            770                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          770                       # number of overall misses
system.cpu.icache.overall_misses::total           770                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44210500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44210500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44210500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44210500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28362264                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28362264                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28362264                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28362264                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57416.233766                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57416.233766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57416.233766                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57416.233766                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          314                       # number of writebacks
system.cpu.icache.writebacks::total               314                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43440500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43440500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56416.233766                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56416.233766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56416.233766                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56416.233766                       # average overall mshr miss latency
system.cpu.icache.replacements                    314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28361494                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28361494                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          770                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           770                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44210500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44210500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28362264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28362264                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57416.233766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57416.233766                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43440500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43440500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56416.233766                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56416.233766                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           455.114911                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28362264                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36834.109091                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   455.114911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.444448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.444448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.445312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28363034                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28363034                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57643187500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   109431277                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14566                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14815                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 249                       # number of overall hits
system.l2.overall_hits::.cpu.data               14566                       # number of overall hits
system.l2.overall_hits::total                   14815                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45796                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46317                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data             45796                       # number of overall misses
system.l2.overall_misses::total                 46317                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39664500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3914056000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3953720500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39664500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3914056000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3953720500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60362                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60362                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.676623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.758689                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.757656                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.676623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.758689                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.757656                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76131.477927                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85467.202376                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85362.188829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76131.477927                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85467.202376                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85362.188829                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               37495                       # number of writebacks
system.l2.writebacks::total                     37495                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46311                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34140000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3455820500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3489960500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34140000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3455820500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3489960500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.758606                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.757557                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.758606                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.757557                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65653.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75469.426306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75359.212714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65653.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75469.426306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75359.212714                       # average overall mshr miss latency
system.l2.replacements                          38123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51906                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51906                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51906                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          310                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              310                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          310                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          310                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3271945000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3271945000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84306.750837                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84306.750837                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2883845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2883845000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74306.750837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74306.750837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                249                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39664500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39664500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.676623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.676623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76131.477927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76131.477927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34140000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34140000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.675325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.675325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65653.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65653.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    642111000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    642111000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.324146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.324146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91913.970799                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91913.970799                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6981                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6981                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    571975500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    571975500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.323914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.323914                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81933.175763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81933.175763                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7998.608849                       # Cycle average of tags in use
system.l2.tags.total_refs                      121270                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     46315                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.618374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.771641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        30.033574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7967.803634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976393                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2979                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    531423                       # Number of tag accesses
system.l2.tags.data_accesses                   531423                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     37495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001587045750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2099                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2099                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              144213                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              35413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       46311                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      37495                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46311                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    37495                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     16                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.48                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46311                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                37495                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.055264                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.033051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    177.008520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2097     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2099                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.855646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.839750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.736900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              244     11.62%     11.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               11      0.52%     12.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1648     78.51%     90.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              196      9.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2099                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2963904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2399680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     51.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57640864000                       # Total gap between requests
system.mem_ctrls.avgGap                     687789.23                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2929600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2398656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 577344.894398839446                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 50823004.886743992567                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 41612133.263796351850                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          520                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45791                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        37495                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     12855500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1574438750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1295065752500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24722.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34383.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  34539692.03                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2930624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2963904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2399680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2399680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          520                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        45791                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          46311                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        37495                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         37495                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       577345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     50840769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         51418114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       577345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       577345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41629898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41629898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41629898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       577345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     50840769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        93048012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46295                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               37479                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2941                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2866                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2211                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2300                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2323                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               719263000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             231475000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1587294250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15536.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34286.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28679                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              26254                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            61.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        28841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   185.899795                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.239614                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   208.875053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14174     49.15%     49.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9467     32.82%     81.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1606      5.57%     87.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          978      3.39%     90.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          680      2.36%     93.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          610      2.12%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          413      1.43%     96.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          354      1.23%     98.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          559      1.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        28841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2962880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2398656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               51.400350                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               41.612133                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       104808060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        55706805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      165112500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      97948080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4550179920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15731507520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8887398720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29592661605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   513.376565                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  22959033500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1924780000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  32759374000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       101116680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        53744790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165433800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      97692300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4550179920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15971197080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   8685554880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29624919450                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.936178                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  22428119500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1924780000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  33290288000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7501                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        37495                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7501                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       130251                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 130251                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5363584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5363584                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46311                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   46311    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               46311                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           245100000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          247559250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             22322                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        89401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          314                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8572                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38810                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38810                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21552                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1854                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180574                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                182428                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7185152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7254528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38123                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2399680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99255                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072885                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  98737     99.48%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    514      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99255                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57643187500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          112868000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1155499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90545495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
