
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/fir_compiler_2/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'myFskDmod/lowpass0/U0'
Finished Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/fir_compiler_2/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'myFskDmod/lowpass0/U0'
Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/fir_compiler_2/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'myFskDmod/lowpass1/U0'
Finished Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/fir_compiler_2/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'myFskDmod/lowpass1/U0'
Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'myFskDmod/bandpass_8to9/U0'
Finished Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/fir_compiler_1/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'myFskDmod/bandpass_8to9/U0'
Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'myFskDmod/bandpass_4to6/U0'
Finished Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/fir_compiler_0/fir_compiler_v7_2_5/constraints/fir_compiler_v7_2.xdc] for cell 'myFskDmod/bandpass_4to6/U0'
Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_v6_0/constraints/ila.xdc] for cell 'aa0'
Finished Parsing XDC File [d:/FPGA/Vivado/FSK/FSK.srcs/sources_1/ip/ila_0/ila_v6_0/constraints/ila.xdc] for cell 'aa0'
Parsing XDC File [D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new/cons.xdc]
CRITICAL WARNING: [Vivado 12-4102] Property DIRECTION is only supported for pin planning projects. Please remove this constraint from your XDC for other project types. [D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new/cons.xdc:1]
Finished Parsing XDC File [D:/FPGA/Vivado/FSK/FSK.srcs/constrs_1/new/cons.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 56 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 510.172 ; gain = 317.402
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 512.742 ; gain = 2.570
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/Vivado/FSK/FSK.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/program_file/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:1.1", from Vivado IP cache entry "cab6260d2cee5ae2".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1032.188 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 257a91114

Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1032.188 ; gain = 39.559
Implement Debug Cores | Checksum: 1f04740fd

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 11973d077

Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1033.031 ; gain = 40.402

Phase 3 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 40 cells.
Phase 3 Constant Propagation | Checksum: 190bcadd8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1033.031 ; gain = 40.402

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 2998 unconnected nets.
INFO: [Opt 31-11] Eliminated 431 unconnected cells.
Phase 4 Sweep | Checksum: 1cda619d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.031 ; gain = 40.402

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1033.031 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cda619d1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 1033.031 ; gain = 40.402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 11a5629b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1183.816 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11a5629b0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.816 ; gain = 150.785
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:49 . Memory (MB): peak = 1183.816 ; gain = 673.645
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1183.816 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/Vivado/FSK/FSK.runs/impl_1/top_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1183.816 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 4 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: aa270168

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1183.816 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: aa270168

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: aa270168

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: d1aff441

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d2b7421e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1afa7a344

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 15b1bbd04

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 15b1bbd04

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 15b1bbd04

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 1.3 Constrain Clocks/Macros | Checksum: 15b1bbd04

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15b1bbd04

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1032c181c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1032c181c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8d724493

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 720d8532

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 720d8532

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 75538790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 75538790

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 102a12018

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 102a12018

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 102a12018

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 102a12018

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 3.7 Small Shape Detail Placement | Checksum: 102a12018

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 99c47df3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 99c47df3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 1089c51ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 1089c51ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 1089c51ca

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 17eddfd1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 17eddfd1f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 17eddfd1f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=24.469. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 180f08355

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 4.1.3 Post Placement Optimization | Checksum: 180f08355

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 180f08355

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 180f08355

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 180f08355

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 180f08355

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 180f08355

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: bfc44ee7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1183.816 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bfc44ee7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1183.816 ; gain = 0.000
Ending Placer Task | Checksum: 9e7c25e0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1183.816 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1183.816 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.871 . Memory (MB): peak = 1183.816 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1183.816 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1183.816 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1183.816 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6991ef31 ConstDB: 0 ShapeSum: 34ea36af RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14f99cc16

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1183.832 ; gain = 0.016

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14f99cc16

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1186.363 ; gain = 2.547

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14f99cc16

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1194.543 ; gain = 10.727
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11d63bc95

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1221.523 ; gain = 37.707
INFO: [Route 35-416] Intermediate Timing Summary | WNS=24.664 | TNS=0.000  | WHS=-0.166 | THS=-14.832|

Phase 2 Router Initialization | Checksum: 141ed4a93

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 198fd21ec

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 192b77ce3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.577 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 164fefd38

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 11bc3ccaf

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.577 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 147d53a5a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180
Phase 4 Rip-up And Reroute | Checksum: 147d53a5a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 162dc61e0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.591 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 162dc61e0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 162dc61e0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180
Phase 5 Delay and Skew Optimization | Checksum: 162dc61e0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 18865998e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=23.591 | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 100c91529

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.3965 %
  Global Horizontal Routing Utilization  = 1.75287 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: f729dc98

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f729dc98

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9c209bdb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1225.996 ; gain = 42.180

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=23.591 | TNS=0.000  | WHS=0.092  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9c209bdb

Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 1225.996 ; gain = 42.180
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1225.996 ; gain = 42.180

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 1225.996 ; gain = 42.180
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1225.996 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/Vivado/FSK/FSK.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (ZPS7-1) PS7 block required - The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1559.969 ; gain = 331.031
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Feb 06 11:48:25 2018...
