// Seed: 1970916841
module module_0;
  wire id_1;
  tri1 id_2;
  module_2 modCall_1 ();
  wire id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_3;
  wand id_4;
  wire id_5;
  wire id_6;
  supply1 id_7;
  wire id_8;
  assign id_7#(.id_6(id_4)) = 1;
  wire id_9;
endmodule
macromodule module_2;
  wire id_2;
  wire id_4;
endmodule
module module_3;
  module_2 modCall_1 ();
endmodule
module module_4 (
    output uwire id_0,
    output wire  id_1,
    input  uwire id_2
);
  wire id_4;
  module_2 modCall_1 ();
  wire  id_5  ,  id_6  =  id_5  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  =  id_18  ,  id_28  ,  id_29  ,  id_30  ;
endmodule
