/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~celloutsig_1_0z;
  assign celloutsig_0_12z = ~(celloutsig_0_3z ^ celloutsig_0_10z);
  assign celloutsig_1_19z = ~(celloutsig_1_18z[3] ^ celloutsig_1_7z);
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { in_data[12], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[12:11], _00_, celloutsig_0_0z } & in_data[75:67];
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_11z } & { celloutsig_1_9z[2], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_4z[3:0] / { 1'h1, celloutsig_0_4z[2:1], celloutsig_0_5z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z } >= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, 1'h1, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_4z[4:1] > celloutsig_0_4z[3:0];
  assign celloutsig_0_10z = { in_data[49:43], celloutsig_0_5z, celloutsig_0_0z } <= { celloutsig_0_4z[3:2], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_5z = ! { _00_[3:1], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[84:81] || celloutsig_0_2z[4:1];
  assign celloutsig_0_8z = { in_data[77:76], celloutsig_0_7z, celloutsig_0_3z } || { in_data[69:64], celloutsig_0_6z };
  assign celloutsig_1_2z = in_data[108:102] || in_data[166:160];
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_2z } || 1'h1;
  assign celloutsig_1_0z = in_data[153:146] < in_data[111:104];
  assign celloutsig_1_15z = celloutsig_1_1z & ~(celloutsig_1_8z[0]);
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z, 1'h1 } % { 1'h1, in_data[125], celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_8z[2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_6z } % { 1'h1, celloutsig_1_8z[4:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, 1'h1 };
  assign celloutsig_0_0z = in_data[29] ? in_data[51:49] : in_data[88:86];
  assign celloutsig_0_4z = in_data[30] ? { in_data[80], _00_ } : celloutsig_0_2z[5:1];
  assign celloutsig_1_3z = | in_data[180:172];
  assign celloutsig_0_6z = ^ { celloutsig_0_0z[2:1], celloutsig_0_3z };
  assign celloutsig_1_1z = ^ in_data[176:174];
  assign celloutsig_1_8z = { in_data[138:137], 1'h1, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z } <<< { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, 1'h1 };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
