<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="12345" />
    <testcase name="test_rca4" classname="testbench" file="/workspaces/cis5710-sp26/hw1-systemverilog/testbench.py" lineno="214" time="0.03902077674865723" sim_time_ns="1025.0" ratio_time="26268.057312192588" />
  </testsuite>
</testsuites>
