#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27750a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2775230 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2781a00 .functor NOT 1, L_0x27ad030, C4<0>, C4<0>, C4<0>;
L_0x27acd90 .functor XOR 1, L_0x27acc30, L_0x27accf0, C4<0>, C4<0>;
L_0x27acf20 .functor XOR 1, L_0x27acd90, L_0x27ace50, C4<0>, C4<0>;
v0x27a88b0_0 .net *"_ivl_10", 0 0, L_0x27ace50;  1 drivers
v0x27a89b0_0 .net *"_ivl_12", 0 0, L_0x27acf20;  1 drivers
v0x27a8a90_0 .net *"_ivl_2", 0 0, L_0x27aa7e0;  1 drivers
v0x27a8b50_0 .net *"_ivl_4", 0 0, L_0x27acc30;  1 drivers
v0x27a8c30_0 .net *"_ivl_6", 0 0, L_0x27accf0;  1 drivers
v0x27a8d60_0 .net *"_ivl_8", 0 0, L_0x27acd90;  1 drivers
v0x27a8e40_0 .net "a", 0 0, v0x27a5230_0;  1 drivers
v0x27a8ee0_0 .net "b", 0 0, v0x27a52d0_0;  1 drivers
v0x27a8f80_0 .net "c", 0 0, v0x27a5370_0;  1 drivers
v0x27a9020_0 .var "clk", 0 0;
v0x27a90c0_0 .net "d", 0 0, v0x27a54b0_0;  1 drivers
v0x27a9160_0 .net "q_dut", 0 0, L_0x27acad0;  1 drivers
v0x27a9200_0 .net "q_ref", 0 0, L_0x2781a70;  1 drivers
v0x27a92a0_0 .var/2u "stats1", 159 0;
v0x27a9340_0 .var/2u "strobe", 0 0;
v0x27a93e0_0 .net "tb_match", 0 0, L_0x27ad030;  1 drivers
v0x27a94a0_0 .net "tb_mismatch", 0 0, L_0x2781a00;  1 drivers
v0x27a9560_0 .net "wavedrom_enable", 0 0, v0x27a55a0_0;  1 drivers
v0x27a9600_0 .net "wavedrom_title", 511 0, v0x27a5640_0;  1 drivers
L_0x27aa7e0 .concat [ 1 0 0 0], L_0x2781a70;
L_0x27acc30 .concat [ 1 0 0 0], L_0x2781a70;
L_0x27accf0 .concat [ 1 0 0 0], L_0x27acad0;
L_0x27ace50 .concat [ 1 0 0 0], L_0x2781a70;
L_0x27ad030 .cmp/eeq 1, L_0x27aa7e0, L_0x27acf20;
S_0x27753c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2775230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2760ea0 .functor OR 1, v0x27a5230_0, v0x27a52d0_0, C4<0>, C4<0>;
L_0x2775b20 .functor OR 1, v0x27a5370_0, v0x27a54b0_0, C4<0>, C4<0>;
L_0x2781a70 .functor AND 1, L_0x2760ea0, L_0x2775b20, C4<1>, C4<1>;
v0x2781c70_0 .net *"_ivl_0", 0 0, L_0x2760ea0;  1 drivers
v0x2781d10_0 .net *"_ivl_2", 0 0, L_0x2775b20;  1 drivers
v0x2760ff0_0 .net "a", 0 0, v0x27a5230_0;  alias, 1 drivers
v0x2761090_0 .net "b", 0 0, v0x27a52d0_0;  alias, 1 drivers
v0x27a46b0_0 .net "c", 0 0, v0x27a5370_0;  alias, 1 drivers
v0x27a47c0_0 .net "d", 0 0, v0x27a54b0_0;  alias, 1 drivers
v0x27a4880_0 .net "q", 0 0, L_0x2781a70;  alias, 1 drivers
S_0x27a49e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2775230;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27a5230_0 .var "a", 0 0;
v0x27a52d0_0 .var "b", 0 0;
v0x27a5370_0 .var "c", 0 0;
v0x27a5410_0 .net "clk", 0 0, v0x27a9020_0;  1 drivers
v0x27a54b0_0 .var "d", 0 0;
v0x27a55a0_0 .var "wavedrom_enable", 0 0;
v0x27a5640_0 .var "wavedrom_title", 511 0;
E_0x2770040/0 .event negedge, v0x27a5410_0;
E_0x2770040/1 .event posedge, v0x27a5410_0;
E_0x2770040 .event/or E_0x2770040/0, E_0x2770040/1;
E_0x2770290 .event posedge, v0x27a5410_0;
E_0x27599f0 .event negedge, v0x27a5410_0;
S_0x27a4d30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27a49e0;
 .timescale -12 -12;
v0x27a4f30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27a5030 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27a49e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27a57a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2775230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x27a9930 .functor NOT 1, v0x27a52d0_0, C4<0>, C4<0>, C4<0>;
L_0x27a99c0 .functor AND 1, v0x27a5230_0, L_0x27a9930, C4<1>, C4<1>;
L_0x27a9a50 .functor NOT 1, v0x27a5370_0, C4<0>, C4<0>, C4<0>;
L_0x27a9ac0 .functor AND 1, L_0x27a99c0, L_0x27a9a50, C4<1>, C4<1>;
L_0x27a9bb0 .functor AND 1, L_0x27a9ac0, v0x27a54b0_0, C4<1>, C4<1>;
L_0x27a9c70 .functor NOT 1, v0x27a5230_0, C4<0>, C4<0>, C4<0>;
L_0x27a9d20 .functor AND 1, L_0x27a9c70, v0x27a52d0_0, C4<1>, C4<1>;
L_0x27a9de0 .functor NOT 1, v0x27a5370_0, C4<0>, C4<0>, C4<0>;
L_0x27a9ea0 .functor AND 1, L_0x27a9d20, L_0x27a9de0, C4<1>, C4<1>;
L_0x27a9fb0 .functor NOT 1, v0x27a54b0_0, C4<0>, C4<0>, C4<0>;
L_0x27aa080 .functor AND 1, L_0x27a9ea0, L_0x27a9fb0, C4<1>, C4<1>;
L_0x27aa140 .functor OR 1, L_0x27a9bb0, L_0x27aa080, C4<0>, C4<0>;
L_0x27aa2c0 .functor NOT 1, v0x27a5230_0, C4<0>, C4<0>, C4<0>;
L_0x27aa330 .functor AND 1, L_0x27aa2c0, v0x27a52d0_0, C4<1>, C4<1>;
L_0x27aa250 .functor AND 1, L_0x27aa330, v0x27a5370_0, C4<1>, C4<1>;
L_0x27aa4c0 .functor NOT 1, v0x27a54b0_0, C4<0>, C4<0>, C4<0>;
L_0x27aa5c0 .functor AND 1, L_0x27aa250, L_0x27aa4c0, C4<1>, C4<1>;
L_0x27aa6d0 .functor OR 1, L_0x27aa140, L_0x27aa5c0, C4<0>, C4<0>;
L_0x27aa880 .functor NOT 1, v0x27a5230_0, C4<0>, C4<0>, C4<0>;
L_0x27aaa00 .functor AND 1, L_0x27aa880, v0x27a52d0_0, C4<1>, C4<1>;
L_0x27aac80 .functor AND 1, L_0x27aaa00, v0x27a5370_0, C4<1>, C4<1>;
L_0x27aae50 .functor AND 1, L_0x27aac80, v0x27a54b0_0, C4<1>, C4<1>;
L_0x27ab0e0 .functor OR 1, L_0x27aa6d0, L_0x27aae50, C4<0>, C4<0>;
L_0x27ab1f0 .functor NOT 1, v0x27a52d0_0, C4<0>, C4<0>, C4<0>;
L_0x27ab330 .functor AND 1, v0x27a5230_0, L_0x27ab1f0, C4<1>, C4<1>;
L_0x27ab3f0 .functor AND 1, L_0x27ab330, v0x27a5370_0, C4<1>, C4<1>;
L_0x27ab590 .functor NOT 1, v0x27a54b0_0, C4<0>, C4<0>, C4<0>;
L_0x27ab600 .functor AND 1, L_0x27ab3f0, L_0x27ab590, C4<1>, C4<1>;
L_0x27ab800 .functor OR 1, L_0x27ab0e0, L_0x27ab600, C4<0>, C4<0>;
L_0x27ab910 .functor NOT 1, v0x27a52d0_0, C4<0>, C4<0>, C4<0>;
L_0x27aba80 .functor AND 1, v0x27a5230_0, L_0x27ab910, C4<1>, C4<1>;
L_0x27abb40 .functor AND 1, L_0x27aba80, v0x27a5370_0, C4<1>, C4<1>;
L_0x27abd10 .functor AND 1, L_0x27abb40, v0x27a54b0_0, C4<1>, C4<1>;
L_0x27abdd0 .functor OR 1, L_0x27ab800, L_0x27abd10, C4<0>, C4<0>;
L_0x27ac000 .functor AND 1, v0x27a5230_0, v0x27a52d0_0, C4<1>, C4<1>;
L_0x27ac070 .functor NOT 1, v0x27a5370_0, C4<0>, C4<0>, C4<0>;
L_0x27ac210 .functor AND 1, L_0x27ac000, L_0x27ac070, C4<1>, C4<1>;
L_0x27ac320 .functor AND 1, L_0x27ac210, v0x27a54b0_0, C4<1>, C4<1>;
L_0x27ac520 .functor OR 1, L_0x27abdd0, L_0x27ac320, C4<0>, C4<0>;
L_0x27ac630 .functor AND 1, v0x27a5230_0, v0x27a52d0_0, C4<1>, C4<1>;
L_0x27ac7f0 .functor AND 1, L_0x27ac630, v0x27a5370_0, C4<1>, C4<1>;
L_0x27ac8b0 .functor AND 1, L_0x27ac7f0, v0x27a54b0_0, C4<1>, C4<1>;
L_0x27acad0 .functor OR 1, L_0x27ac520, L_0x27ac8b0, C4<0>, C4<0>;
v0x27a5a90_0 .net *"_ivl_0", 0 0, L_0x27a9930;  1 drivers
v0x27a5b70_0 .net *"_ivl_10", 0 0, L_0x27a9c70;  1 drivers
v0x27a5c50_0 .net *"_ivl_12", 0 0, L_0x27a9d20;  1 drivers
v0x27a5d40_0 .net *"_ivl_14", 0 0, L_0x27a9de0;  1 drivers
v0x27a5e20_0 .net *"_ivl_16", 0 0, L_0x27a9ea0;  1 drivers
v0x27a5f50_0 .net *"_ivl_18", 0 0, L_0x27a9fb0;  1 drivers
v0x27a6030_0 .net *"_ivl_2", 0 0, L_0x27a99c0;  1 drivers
v0x27a6110_0 .net *"_ivl_20", 0 0, L_0x27aa080;  1 drivers
v0x27a61f0_0 .net *"_ivl_22", 0 0, L_0x27aa140;  1 drivers
v0x27a62d0_0 .net *"_ivl_24", 0 0, L_0x27aa2c0;  1 drivers
v0x27a63b0_0 .net *"_ivl_26", 0 0, L_0x27aa330;  1 drivers
v0x27a6490_0 .net *"_ivl_28", 0 0, L_0x27aa250;  1 drivers
v0x27a6570_0 .net *"_ivl_30", 0 0, L_0x27aa4c0;  1 drivers
v0x27a6650_0 .net *"_ivl_32", 0 0, L_0x27aa5c0;  1 drivers
v0x27a6730_0 .net *"_ivl_34", 0 0, L_0x27aa6d0;  1 drivers
v0x27a6810_0 .net *"_ivl_36", 0 0, L_0x27aa880;  1 drivers
v0x27a68f0_0 .net *"_ivl_38", 0 0, L_0x27aaa00;  1 drivers
v0x27a69d0_0 .net *"_ivl_4", 0 0, L_0x27a9a50;  1 drivers
v0x27a6ab0_0 .net *"_ivl_40", 0 0, L_0x27aac80;  1 drivers
v0x27a6b90_0 .net *"_ivl_42", 0 0, L_0x27aae50;  1 drivers
v0x27a6c70_0 .net *"_ivl_44", 0 0, L_0x27ab0e0;  1 drivers
v0x27a6d50_0 .net *"_ivl_46", 0 0, L_0x27ab1f0;  1 drivers
v0x27a6e30_0 .net *"_ivl_48", 0 0, L_0x27ab330;  1 drivers
v0x27a6f10_0 .net *"_ivl_50", 0 0, L_0x27ab3f0;  1 drivers
v0x27a6ff0_0 .net *"_ivl_52", 0 0, L_0x27ab590;  1 drivers
v0x27a70d0_0 .net *"_ivl_54", 0 0, L_0x27ab600;  1 drivers
v0x27a71b0_0 .net *"_ivl_56", 0 0, L_0x27ab800;  1 drivers
v0x27a7290_0 .net *"_ivl_58", 0 0, L_0x27ab910;  1 drivers
v0x27a7370_0 .net *"_ivl_6", 0 0, L_0x27a9ac0;  1 drivers
v0x27a7450_0 .net *"_ivl_60", 0 0, L_0x27aba80;  1 drivers
v0x27a7530_0 .net *"_ivl_62", 0 0, L_0x27abb40;  1 drivers
v0x27a7610_0 .net *"_ivl_64", 0 0, L_0x27abd10;  1 drivers
v0x27a76f0_0 .net *"_ivl_66", 0 0, L_0x27abdd0;  1 drivers
v0x27a79e0_0 .net *"_ivl_68", 0 0, L_0x27ac000;  1 drivers
v0x27a7ac0_0 .net *"_ivl_70", 0 0, L_0x27ac070;  1 drivers
v0x27a7ba0_0 .net *"_ivl_72", 0 0, L_0x27ac210;  1 drivers
v0x27a7c80_0 .net *"_ivl_74", 0 0, L_0x27ac320;  1 drivers
v0x27a7d60_0 .net *"_ivl_76", 0 0, L_0x27ac520;  1 drivers
v0x27a7e40_0 .net *"_ivl_78", 0 0, L_0x27ac630;  1 drivers
v0x27a7f20_0 .net *"_ivl_8", 0 0, L_0x27a9bb0;  1 drivers
v0x27a8000_0 .net *"_ivl_80", 0 0, L_0x27ac7f0;  1 drivers
v0x27a80e0_0 .net *"_ivl_82", 0 0, L_0x27ac8b0;  1 drivers
v0x27a81c0_0 .net "a", 0 0, v0x27a5230_0;  alias, 1 drivers
v0x27a8260_0 .net "b", 0 0, v0x27a52d0_0;  alias, 1 drivers
v0x27a8350_0 .net "c", 0 0, v0x27a5370_0;  alias, 1 drivers
v0x27a8440_0 .net "d", 0 0, v0x27a54b0_0;  alias, 1 drivers
v0x27a8530_0 .net "q", 0 0, L_0x27acad0;  alias, 1 drivers
S_0x27a8690 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2775230;
 .timescale -12 -12;
E_0x276fde0 .event anyedge, v0x27a9340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27a9340_0;
    %nor/r;
    %assign/vec4 v0x27a9340_0, 0;
    %wait E_0x276fde0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27a49e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27a54b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a5370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a52d0_0, 0;
    %assign/vec4 v0x27a5230_0, 0;
    %wait E_0x27599f0;
    %wait E_0x2770290;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27a54b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a5370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a52d0_0, 0;
    %assign/vec4 v0x27a5230_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2770040;
    %load/vec4 v0x27a5230_0;
    %load/vec4 v0x27a52d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27a5370_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x27a54b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27a54b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a5370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a52d0_0, 0;
    %assign/vec4 v0x27a5230_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27a5030;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2770040;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27a54b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a5370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27a52d0_0, 0;
    %assign/vec4 v0x27a5230_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2775230;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a9020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a9340_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2775230;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27a9020_0;
    %inv;
    %store/vec4 v0x27a9020_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2775230;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27a5410_0, v0x27a94a0_0, v0x27a8e40_0, v0x27a8ee0_0, v0x27a8f80_0, v0x27a90c0_0, v0x27a9200_0, v0x27a9160_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2775230;
T_7 ;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2775230;
T_8 ;
    %wait E_0x2770040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a92a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a92a0_0, 4, 32;
    %load/vec4 v0x27a93e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a92a0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a92a0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a92a0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27a9200_0;
    %load/vec4 v0x27a9200_0;
    %load/vec4 v0x27a9160_0;
    %xor;
    %load/vec4 v0x27a9200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a92a0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27a92a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a92a0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/human/circuit3/iter0/response2/top_module.sv";
