Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 86c343e8dd6d49f38a8cc9ac136d0fe6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topDesignTB_behav xil_defaultlib.topDesignTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 32 for port 'address' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/top.sv:52]
WARNING: [VRFC 10-3823] variable 'nextInst' might have multiple concurrent drivers [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sim_1/new/topDesignTB.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.AND3
Compiling module xil_defaultlib.mux2(WIDTH=1)
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=4)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instmem
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.topDesignTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot topDesignTB_behav
