$date
	Sat Oct 22 23:23:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#126939
b100 !
1"
#126942
b100 &
b100 %
1$
#126943
0"
#126946
b10 &
b10 %
#126950
b1 &
1#
b1 %
#126954
b0 &
b0 %
0#
0$
#1083061
b10011 !
1"
#1083062
b10011 &
b10011 %
1$
#1083063
0"
#1083066
b111010 &
b111010 %
#1083070
b11101 &
b11101 %
#1083074
b1011000 &
b1011000 %
#1083078
b101100 &
b101100 %
#1083082
b10110 &
b10110 %
#1083086
b1011 &
b1011 %
#1083090
b100010 &
b100010 %
#1083094
b10001 &
b10001 %
#1083098
b110100 &
b110100 %
#1083102
b11010 &
b11010 %
#1083106
b1101 &
b1101 %
#1083110
b101000 &
b101000 %
#1083114
b10100 &
b10100 %
#1083118
b1010 &
b1010 %
#1083122
b101 &
b101 %
#1083126
b10000 &
b10000 %
#1083130
b1000 &
b1000 %
#1083134
b100 &
b100 %
#1083138
b10 &
b10 %
#1083142
b1 &
1#
b1 %
#1083146
b0 &
b0 %
0#
0$
#2136730
b1010 &
b1010 %
1$
b1010 !
1"
#2136731
0"
#2136734
b101 &
b101 %
#2136738
b10000 &
b10000 %
#2136742
b1000 &
b1000 %
#2136746
b100 &
b100 %
#2136750
b10 &
b10 %
#2136754
b1 &
b1 %
1#
#2136758
b0 &
0#
b0 %
0$
#4500012
