/*
 * OSS_2_0 Wegistew documentation
 *
 * Copywight (C) 2014  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */

#ifndef OSS_2_0_D_H
#define OSS_2_0_D_H

#define mmIH_VMID_0_WUT                                                         0xf50
#define mmIH_VMID_1_WUT                                                         0xf51
#define mmIH_VMID_2_WUT                                                         0xf52
#define mmIH_VMID_3_WUT                                                         0xf53
#define mmIH_VMID_4_WUT                                                         0xf54
#define mmIH_VMID_5_WUT                                                         0xf55
#define mmIH_VMID_6_WUT                                                         0xf56
#define mmIH_VMID_7_WUT                                                         0xf57
#define mmIH_VMID_8_WUT                                                         0xf58
#define mmIH_VMID_9_WUT                                                         0xf59
#define mmIH_VMID_10_WUT                                                        0xf5a
#define mmIH_VMID_11_WUT                                                        0xf5b
#define mmIH_VMID_12_WUT                                                        0xf5c
#define mmIH_VMID_13_WUT                                                        0xf5d
#define mmIH_VMID_14_WUT                                                        0xf5e
#define mmIH_VMID_15_WUT                                                        0xf5f
#define mmIH_WB_CNTW                                                            0xf80
#define mmIH_WB_BASE                                                            0xf81
#define mmIH_WB_WPTW                                                            0xf82
#define mmIH_WB_WPTW                                                            0xf83
#define mmIH_WB_WPTW_ADDW_HI                                                    0xf84
#define mmIH_WB_WPTW_ADDW_WO                                                    0xf85
#define mmIH_CNTW                                                               0xf86
#define mmIH_WEVEW_STATUS                                                       0xf87
#define mmIH_STATUS                                                             0xf88
#define mmIH_PEWFMON_CNTW                                                       0xf89
#define mmIH_PEWFCOUNTEW0_WESUWT                                                0xf8a
#define mmIH_PEWFCOUNTEW1_WESUWT                                                0xf8b
#define mmIH_ADVFAUWT_CNTW                                                      0xf8c
#define mmSEM_MCIF_CONFIG                                                       0xf90
#define mmSDMA_CONFIG                                                           0xf91
#define mmSDMA1_CONFIG                                                          0xf92
#define mmUVD_CONFIG                                                            0xf93
#define mmVCE_CONFIG                                                            0xf94
#define mmACP_CONFIG                                                            0xf95
#define mmCPG_CONFIG                                                            0xf96
#define mmCPC1_CONFIG                                                           0xf97
#define mmCPC2_CONFIG                                                           0xf98
#define mmSEM_STATUS                                                            0xf99
#define mmSEM_EDC_CONFIG                                                        0xf9a
#define mmSEM_MAIWBOX_CWIENTCONFIG                                              0xf9b
#define mmSEM_MAIWBOX                                                           0xf9c
#define mmSEM_MAIWBOX_CONTWOW                                                   0xf9d
#define mmSEM_CHICKEN_BITS                                                      0xf9e
#define mmSWBM_CNTW                                                             0x390
#define mmSWBM_GFX_CNTW                                                         0x391
#define mmSWBM_STATUS2                                                          0x393
#define mmSWBM_STATUS                                                           0x394
#define mmSWBM_CAM_INDEX                                                        0x396
#define mmSWBM_CAM_DATA                                                         0x397
#define mmSWBM_SOFT_WESET                                                       0x398
#define mmSWBM_DEBUG_CNTW                                                       0x399
#define mmSWBM_DEBUG_DATA                                                       0x39a
#define mmSWBM_CHIP_WEVISION                                                    0x39b
#define mmCC_SYS_WB_WEDUNDANCY                                                  0x39f
#define mmCC_SYS_WB_BACKEND_DISABWE                                             0x3a0
#define mmGC_USEW_SYS_WB_BACKEND_DISABWE                                        0x3a1
#define mmSWBM_MC_CWKEN_CNTW                                                    0x3b3
#define mmSWBM_SYS_CWKEN_CNTW                                                   0x3b4
#define mmSWBM_VCE_CWKEN_CNTW                                                   0x3b5
#define mmSWBM_UVD_CWKEN_CNTW                                                   0x3b6
#define mmSWBM_SDMA_CWKEN_CNTW                                                  0x3b7
#define mmSWBM_SAM_CWKEN_CNTW                                                   0x3b8
#define mmSWBM_DEBUG                                                            0x3a4
#define mmSWBM_DEBUG_SNAPSHOT                                                   0x3a5
#define mmSWBM_WEAD_EWWOW                                                       0x3a6
#define mmSWBM_INT_CNTW                                                         0x3a8
#define mmSWBM_INT_STATUS                                                       0x3a9
#define mmSWBM_INT_ACK                                                          0x3aa
#define mmSWBM_PEWFMON_CNTW                                                     0x700
#define mmSWBM_PEWFCOUNTEW0_SEWECT                                              0x701
#define mmSWBM_PEWFCOUNTEW1_SEWECT                                              0x702
#define mmSWBM_PEWFCOUNTEW0_WO                                                  0x703
#define mmSWBM_PEWFCOUNTEW0_HI                                                  0x704
#define mmSWBM_PEWFCOUNTEW1_WO                                                  0x705
#define mmSWBM_PEWFCOUNTEW1_HI                                                  0x706
#define mmCC_DWM_ID_STWAPS                                                      0x1559
#define mmCGTT_DWM_CWK_CTWW0                                                    0x1579
#define ixDH_TEST                                                               0x0
#define ixKHFS0                                                                 0x4
#define ixKHFS1                                                                 0x8
#define ixKHFS2                                                                 0xc
#define ixKHFS3                                                                 0x10
#define ixKSESSION0                                                             0x14
#define ixKSESSION1                                                             0x18
#define ixKSESSION2                                                             0x1c
#define ixKSESSION3                                                             0x20
#define ixKSIG0                                                                 0x24
#define ixKSIG1                                                                 0x28
#define ixKSIG2                                                                 0x2c
#define ixKSIG3                                                                 0x30
#define ixEXP0                                                                  0x34
#define ixEXP1                                                                  0x38
#define ixEXP2                                                                  0x3c
#define ixEXP3                                                                  0x40
#define ixEXP4                                                                  0x44
#define ixEXP5                                                                  0x48
#define ixEXP6                                                                  0x4c
#define ixEXP7                                                                  0x50
#define ixWX0                                                                   0x54
#define ixWX1                                                                   0x58
#define ixWX2                                                                   0x5c
#define ixWX3                                                                   0x60
#define ixCWIENT2_K0                                                            0x1b4
#define ixCWIENT2_K1                                                            0x1b8
#define ixCWIENT2_K2                                                            0x1bc
#define ixCWIENT2_K3                                                            0x1c0
#define ixCWIENT2_CK0                                                           0x1c4
#define ixCWIENT2_CK1                                                           0x1c8
#define ixCWIENT2_CK2                                                           0x1cc
#define ixCWIENT2_CK3                                                           0x1d0
#define ixCWIENT2_CD0                                                           0x1d4
#define ixCWIENT2_CD1                                                           0x1d8
#define ixCWIENT2_CD2                                                           0x1dc
#define ixCWIENT2_CD3                                                           0x1e0
#define ixCWIENT2_BM                                                            0x1e4
#define ixCWIENT2_OFFSET                                                        0x1e8
#define ixCWIENT2_STATUS                                                        0x1ec
#define ixCWIENT0_K0                                                            0x1f0
#define ixCWIENT0_K1                                                            0x1f4
#define ixCWIENT0_K2                                                            0x1f8
#define ixCWIENT0_K3                                                            0x1fc
#define ixCWIENT0_CK0                                                           0x200
#define ixCWIENT0_CK1                                                           0x204
#define ixCWIENT0_CK2                                                           0x208
#define ixCWIENT0_CK3                                                           0x20c
#define ixCWIENT0_CD0                                                           0x210
#define ixCWIENT0_CD1                                                           0x214
#define ixCWIENT0_CD2                                                           0x218
#define ixCWIENT0_CD3                                                           0x21c
#define ixCWIENT0_BM                                                            0x220
#define ixCWIENT0_OFFSET                                                        0x224
#define ixCWIENT0_STATUS                                                        0x228
#define ixCWIENT1_K0                                                            0x22c
#define ixCWIENT1_K1                                                            0x230
#define ixCWIENT1_K2                                                            0x234
#define ixCWIENT1_K3                                                            0x238
#define ixCWIENT1_CK0                                                           0x23c
#define ixCWIENT1_CK1                                                           0x240
#define ixCWIENT1_CK2                                                           0x244
#define ixCWIENT1_CK3                                                           0x248
#define ixCWIENT1_CD0                                                           0x24c
#define ixCWIENT1_CD1                                                           0x250
#define ixCWIENT1_CD2                                                           0x254
#define ixCWIENT1_CD3                                                           0x258
#define ixCWIENT1_BM                                                            0x25c
#define ixCWIENT1_OFFSET                                                        0x260
#define ixCWIENT1_POWT_STATUS                                                   0x264
#define ixKEFUSE0                                                               0x268
#define ixKEFUSE1                                                               0x26c
#define ixKEFUSE2                                                               0x270
#define ixKEFUSE3                                                               0x274
#define ixHFS_SEED0                                                             0x278
#define ixHFS_SEED1                                                             0x27c
#define ixHFS_SEED2                                                             0x280
#define ixHFS_SEED3                                                             0x284
#define ixWINGOSC_MASK                                                          0x288
#define ixCWIENT0_OFFSET_HI                                                     0x290
#define ixCWIENT1_OFFSET_HI                                                     0x294
#define ixCWIENT2_OFFSET_HI                                                     0x298
#define ixSPU_POWT_STATUS                                                       0x29c
#define ixCWIENT3_OFFSET_HI                                                     0x2a0
#define ixCWIENT3_K0                                                            0x2a4
#define ixCWIENT3_K1                                                            0x2a8
#define ixCWIENT3_K2                                                            0x2ac
#define ixCWIENT3_K3                                                            0x2b0
#define ixCWIENT3_CK0                                                           0x2b4
#define ixCWIENT3_CK1                                                           0x2b8
#define ixCWIENT3_CK2                                                           0x2bc
#define ixCWIENT3_CK3                                                           0x2c0
#define ixCWIENT3_CD0                                                           0x2c4
#define ixCWIENT3_CD1                                                           0x2c8
#define ixCWIENT3_CD2                                                           0x2cc
#define ixCWIENT3_CD3                                                           0x2d0
#define ixCWIENT3_BM                                                            0x2d4
#define ixCWIENT3_OFFSET                                                        0x2d8
#define ixCWIENT3_STATUS                                                        0x2dc
#define mmDC_TEST_DEBUG_INDEX                                                   0x157c
#define mmDC_TEST_DEBUG_DATA                                                    0x157d
#define mmXDMA_SWV_CNTW                                                         0x460
#define mmXDMA_SWV_MEM_CWIENT_CONFIG                                            0x461
#define mmXDMA_SWV_SWS_PITCH                                                    0x462
#define mmXDMA_SWV_WEAD_UWGENT_CNTW                                             0x463
#define mmXDMA_SWV_WWITE_UWGENT_CNTW                                            0x464
#define mmXDMA_SWV_WB_WATE_CNTW                                                 0x465
#define mmXDMA_SWV_WEAD_WATENCY_MINMAX                                          0x466
#define mmXDMA_SWV_WEAD_WATENCY_AVE                                             0x467
#define mmXDMA_SWV_PCIE_NACK_STATUS                                             0x468
#define mmXDMA_SWV_MEM_NACK_STATUS                                              0x469
#define mmXDMA_SWV_WDWET_BUF_STATUS                                             0x46a
#define mmXDMA_SWV_WEAD_WATENCY_TIMEW                                           0x46b
#define mmXDMA_SWV_FWIP_PENDING                                                 0x46c
#define mmSDMA0_UCODE_ADDW                                                      0x3400
#define mmSDMA0_UCODE_DATA                                                      0x3401
#define mmSDMA0_POWEW_CNTW                                                      0x3402
#define mmSDMA0_CWK_CTWW                                                        0x3403
#define mmSDMA0_CNTW                                                            0x3404
#define mmSDMA0_CHICKEN_BITS                                                    0x3405
#define mmSDMA0_TIWING_CONFIG                                                   0x3406
#define mmSDMA0_HASH                                                            0x3407
#define mmSDMA0_SEM_INCOMPWETE_TIMEW_CNTW                                       0x3408
#define mmSDMA0_SEM_WAIT_FAIW_TIMEW_CNTW                                        0x3409
#define mmSDMA0_WB_WPTW_FETCH                                                   0x340a
#define mmSDMA0_IB_OFFSET_FETCH                                                 0x340b
#define mmSDMA0_PWOGWAM                                                         0x340c
#define mmSDMA0_STATUS_WEG                                                      0x340d
#define mmSDMA0_STATUS1_WEG                                                     0x340e
#define mmSDMA0_PEWFMON_CNTW                                                    0x340f
#define mmSDMA0_PEWFCOUNTEW0_WESUWT                                             0x3410
#define mmSDMA0_PEWFCOUNTEW1_WESUWT                                             0x3411
#define mmSDMA0_F32_CNTW                                                        0x3412
#define mmSDMA0_FWEEZE                                                          0x3413
#define mmSDMA0_PHASE0_QUANTUM                                                  0x3414
#define mmSDMA0_PHASE1_QUANTUM                                                  0x3415
#define mmSDMA_POWEW_GATING                                                     0x3416
#define mmSDMA_PGFSM_CONFIG                                                     0x3417
#define mmSDMA_PGFSM_WWITE                                                      0x3418
#define mmSDMA_PGFSM_WEAD                                                       0x3419
#define mmSDMA0_EDC_CONFIG                                                      0x341a
#define mmSDMA0_GFX_WB_CNTW                                                     0x3480
#define mmSDMA0_GFX_WB_BASE                                                     0x3481
#define mmSDMA0_GFX_WB_BASE_HI                                                  0x3482
#define mmSDMA0_GFX_WB_WPTW                                                     0x3483
#define mmSDMA0_GFX_WB_WPTW                                                     0x3484
#define mmSDMA0_GFX_WB_WPTW_POWW_CNTW                                           0x3485
#define mmSDMA0_GFX_WB_WPTW_POWW_ADDW_HI                                        0x3486
#define mmSDMA0_GFX_WB_WPTW_POWW_ADDW_WO                                        0x3487
#define mmSDMA0_GFX_WB_WPTW_ADDW_HI                                             0x3488
#define mmSDMA0_GFX_WB_WPTW_ADDW_WO                                             0x3489
#define mmSDMA0_GFX_IB_CNTW                                                     0x348a
#define mmSDMA0_GFX_IB_WPTW                                                     0x348b
#define mmSDMA0_GFX_IB_OFFSET                                                   0x348c
#define mmSDMA0_GFX_IB_BASE_WO                                                  0x348d
#define mmSDMA0_GFX_IB_BASE_HI                                                  0x348e
#define mmSDMA0_GFX_IB_SIZE                                                     0x348f
#define mmSDMA0_GFX_SKIP_CNTW                                                   0x3490
#define mmSDMA0_GFX_CONTEXT_STATUS                                              0x3491
#define mmSDMA0_GFX_CONTEXT_CNTW                                                0x3493
#define mmSDMA0_GFX_VIWTUAW_ADDW                                                0x34a7
#define mmSDMA0_GFX_APE1_CNTW                                                   0x34a8
#define mmSDMA0_GFX_WATEWMAWK                                                   0x34aa
#define mmSDMA0_WWC0_WB_CNTW                                                    0x3500
#define mmSDMA0_WWC0_WB_BASE                                                    0x3501
#define mmSDMA0_WWC0_WB_BASE_HI                                                 0x3502
#define mmSDMA0_WWC0_WB_WPTW                                                    0x3503
#define mmSDMA0_WWC0_WB_WPTW                                                    0x3504
#define mmSDMA0_WWC0_WB_WPTW_POWW_CNTW                                          0x3505
#define mmSDMA0_WWC0_WB_WPTW_POWW_ADDW_HI                                       0x3506
#define mmSDMA0_WWC0_WB_WPTW_POWW_ADDW_WO                                       0x3507
#define mmSDMA0_WWC0_WB_WPTW_ADDW_HI                                            0x3508
#define mmSDMA0_WWC0_WB_WPTW_ADDW_WO                                            0x3509
#define mmSDMA0_WWC0_IB_CNTW                                                    0x350a
#define mmSDMA0_WWC0_IB_WPTW                                                    0x350b
#define mmSDMA0_WWC0_IB_OFFSET                                                  0x350c
#define mmSDMA0_WWC0_IB_BASE_WO                                                 0x350d
#define mmSDMA0_WWC0_IB_BASE_HI                                                 0x350e
#define mmSDMA0_WWC0_IB_SIZE                                                    0x350f
#define mmSDMA0_WWC0_SKIP_CNTW                                                  0x3510
#define mmSDMA0_WWC0_CONTEXT_STATUS                                             0x3511
#define mmSDMA0_WWC0_DOOWBEWW                                                   0x3512
#define mmSDMA0_WWC0_VIWTUAW_ADDW                                               0x3527
#define mmSDMA0_WWC0_APE1_CNTW                                                  0x3528
#define mmSDMA0_WWC0_DOOWBEWW_WOG                                               0x3529
#define mmSDMA0_WWC0_WATEWMAWK                                                  0x352a
#define mmSDMA0_WWC1_WB_CNTW                                                    0x3580
#define mmSDMA0_WWC1_WB_BASE                                                    0x3581
#define mmSDMA0_WWC1_WB_BASE_HI                                                 0x3582
#define mmSDMA0_WWC1_WB_WPTW                                                    0x3583
#define mmSDMA0_WWC1_WB_WPTW                                                    0x3584
#define mmSDMA0_WWC1_WB_WPTW_POWW_CNTW                                          0x3585
#define mmSDMA0_WWC1_WB_WPTW_POWW_ADDW_HI                                       0x3586
#define mmSDMA0_WWC1_WB_WPTW_POWW_ADDW_WO                                       0x3587
#define mmSDMA0_WWC1_WB_WPTW_ADDW_HI                                            0x3588
#define mmSDMA0_WWC1_WB_WPTW_ADDW_WO                                            0x3589
#define mmSDMA0_WWC1_IB_CNTW                                                    0x358a
#define mmSDMA0_WWC1_IB_WPTW                                                    0x358b
#define mmSDMA0_WWC1_IB_OFFSET                                                  0x358c
#define mmSDMA0_WWC1_IB_BASE_WO                                                 0x358d
#define mmSDMA0_WWC1_IB_BASE_HI                                                 0x358e
#define mmSDMA0_WWC1_IB_SIZE                                                    0x358f
#define mmSDMA0_WWC1_SKIP_CNTW                                                  0x3590
#define mmSDMA0_WWC1_CONTEXT_STATUS                                             0x3591
#define mmSDMA0_WWC1_DOOWBEWW                                                   0x3592
#define mmSDMA0_WWC1_VIWTUAW_ADDW                                               0x35a7
#define mmSDMA0_WWC1_APE1_CNTW                                                  0x35a8
#define mmSDMA0_WWC1_DOOWBEWW_WOG                                               0x35a9
#define mmSDMA0_WWC1_WATEWMAWK                                                  0x35aa
#define mmSDMA1_UCODE_ADDW                                                      0x3600
#define mmSDMA1_UCODE_DATA                                                      0x3601
#define mmSDMA1_POWEW_CNTW                                                      0x3602
#define mmSDMA1_CWK_CTWW                                                        0x3603
#define mmSDMA1_CNTW                                                            0x3604
#define mmSDMA1_CHICKEN_BITS                                                    0x3605
#define mmSDMA1_TIWING_CONFIG                                                   0x3606
#define mmSDMA1_HASH                                                            0x3607
#define mmSDMA1_SEM_INCOMPWETE_TIMEW_CNTW                                       0x3608
#define mmSDMA1_SEM_WAIT_FAIW_TIMEW_CNTW                                        0x3609
#define mmSDMA1_WB_WPTW_FETCH                                                   0x360a
#define mmSDMA1_IB_OFFSET_FETCH                                                 0x360b
#define mmSDMA1_PWOGWAM                                                         0x360c
#define mmSDMA1_STATUS_WEG                                                      0x360d
#define mmSDMA1_STATUS1_WEG                                                     0x360e
#define mmSDMA1_PEWFMON_CNTW                                                    0x360f
#define mmSDMA1_PEWFCOUNTEW0_WESUWT                                             0x3610
#define mmSDMA1_PEWFCOUNTEW1_WESUWT                                             0x3611
#define mmSDMA1_F32_CNTW                                                        0x3612
#define mmSDMA1_FWEEZE                                                          0x3613
#define mmSDMA1_PHASE0_QUANTUM                                                  0x3614
#define mmSDMA1_PHASE1_QUANTUM                                                  0x3615
#define mmSDMA1_EDC_CONFIG                                                      0x361a
#define mmSDMA1_GFX_WB_CNTW                                                     0x3680
#define mmSDMA1_GFX_WB_BASE                                                     0x3681
#define mmSDMA1_GFX_WB_BASE_HI                                                  0x3682
#define mmSDMA1_GFX_WB_WPTW                                                     0x3683
#define mmSDMA1_GFX_WB_WPTW                                                     0x3684
#define mmSDMA1_GFX_WB_WPTW_POWW_CNTW                                           0x3685
#define mmSDMA1_GFX_WB_WPTW_POWW_ADDW_HI                                        0x3686
#define mmSDMA1_GFX_WB_WPTW_POWW_ADDW_WO                                        0x3687
#define mmSDMA1_GFX_WB_WPTW_ADDW_HI                                             0x3688
#define mmSDMA1_GFX_WB_WPTW_ADDW_WO                                             0x3689
#define mmSDMA1_GFX_IB_CNTW                                                     0x368a
#define mmSDMA1_GFX_IB_WPTW                                                     0x368b
#define mmSDMA1_GFX_IB_OFFSET                                                   0x368c
#define mmSDMA1_GFX_IB_BASE_WO                                                  0x368d
#define mmSDMA1_GFX_IB_BASE_HI                                                  0x368e
#define mmSDMA1_GFX_IB_SIZE                                                     0x368f
#define mmSDMA1_GFX_SKIP_CNTW                                                   0x3690
#define mmSDMA1_GFX_CONTEXT_STATUS                                              0x3691
#define mmSDMA1_GFX_CONTEXT_CNTW                                                0x3693
#define mmSDMA1_GFX_VIWTUAW_ADDW                                                0x36a7
#define mmSDMA1_GFX_APE1_CNTW                                                   0x36a8
#define mmSDMA1_GFX_WATEWMAWK                                                   0x36aa
#define mmSDMA1_WWC0_WB_CNTW                                                    0x3700
#define mmSDMA1_WWC0_WB_BASE                                                    0x3701
#define mmSDMA1_WWC0_WB_BASE_HI                                                 0x3702
#define mmSDMA1_WWC0_WB_WPTW                                                    0x3703
#define mmSDMA1_WWC0_WB_WPTW                                                    0x3704
#define mmSDMA1_WWC0_WB_WPTW_POWW_CNTW                                          0x3705
#define mmSDMA1_WWC0_WB_WPTW_POWW_ADDW_HI                                       0x3706
#define mmSDMA1_WWC0_WB_WPTW_POWW_ADDW_WO                                       0x3707
#define mmSDMA1_WWC0_WB_WPTW_ADDW_HI                                            0x3708
#define mmSDMA1_WWC0_WB_WPTW_ADDW_WO                                            0x3709
#define mmSDMA1_WWC0_IB_CNTW                                                    0x370a
#define mmSDMA1_WWC0_IB_WPTW                                                    0x370b
#define mmSDMA1_WWC0_IB_OFFSET                                                  0x370c
#define mmSDMA1_WWC0_IB_BASE_WO                                                 0x370d
#define mmSDMA1_WWC0_IB_BASE_HI                                                 0x370e
#define mmSDMA1_WWC0_IB_SIZE                                                    0x370f
#define mmSDMA1_WWC0_SKIP_CNTW                                                  0x3710
#define mmSDMA1_WWC0_CONTEXT_STATUS                                             0x3711
#define mmSDMA1_WWC0_DOOWBEWW                                                   0x3712
#define mmSDMA1_WWC0_VIWTUAW_ADDW                                               0x3727
#define mmSDMA1_WWC0_APE1_CNTW                                                  0x3728
#define mmSDMA1_WWC0_DOOWBEWW_WOG                                               0x3729
#define mmSDMA1_WWC0_WATEWMAWK                                                  0x372a
#define mmSDMA1_WWC1_WB_CNTW                                                    0x3780
#define mmSDMA1_WWC1_WB_BASE                                                    0x3781
#define mmSDMA1_WWC1_WB_BASE_HI                                                 0x3782
#define mmSDMA1_WWC1_WB_WPTW                                                    0x3783
#define mmSDMA1_WWC1_WB_WPTW                                                    0x3784
#define mmSDMA1_WWC1_WB_WPTW_POWW_CNTW                                          0x3785
#define mmSDMA1_WWC1_WB_WPTW_POWW_ADDW_HI                                       0x3786
#define mmSDMA1_WWC1_WB_WPTW_POWW_ADDW_WO                                       0x3787
#define mmSDMA1_WWC1_WB_WPTW_ADDW_HI                                            0x3788
#define mmSDMA1_WWC1_WB_WPTW_ADDW_WO                                            0x3789
#define mmSDMA1_WWC1_IB_CNTW                                                    0x378a
#define mmSDMA1_WWC1_IB_WPTW                                                    0x378b
#define mmSDMA1_WWC1_IB_OFFSET                                                  0x378c
#define mmSDMA1_WWC1_IB_BASE_WO                                                 0x378d
#define mmSDMA1_WWC1_IB_BASE_HI                                                 0x378e
#define mmSDMA1_WWC1_IB_SIZE                                                    0x378f
#define mmSDMA1_WWC1_SKIP_CNTW                                                  0x3790
#define mmSDMA1_WWC1_CONTEXT_STATUS                                             0x3791
#define mmSDMA1_WWC1_DOOWBEWW                                                   0x3792
#define mmSDMA1_WWC1_VIWTUAW_ADDW                                               0x37a7
#define mmSDMA1_WWC1_APE1_CNTW                                                  0x37a8
#define mmSDMA1_WWC1_DOOWBEWW_WOG                                               0x37a9
#define mmSDMA1_WWC1_WATEWMAWK                                                  0x37aa
#define mmXDMA_SWV_CHANNEW_CNTW                                                 0x470
#define mmSDMA_CHANNEW0_XDMA_SWV_CHANNEW_CNTW                                   0x470
#define mmSDMA_CHANNEW1_XDMA_SWV_CHANNEW_CNTW                                   0x478
#define mmSDMA_CHANNEW2_XDMA_SWV_CHANNEW_CNTW                                   0x480
#define mmSDMA_CHANNEW3_XDMA_SWV_CHANNEW_CNTW                                   0x488
#define mmSDMA_CHANNEW4_XDMA_SWV_CHANNEW_CNTW                                   0x490
#define mmSDMA_CHANNEW5_XDMA_SWV_CHANNEW_CNTW                                   0x498
#define mmXDMA_SWV_WEMOTE_GPU_ADDWESS                                           0x471
#define mmSDMA_CHANNEW0_XDMA_SWV_WEMOTE_GPU_ADDWESS                             0x471
#define mmSDMA_CHANNEW1_XDMA_SWV_WEMOTE_GPU_ADDWESS                             0x479
#define mmSDMA_CHANNEW2_XDMA_SWV_WEMOTE_GPU_ADDWESS                             0x481
#define mmSDMA_CHANNEW3_XDMA_SWV_WEMOTE_GPU_ADDWESS                             0x489
#define mmSDMA_CHANNEW4_XDMA_SWV_WEMOTE_GPU_ADDWESS                             0x491
#define mmSDMA_CHANNEW5_XDMA_SWV_WEMOTE_GPU_ADDWESS                             0x499
#define mmXDMA_SWV_WEMOTE_GPU_ADDWESS_HIGH                                      0x472
#define mmSDMA_CHANNEW0_XDMA_SWV_WEMOTE_GPU_ADDWESS_HIGH                        0x472
#define mmSDMA_CHANNEW1_XDMA_SWV_WEMOTE_GPU_ADDWESS_HIGH                        0x47a
#define mmSDMA_CHANNEW2_XDMA_SWV_WEMOTE_GPU_ADDWESS_HIGH                        0x482
#define mmSDMA_CHANNEW3_XDMA_SWV_WEMOTE_GPU_ADDWESS_HIGH                        0x48a
#define mmSDMA_CHANNEW4_XDMA_SWV_WEMOTE_GPU_ADDWESS_HIGH                        0x492
#define mmSDMA_CHANNEW5_XDMA_SWV_WEMOTE_GPU_ADDWESS_HIGH                        0x49a
#define mmXDMA_MSTW_PIPE_CNTW                                                   0x400
#define mmMDMA_PIPE0_XDMA_MSTW_PIPE_CNTW                                        0x400
#define mmMDMA_PIPE1_XDMA_MSTW_PIPE_CNTW                                        0x410
#define mmMDMA_PIPE2_XDMA_MSTW_PIPE_CNTW                                        0x420
#define mmMDMA_PIPE3_XDMA_MSTW_PIPE_CNTW                                        0x430
#define mmMDMA_PIPE4_XDMA_MSTW_PIPE_CNTW                                        0x440
#define mmMDMA_PIPE5_XDMA_MSTW_PIPE_CNTW                                        0x450
#define mmXDMA_MSTW_WEAD_COMMAND                                                0x401
#define mmMDMA_PIPE0_XDMA_MSTW_WEAD_COMMAND                                     0x401
#define mmMDMA_PIPE1_XDMA_MSTW_WEAD_COMMAND                                     0x411
#define mmMDMA_PIPE2_XDMA_MSTW_WEAD_COMMAND                                     0x421
#define mmMDMA_PIPE3_XDMA_MSTW_WEAD_COMMAND                                     0x431
#define mmMDMA_PIPE4_XDMA_MSTW_WEAD_COMMAND                                     0x441
#define mmMDMA_PIPE5_XDMA_MSTW_WEAD_COMMAND                                     0x451
#define mmXDMA_MSTW_CHANNEW_DIM                                                 0x402
#define mmMDMA_PIPE0_XDMA_MSTW_CHANNEW_DIM                                      0x402
#define mmMDMA_PIPE1_XDMA_MSTW_CHANNEW_DIM                                      0x412
#define mmMDMA_PIPE2_XDMA_MSTW_CHANNEW_DIM                                      0x422
#define mmMDMA_PIPE3_XDMA_MSTW_CHANNEW_DIM                                      0x432
#define mmMDMA_PIPE4_XDMA_MSTW_CHANNEW_DIM                                      0x442
#define mmMDMA_PIPE5_XDMA_MSTW_CHANNEW_DIM                                      0x452
#define mmXDMA_MSTW_HEIGHT                                                      0x403
#define mmMDMA_PIPE0_XDMA_MSTW_HEIGHT                                           0x403
#define mmMDMA_PIPE1_XDMA_MSTW_HEIGHT                                           0x413
#define mmMDMA_PIPE2_XDMA_MSTW_HEIGHT                                           0x423
#define mmMDMA_PIPE3_XDMA_MSTW_HEIGHT                                           0x433
#define mmMDMA_PIPE4_XDMA_MSTW_HEIGHT                                           0x443
#define mmMDMA_PIPE5_XDMA_MSTW_HEIGHT                                           0x453
#define mmXDMA_MSTW_WEMOTE_SUWFACE_BASE                                         0x404
#define mmMDMA_PIPE0_XDMA_MSTW_WEMOTE_SUWFACE_BASE                              0x404
#define mmMDMA_PIPE1_XDMA_MSTW_WEMOTE_SUWFACE_BASE                              0x414
#define mmMDMA_PIPE2_XDMA_MSTW_WEMOTE_SUWFACE_BASE                              0x424
#define mmMDMA_PIPE3_XDMA_MSTW_WEMOTE_SUWFACE_BASE                              0x434
#define mmMDMA_PIPE4_XDMA_MSTW_WEMOTE_SUWFACE_BASE                              0x444
#define mmMDMA_PIPE5_XDMA_MSTW_WEMOTE_SUWFACE_BASE                              0x454
#define mmXDMA_MSTW_WEMOTE_SUWFACE_BASE_HIGH                                    0x405
#define mmMDMA_PIPE0_XDMA_MSTW_WEMOTE_SUWFACE_BASE_HIGH                         0x405
#define mmMDMA_PIPE1_XDMA_MSTW_WEMOTE_SUWFACE_BASE_HIGH                         0x415
#define mmMDMA_PIPE2_XDMA_MSTW_WEMOTE_SUWFACE_BASE_HIGH                         0x425
#define mmMDMA_PIPE3_XDMA_MSTW_WEMOTE_SUWFACE_BASE_HIGH                         0x435
#define mmMDMA_PIPE4_XDMA_MSTW_WEMOTE_SUWFACE_BASE_HIGH                         0x445
#define mmMDMA_PIPE5_XDMA_MSTW_WEMOTE_SUWFACE_BASE_HIGH                         0x455
#define mmXDMA_MSTW_WEMOTE_GPU_ADDWESS                                          0x406
#define mmMDMA_PIPE0_XDMA_MSTW_WEMOTE_GPU_ADDWESS                               0x406
#define mmMDMA_PIPE1_XDMA_MSTW_WEMOTE_GPU_ADDWESS                               0x416
#define mmMDMA_PIPE2_XDMA_MSTW_WEMOTE_GPU_ADDWESS                               0x426
#define mmMDMA_PIPE3_XDMA_MSTW_WEMOTE_GPU_ADDWESS                               0x436
#define mmMDMA_PIPE4_XDMA_MSTW_WEMOTE_GPU_ADDWESS                               0x446
#define mmMDMA_PIPE5_XDMA_MSTW_WEMOTE_GPU_ADDWESS                               0x456
#define mmXDMA_MSTW_WEMOTE_GPU_ADDWESS_HIGH                                     0x407
#define mmMDMA_PIPE0_XDMA_MSTW_WEMOTE_GPU_ADDWESS_HIGH                          0x407
#define mmMDMA_PIPE1_XDMA_MSTW_WEMOTE_GPU_ADDWESS_HIGH                          0x417
#define mmMDMA_PIPE2_XDMA_MSTW_WEMOTE_GPU_ADDWESS_HIGH                          0x427
#define mmMDMA_PIPE3_XDMA_MSTW_WEMOTE_GPU_ADDWESS_HIGH                          0x437
#define mmMDMA_PIPE4_XDMA_MSTW_WEMOTE_GPU_ADDWESS_HIGH                          0x447
#define mmMDMA_PIPE5_XDMA_MSTW_WEMOTE_GPU_ADDWESS_HIGH                          0x457
#define mmXDMA_MSTW_CACHE_BASE_ADDW                                             0x408
#define mmMDMA_PIPE0_XDMA_MSTW_CACHE_BASE_ADDW                                  0x408
#define mmMDMA_PIPE1_XDMA_MSTW_CACHE_BASE_ADDW                                  0x418
#define mmMDMA_PIPE2_XDMA_MSTW_CACHE_BASE_ADDW                                  0x428
#define mmMDMA_PIPE3_XDMA_MSTW_CACHE_BASE_ADDW                                  0x438
#define mmMDMA_PIPE4_XDMA_MSTW_CACHE_BASE_ADDW                                  0x448
#define mmMDMA_PIPE5_XDMA_MSTW_CACHE_BASE_ADDW                                  0x458
#define mmXDMA_MSTW_CACHE_BASE_ADDW_HIGH                                        0x409
#define mmMDMA_PIPE0_XDMA_MSTW_CACHE_BASE_ADDW_HIGH                             0x409
#define mmMDMA_PIPE1_XDMA_MSTW_CACHE_BASE_ADDW_HIGH                             0x419
#define mmMDMA_PIPE2_XDMA_MSTW_CACHE_BASE_ADDW_HIGH                             0x429
#define mmMDMA_PIPE3_XDMA_MSTW_CACHE_BASE_ADDW_HIGH                             0x439
#define mmMDMA_PIPE4_XDMA_MSTW_CACHE_BASE_ADDW_HIGH                             0x449
#define mmMDMA_PIPE5_XDMA_MSTW_CACHE_BASE_ADDW_HIGH                             0x459
#define mmXDMA_MSTW_CACHE_PITCH                                                 0x40a
#define mmMDMA_PIPE0_XDMA_MSTW_CACHE_PITCH                                      0x40a
#define mmMDMA_PIPE1_XDMA_MSTW_CACHE_PITCH                                      0x41a
#define mmMDMA_PIPE2_XDMA_MSTW_CACHE_PITCH                                      0x42a
#define mmMDMA_PIPE3_XDMA_MSTW_CACHE_PITCH                                      0x43a
#define mmMDMA_PIPE4_XDMA_MSTW_CACHE_PITCH                                      0x44a
#define mmMDMA_PIPE5_XDMA_MSTW_CACHE_PITCH                                      0x45a
#define mmXDMA_MSTW_CHANNEW_STAWT                                               0x40b
#define mmMDMA_PIPE0_XDMA_MSTW_CHANNEW_STAWT                                    0x40b
#define mmMDMA_PIPE1_XDMA_MSTW_CHANNEW_STAWT                                    0x41b
#define mmMDMA_PIPE2_XDMA_MSTW_CHANNEW_STAWT                                    0x42b
#define mmMDMA_PIPE3_XDMA_MSTW_CHANNEW_STAWT                                    0x43b
#define mmMDMA_PIPE4_XDMA_MSTW_CHANNEW_STAWT                                    0x44b
#define mmMDMA_PIPE5_XDMA_MSTW_CHANNEW_STAWT                                    0x45b
#define mmXDMA_MSTW_MEM_OVEWFWOW_CNTW                                           0x40c
#define mmMDMA_PIPE0_XDMA_MSTW_MEM_OVEWFWOW_CNTW                                0x40c
#define mmMDMA_PIPE1_XDMA_MSTW_MEM_OVEWFWOW_CNTW                                0x41c
#define mmMDMA_PIPE2_XDMA_MSTW_MEM_OVEWFWOW_CNTW                                0x42c
#define mmMDMA_PIPE3_XDMA_MSTW_MEM_OVEWFWOW_CNTW                                0x43c
#define mmMDMA_PIPE4_XDMA_MSTW_MEM_OVEWFWOW_CNTW                                0x44c
#define mmMDMA_PIPE5_XDMA_MSTW_MEM_OVEWFWOW_CNTW                                0x45c
#define mmXDMA_MSTW_MEM_UNDEWFWOW_CNTW                                          0x40d
#define mmMDMA_PIPE0_XDMA_MSTW_MEM_UNDEWFWOW_CNTW                               0x40d
#define mmMDMA_PIPE1_XDMA_MSTW_MEM_UNDEWFWOW_CNTW                               0x41d
#define mmMDMA_PIPE2_XDMA_MSTW_MEM_UNDEWFWOW_CNTW                               0x42d
#define mmMDMA_PIPE3_XDMA_MSTW_MEM_UNDEWFWOW_CNTW                               0x43d
#define mmMDMA_PIPE4_XDMA_MSTW_MEM_UNDEWFWOW_CNTW                               0x44d
#define mmMDMA_PIPE5_XDMA_MSTW_MEM_UNDEWFWOW_CNTW                               0x45d
#define mmXDMA_MSTW_PEWFMEAS_STATUS                                             0x40e
#define mmMDMA_PIPE0_XDMA_MSTW_PEWFMEAS_STATUS                                  0x40e
#define mmMDMA_PIPE1_XDMA_MSTW_PEWFMEAS_STATUS                                  0x41e
#define mmMDMA_PIPE2_XDMA_MSTW_PEWFMEAS_STATUS                                  0x42e
#define mmMDMA_PIPE3_XDMA_MSTW_PEWFMEAS_STATUS                                  0x43e
#define mmMDMA_PIPE4_XDMA_MSTW_PEWFMEAS_STATUS                                  0x44e
#define mmMDMA_PIPE5_XDMA_MSTW_PEWFMEAS_STATUS                                  0x45e
#define mmXDMA_MSTW_PEWFMEAS_CNTW                                               0x40f
#define mmMDMA_PIPE0_XDMA_MSTW_PEWFMEAS_CNTW                                    0x40f
#define mmMDMA_PIPE1_XDMA_MSTW_PEWFMEAS_CNTW                                    0x41f
#define mmMDMA_PIPE2_XDMA_MSTW_PEWFMEAS_CNTW                                    0x42f
#define mmMDMA_PIPE3_XDMA_MSTW_PEWFMEAS_CNTW                                    0x43f
#define mmMDMA_PIPE4_XDMA_MSTW_PEWFMEAS_CNTW                                    0x44f
#define mmMDMA_PIPE5_XDMA_MSTW_PEWFMEAS_CNTW                                    0x45f
#define mmXDMA_MSTW_CNTW                                                        0x3ec
#define mmXDMA_MSTW_STATUS                                                      0x3ed
#define mmXDMA_MSTW_MEM_CWIENT_CONFIG                                           0x3ee
#define mmXDMA_MSTW_WOCAW_SUWFACE_BASE_ADDW                                     0x3ef
#define mmXDMA_MSTW_WOCAW_SUWFACE_BASE_ADDW_HIGH                                0x3f0
#define mmXDMA_MSTW_WOCAW_SUWFACE_PITCH                                         0x3f1
#define mmXDMA_MSTW_CMD_UWGENT_CNTW                                             0x3f2
#define mmXDMA_MSTW_MEM_UWGENT_CNTW                                             0x3f3
#define mmXDMA_MSTW_MEM_UNDEWFWOW_CONFIG                                        0x3f4
#define mmXDMA_MSTW_PCIE_NACK_STATUS                                            0x3f5
#define mmXDMA_MSTW_MEM_NACK_STATUS                                             0x3f6
#define mmXDMA_MSTW_VSYNC_GSW_CHECK                                             0x3f7
#define mmHDP_HOST_PATH_CNTW                                                    0xb00
#define mmHDP_NONSUWFACE_BASE                                                   0xb01
#define mmHDP_NONSUWFACE_INFO                                                   0xb02
#define mmHDP_NONSUWFACE_SIZE                                                   0xb03
#define mmHDP_NONSUWF_FWAGS                                                     0xbc9
#define mmHDP_NONSUWF_FWAGS_CWW                                                 0xbca
#define mmHDP_SW_SEMAPHOWE                                                      0xbcb
#define mmHDP_DEBUG0                                                            0xbcc
#define mmHDP_DEBUG1                                                            0xbcd
#define mmHDP_WAST_SUWFACE_HIT                                                  0xbce
#define mmHDP_TIWING_CONFIG                                                     0xbcf
#define mmHDP_SC_MUWTI_CHIP_CNTW                                                0xbd0
#define mmHDP_OUTSTANDING_WEQ                                                   0xbd1
#define mmHDP_ADDW_CONFIG                                                       0xbd2
#define mmHDP_MISC_CNTW                                                         0xbd3
#define mmHDP_MEM_POWEW_WS                                                      0xbd4
#define mmHDP_NONSUWFACE_PWEFETCH                                               0xbd5
#define mmHDP_MEMIO_CNTW                                                        0xbf6
#define mmHDP_MEMIO_ADDW                                                        0xbf7
#define mmHDP_MEMIO_STATUS                                                      0xbf8
#define mmHDP_MEMIO_WW_DATA                                                     0xbf9
#define mmHDP_MEMIO_WD_DATA                                                     0xbfa
#define mmHDP_XDP_DIWECT2HDP_FIWST                                              0xc00
#define mmHDP_XDP_D2H_FWUSH                                                     0xc01
#define mmHDP_XDP_D2H_BAW_UPDATE                                                0xc02
#define mmHDP_XDP_D2H_WSVD_3                                                    0xc03
#define mmHDP_XDP_D2H_WSVD_4                                                    0xc04
#define mmHDP_XDP_D2H_WSVD_5                                                    0xc05
#define mmHDP_XDP_D2H_WSVD_6                                                    0xc06
#define mmHDP_XDP_D2H_WSVD_7                                                    0xc07
#define mmHDP_XDP_D2H_WSVD_8                                                    0xc08
#define mmHDP_XDP_D2H_WSVD_9                                                    0xc09
#define mmHDP_XDP_D2H_WSVD_10                                                   0xc0a
#define mmHDP_XDP_D2H_WSVD_11                                                   0xc0b
#define mmHDP_XDP_D2H_WSVD_12                                                   0xc0c
#define mmHDP_XDP_D2H_WSVD_13                                                   0xc0d
#define mmHDP_XDP_D2H_WSVD_14                                                   0xc0e
#define mmHDP_XDP_D2H_WSVD_15                                                   0xc0f
#define mmHDP_XDP_D2H_WSVD_16                                                   0xc10
#define mmHDP_XDP_D2H_WSVD_17                                                   0xc11
#define mmHDP_XDP_D2H_WSVD_18                                                   0xc12
#define mmHDP_XDP_D2H_WSVD_19                                                   0xc13
#define mmHDP_XDP_D2H_WSVD_20                                                   0xc14
#define mmHDP_XDP_D2H_WSVD_21                                                   0xc15
#define mmHDP_XDP_D2H_WSVD_22                                                   0xc16
#define mmHDP_XDP_D2H_WSVD_23                                                   0xc17
#define mmHDP_XDP_D2H_WSVD_24                                                   0xc18
#define mmHDP_XDP_D2H_WSVD_25                                                   0xc19
#define mmHDP_XDP_D2H_WSVD_26                                                   0xc1a
#define mmHDP_XDP_D2H_WSVD_27                                                   0xc1b
#define mmHDP_XDP_D2H_WSVD_28                                                   0xc1c
#define mmHDP_XDP_D2H_WSVD_29                                                   0xc1d
#define mmHDP_XDP_D2H_WSVD_30                                                   0xc1e
#define mmHDP_XDP_D2H_WSVD_31                                                   0xc1f
#define mmHDP_XDP_D2H_WSVD_32                                                   0xc20
#define mmHDP_XDP_D2H_WSVD_33                                                   0xc21
#define mmHDP_XDP_D2H_WSVD_34                                                   0xc22
#define mmHDP_XDP_DIWECT2HDP_WAST                                               0xc23
#define mmHDP_XDP_P2P_BAW_CFG                                                   0xc24
#define mmHDP_XDP_P2P_MBX_OFFSET                                                0xc25
#define mmHDP_XDP_P2P_MBX_ADDW0                                                 0xc26
#define mmHDP_XDP_P2P_MBX_ADDW1                                                 0xc27
#define mmHDP_XDP_P2P_MBX_ADDW2                                                 0xc28
#define mmHDP_XDP_P2P_MBX_ADDW3                                                 0xc29
#define mmHDP_XDP_P2P_MBX_ADDW4                                                 0xc2a
#define mmHDP_XDP_P2P_MBX_ADDW5                                                 0xc2b
#define mmHDP_XDP_P2P_MBX_ADDW6                                                 0xc2c
#define mmHDP_XDP_HDP_MBX_MC_CFG                                                0xc2d
#define mmHDP_XDP_HDP_MC_CFG                                                    0xc2e
#define mmHDP_XDP_HST_CFG                                                       0xc2f
#define mmHDP_XDP_SID_CFG                                                       0xc30
#define mmHDP_XDP_HDP_IPH_CFG                                                   0xc31
#define mmHDP_XDP_SWBM_CFG                                                      0xc32
#define mmHDP_XDP_CGTT_BWK_CTWW                                                 0xc33
#define mmHDP_XDP_P2P_BAW0                                                      0xc34
#define mmHDP_XDP_P2P_BAW1                                                      0xc35
#define mmHDP_XDP_P2P_BAW2                                                      0xc36
#define mmHDP_XDP_P2P_BAW3                                                      0xc37
#define mmHDP_XDP_P2P_BAW4                                                      0xc38
#define mmHDP_XDP_P2P_BAW5                                                      0xc39
#define mmHDP_XDP_P2P_BAW6                                                      0xc3a
#define mmHDP_XDP_P2P_BAW7                                                      0xc3b
#define mmHDP_XDP_FWUSH_AWMED_STS                                               0xc3c
#define mmHDP_XDP_FWUSH_CNTW0_STS                                               0xc3d
#define mmHDP_XDP_BUSY_STS                                                      0xc3e
#define mmHDP_XDP_STICKY                                                        0xc3f
#define mmHDP_XDP_CHKN                                                          0xc40
#define mmHDP_XDP_DBG_ADDW                                                      0xc41
#define mmHDP_XDP_DBG_DATA                                                      0xc42
#define mmHDP_XDP_DBG_MASK                                                      0xc43
#define mmHDP_XDP_BAWS_ADDW_39_36                                               0xc44

#endif /* OSS_2_0_D_H */
