#//////////////////////////////////////////////////////////////////////////////////#
#//           Company: Centre for Hardware Security, TalTech (ESTONIA)           //#
#//        Engineer: Zain Ul Abidenen & Prof. Samuel Nascimento Pagliarini       //#
#//            Constraint file to force zeros/ones in reconfigurable LUTs        //#
#//                   Project Name: Obfuscation-based ASIC design                //#
#//                           Create Date: 2021-07-29 13:58:27                   //#
#//////////////////////////////////////////////////////////////////////////////////#
KEY = 010101100101100111111111100011110101011010100110010001111011100011111111111111111111111111111111010001111011100010101010010110010101100101011001101010100101100101011001010110011011100010111101111110011111001111111000011110011111111111111101111111111111110111111111111111
# instance (N10025_OBUF_inst_i_1) LUT4 configured with h'5659
set_logic_one [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10025_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
# instance (N10102_OBUF_inst_i_2) LUT4 configured with h'FF8F
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N10102_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
# instance (N10350_OBUF_inst_i_2) LUT4 configured with h'56A6
set_logic_zero [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
# instance (N10350_OBUF_inst_i_5) LUT6 configured with h'47B8FFFFFFFF47B8
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[10]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[11]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[16]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[17]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[20]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[22]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[23]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[25]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[27]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[29]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[31]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[32]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[33]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[34]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[35]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[36]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[37]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[38]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[39]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[40]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[41]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[42]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[43]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[44]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[45]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[46]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[47]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[48]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[49]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[50]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[51]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[52]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[53]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[54]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[55]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[56]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[57]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[58]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[59]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[60]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[61]/Q]
set_logic_one [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[62]/Q]
set_logic_zero [get_pins N10350_OBUF_inst_i_5/config_lut_mask_reg[63]/Q]
# instance (N10716_OBUF_inst_i_4) LUT5 configured with h'AA595959
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N10716_OBUF_inst_i_4/config_lut_mask_reg[31]/Q]
# instance (N10762_OBUF_inst_i_2) LUT5 configured with h'AA595959
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[8]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[9]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[15]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[16]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[17]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[18]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[19]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[20]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[21]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[22]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[23]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[24]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[25]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[26]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[27]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[28]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[29]/Q]
set_logic_zero [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[30]/Q]
set_logic_one [get_pins N10762_OBUF_inst_i_2/config_lut_mask_reg[31]/Q]
# instance (N10870_OBUF_inst_i_4) LUT 3 configured with h'B8
set_logic_zero [get_pins N10870_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N10870_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N10870_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N10870_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N10870_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N10870_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N10870_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N10870_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
# instance (N1110_OBUF_inst_i_1) LUT2 configured with h'B
set_logic_one [get_pins N1110_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N1110_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N1110_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1110_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
# instance (N1113_OBUF_inst_i_1) LUT 3 configured with h'DF
set_logic_one [get_pins N1113_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N1113_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N1113_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1113_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N1113_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_zero [get_pins N1113_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N1113_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N1113_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
# instance (N11334_OBUF_inst_i_4) LUT4 configured with h'9F3F
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[5]/Q]
set_logic_zero [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[6]/Q]
set_logic_zero [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[12]/Q]
set_logic_zero [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[13]/Q]
set_logic_zero [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[14]/Q]
set_logic_one [get_pins N11334_OBUF_inst_i_4/config_lut_mask_reg[15]/Q]
# instance (N1781_OBUF_inst_i_1) LUT2 configured with h'8
set_logic_zero [get_pins N1781_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N1781_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_zero [get_pins N1781_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N1781_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
# instance (N582_OBUF_inst_i_1) LUT1 configured with h'1
set_logic_one [get_pins N582_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_zero [get_pins N582_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
# instance (N881_OBUF_inst_i_1) LUT2 configured with h'E
set_logic_zero [get_pins N881_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N881_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N881_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N881_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
# instance (N882_OBUF_inst_i_1) LUT4 configured with h'7FFF
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N882_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
# instance (N883_OBUF_inst_i_1) LUT4 configured with h'7FFF
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N883_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
# instance (N885_OBUF_inst_i_1) LUT4 configured with h'7FFF
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[0]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[1]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[2]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[3]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[4]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[5]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[6]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[7]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[8]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[9]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[10]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[11]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[12]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[13]/Q]
set_logic_one [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[14]/Q]
set_logic_zero [get_pins N885_OBUF_inst_i_1/config_lut_mask_reg[15]/Q]
