

================================================================
== Vitis HLS Report for 'top'
================================================================
* Date:           Thu Oct 15 23:47:01 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PING_PONG
* Solution:       original (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.969 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|      385| 0.490 us | 3.850 us |   50|  386|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_buf2stream_fu_161  |buf2stream  |        1|       22| 10.000 ns | 0.220 us |    1|   22|   none  |
        |grp_stream2buf_fu_186  |stream2buf  |        1|       12| 10.000 ns | 0.120 us |    1|   12|   none  |
        +-----------------------+------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PING_PONG  |       48|      384|  3 ~ 24  |          -|          -|    16|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      28|     366|    -|
|Memory           |        0|     -|    1280|     100|    -|
|Multiplexer      |        -|     -|       -|    1110|    -|
|Register         |        -|     -|      19|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1327|    1626|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|   ~0   |   ~0   |    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+----+----+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------+------------+---------+----+----+-----+-----+
    |grp_buf2stream_fu_161  |buf2stream  |        0|   0|  12|  199|    0|
    |grp_stream2buf_fu_186  |stream2buf  |        0|   0|  16|  167|    0|
    +-----------------------+------------+---------+----+----+-----+-----+
    |Total                  |            |        0|   0|  28|  366|    0|
    +-----------------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |ping_0_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_1_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_2_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_3_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_4_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_5_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_6_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_7_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_8_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |ping_9_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_0_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_1_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_2_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_3_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_4_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_5_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_6_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_7_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_8_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    |pong_9_U  |ping_0  |        0|  64|   5|    0|    10|   32|     1|          320|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |        |        0|1280| 100|    0|   200|  640|    20|         6400|
    +----------+--------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_fu_238_p2                      |     +    |   0|  0|  15|           1|           5|
    |grp_fu_221_p2                    |   icmp   |   0|  0|  11|           5|           1|
    |icmp_ln47_fu_232_p2              |   icmp   |   0|  0|  11|           5|           6|
    |icmp_ln878_fu_244_p2             |   icmp   |   0|  0|  11|           5|           4|
    |ap_block_state3_on_subcall_done  |    or    |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  50|          17|          17|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  21|          4|    1|          4|
    |dst_V_0_write                      |   9|          2|    1|          2|
    |dst_V_1_write                      |   9|          2|    1|          2|
    |dst_V_2_write                      |   9|          2|    1|          2|
    |dst_V_3_write                      |   9|          2|    1|          2|
    |dst_V_4_write                      |   9|          2|    1|          2|
    |grp_buf2stream_fu_161_buffer_0_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_1_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_2_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_3_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_4_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_5_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_6_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_7_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_8_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_buffer_9_q0  |  15|          3|   32|         96|
    |grp_buf2stream_fu_161_enable       |  15|          3|    1|          3|
    |p_Val2_s_reg_150                   |   9|          2|    5|         10|
    |ping_0_address0                    |  15|          3|    4|         12|
    |ping_0_ce0                         |  15|          3|    1|          3|
    |ping_0_we0                         |   9|          2|    1|          2|
    |ping_1_address0                    |  15|          3|    4|         12|
    |ping_1_ce0                         |  15|          3|    1|          3|
    |ping_1_we0                         |   9|          2|    1|          2|
    |ping_2_address0                    |  15|          3|    4|         12|
    |ping_2_ce0                         |  15|          3|    1|          3|
    |ping_2_we0                         |   9|          2|    1|          2|
    |ping_3_address0                    |  15|          3|    4|         12|
    |ping_3_ce0                         |  15|          3|    1|          3|
    |ping_3_we0                         |   9|          2|    1|          2|
    |ping_4_address0                    |  15|          3|    4|         12|
    |ping_4_ce0                         |  15|          3|    1|          3|
    |ping_4_we0                         |   9|          2|    1|          2|
    |ping_5_address0                    |  15|          3|    4|         12|
    |ping_5_ce0                         |  15|          3|    1|          3|
    |ping_5_we0                         |   9|          2|    1|          2|
    |ping_6_address0                    |  15|          3|    4|         12|
    |ping_6_ce0                         |  15|          3|    1|          3|
    |ping_6_we0                         |   9|          2|    1|          2|
    |ping_7_address0                    |  15|          3|    4|         12|
    |ping_7_ce0                         |  15|          3|    1|          3|
    |ping_7_we0                         |   9|          2|    1|          2|
    |ping_8_address0                    |  15|          3|    4|         12|
    |ping_8_ce0                         |  15|          3|    1|          3|
    |ping_8_we0                         |   9|          2|    1|          2|
    |ping_9_address0                    |  15|          3|    4|         12|
    |ping_9_ce0                         |  15|          3|    1|          3|
    |ping_9_we0                         |   9|          2|    1|          2|
    |pong_0_address0                    |  15|          3|    4|         12|
    |pong_0_ce0                         |  15|          3|    1|          3|
    |pong_0_we0                         |   9|          2|    1|          2|
    |pong_1_address0                    |  15|          3|    4|         12|
    |pong_1_ce0                         |  15|          3|    1|          3|
    |pong_1_we0                         |   9|          2|    1|          2|
    |pong_2_address0                    |  15|          3|    4|         12|
    |pong_2_ce0                         |  15|          3|    1|          3|
    |pong_2_we0                         |   9|          2|    1|          2|
    |pong_3_address0                    |  15|          3|    4|         12|
    |pong_3_ce0                         |  15|          3|    1|          3|
    |pong_3_we0                         |   9|          2|    1|          2|
    |pong_4_address0                    |  15|          3|    4|         12|
    |pong_4_ce0                         |  15|          3|    1|          3|
    |pong_4_we0                         |   9|          2|    1|          2|
    |pong_5_address0                    |  15|          3|    4|         12|
    |pong_5_ce0                         |  15|          3|    1|          3|
    |pong_5_we0                         |   9|          2|    1|          2|
    |pong_6_address0                    |  15|          3|    4|         12|
    |pong_6_ce0                         |  15|          3|    1|          3|
    |pong_6_we0                         |   9|          2|    1|          2|
    |pong_7_address0                    |  15|          3|    4|         12|
    |pong_7_ce0                         |  15|          3|    1|          3|
    |pong_7_we0                         |   9|          2|    1|          2|
    |pong_8_address0                    |  15|          3|    4|         12|
    |pong_8_ce0                         |  15|          3|    1|          3|
    |pong_8_we0                         |   9|          2|    1|          2|
    |pong_9_address0                    |  15|          3|    4|         12|
    |pong_9_ce0                         |  15|          3|    1|          3|
    |pong_9_we0                         |   9|          2|    1|          2|
    |src_V_0_read                       |   9|          2|    1|          2|
    |src_V_1_read                       |   9|          2|    1|          2|
    |src_V_2_read                       |   9|          2|    1|          2|
    |src_V_3_read                       |   9|          2|    1|          2|
    |src_V_4_read                       |   9|          2|    1|          2|
    |src_V_5_read                       |   9|          2|    1|          2|
    |src_V_6_read                       |   9|          2|    1|          2|
    |src_V_7_read                       |   9|          2|    1|          2|
    |src_V_8_read                       |   9|          2|    1|          2|
    |src_V_9_read                       |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |1110|        229|  462|       1347|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  3|   0|    3|          0|
    |grp_buf2stream_fu_161_ap_start_reg  |  1|   0|    1|          0|
    |grp_stream2buf_fu_186_ap_start_reg  |  1|   0|    1|          0|
    |i_reg_258                           |  5|   0|    5|          0|
    |icmp_ln878_1_reg_268                |  1|   0|    1|          0|
    |icmp_ln878_2_reg_273                |  1|   0|    1|          0|
    |icmp_ln878_reg_263                  |  1|   0|    1|          0|
    |p_Val2_s_reg_150                    |  5|   0|    5|          0|
    |trunc_ln47_reg_251                  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 19|   0|   19|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      top     | return value |
|src_V_0_dout     |  in |   32|   ap_fifo  |    src_V_0   |    pointer   |
|src_V_0_empty_n  |  in |    1|   ap_fifo  |    src_V_0   |    pointer   |
|src_V_0_read     | out |    1|   ap_fifo  |    src_V_0   |    pointer   |
|src_V_1_dout     |  in |   32|   ap_fifo  |    src_V_1   |    pointer   |
|src_V_1_empty_n  |  in |    1|   ap_fifo  |    src_V_1   |    pointer   |
|src_V_1_read     | out |    1|   ap_fifo  |    src_V_1   |    pointer   |
|src_V_2_dout     |  in |   32|   ap_fifo  |    src_V_2   |    pointer   |
|src_V_2_empty_n  |  in |    1|   ap_fifo  |    src_V_2   |    pointer   |
|src_V_2_read     | out |    1|   ap_fifo  |    src_V_2   |    pointer   |
|src_V_3_dout     |  in |   32|   ap_fifo  |    src_V_3   |    pointer   |
|src_V_3_empty_n  |  in |    1|   ap_fifo  |    src_V_3   |    pointer   |
|src_V_3_read     | out |    1|   ap_fifo  |    src_V_3   |    pointer   |
|src_V_4_dout     |  in |   32|   ap_fifo  |    src_V_4   |    pointer   |
|src_V_4_empty_n  |  in |    1|   ap_fifo  |    src_V_4   |    pointer   |
|src_V_4_read     | out |    1|   ap_fifo  |    src_V_4   |    pointer   |
|src_V_5_dout     |  in |   32|   ap_fifo  |    src_V_5   |    pointer   |
|src_V_5_empty_n  |  in |    1|   ap_fifo  |    src_V_5   |    pointer   |
|src_V_5_read     | out |    1|   ap_fifo  |    src_V_5   |    pointer   |
|src_V_6_dout     |  in |   32|   ap_fifo  |    src_V_6   |    pointer   |
|src_V_6_empty_n  |  in |    1|   ap_fifo  |    src_V_6   |    pointer   |
|src_V_6_read     | out |    1|   ap_fifo  |    src_V_6   |    pointer   |
|src_V_7_dout     |  in |   32|   ap_fifo  |    src_V_7   |    pointer   |
|src_V_7_empty_n  |  in |    1|   ap_fifo  |    src_V_7   |    pointer   |
|src_V_7_read     | out |    1|   ap_fifo  |    src_V_7   |    pointer   |
|src_V_8_dout     |  in |   32|   ap_fifo  |    src_V_8   |    pointer   |
|src_V_8_empty_n  |  in |    1|   ap_fifo  |    src_V_8   |    pointer   |
|src_V_8_read     | out |    1|   ap_fifo  |    src_V_8   |    pointer   |
|src_V_9_dout     |  in |   32|   ap_fifo  |    src_V_9   |    pointer   |
|src_V_9_empty_n  |  in |    1|   ap_fifo  |    src_V_9   |    pointer   |
|src_V_9_read     | out |    1|   ap_fifo  |    src_V_9   |    pointer   |
|dst_V_0_din      | out |   32|   ap_fifo  |    dst_V_0   |    pointer   |
|dst_V_0_full_n   |  in |    1|   ap_fifo  |    dst_V_0   |    pointer   |
|dst_V_0_write    | out |    1|   ap_fifo  |    dst_V_0   |    pointer   |
|dst_V_1_din      | out |   32|   ap_fifo  |    dst_V_1   |    pointer   |
|dst_V_1_full_n   |  in |    1|   ap_fifo  |    dst_V_1   |    pointer   |
|dst_V_1_write    | out |    1|   ap_fifo  |    dst_V_1   |    pointer   |
|dst_V_2_din      | out |   32|   ap_fifo  |    dst_V_2   |    pointer   |
|dst_V_2_full_n   |  in |    1|   ap_fifo  |    dst_V_2   |    pointer   |
|dst_V_2_write    | out |    1|   ap_fifo  |    dst_V_2   |    pointer   |
|dst_V_3_din      | out |   32|   ap_fifo  |    dst_V_3   |    pointer   |
|dst_V_3_full_n   |  in |    1|   ap_fifo  |    dst_V_3   |    pointer   |
|dst_V_3_write    | out |    1|   ap_fifo  |    dst_V_3   |    pointer   |
|dst_V_4_din      | out |   32|   ap_fifo  |    dst_V_4   |    pointer   |
|dst_V_4_full_n   |  in |    1|   ap_fifo  |    dst_V_4   |    pointer   |
|dst_V_4_write    | out |    1|   ap_fifo  |    dst_V_4   |    pointer   |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_10 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_11 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_12 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_13 = specinterface i32 @_ssdm_op_SpecInterface, i32 %dst_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_14 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_15 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_16 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_17 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_18 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_19 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_20 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_21 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_22 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_23 = specinterface i32 @_ssdm_op_SpecInterface, i32 %src_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_4"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_3"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dst_V_0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_9"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_8"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_7"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_6"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_5"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_4"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_3"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_2"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_1"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %src_V_0"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 34 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.67ns)   --->   "%ping_0 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 35 'alloca' 'ping_0' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%ping_1 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 36 'alloca' 'ping_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 37 [1/1] (0.67ns)   --->   "%ping_2 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 37 'alloca' 'ping_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%ping_3 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 38 'alloca' 'ping_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 39 [1/1] (0.67ns)   --->   "%ping_4 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 39 'alloca' 'ping_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%ping_5 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 40 'alloca' 'ping_5' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 41 [1/1] (0.67ns)   --->   "%ping_6 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 41 'alloca' 'ping_6' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%ping_7 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 42 'alloca' 'ping_7' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 43 [1/1] (0.67ns)   --->   "%ping_8 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 43 'alloca' 'ping_8' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 44 [1/1] (0.67ns)   --->   "%ping_9 = alloca i64" [../srcs/ping_pong.cpp:42]   --->   Operation 44 'alloca' 'ping_9' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 45 [1/1] (0.67ns)   --->   "%pong_0 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 45 'alloca' 'pong_0' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%pong_1 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 46 'alloca' 'pong_1' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%pong_2 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 47 'alloca' 'pong_2' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%pong_3 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 48 'alloca' 'pong_3' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%pong_4 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 49 'alloca' 'pong_4' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 50 [1/1] (0.67ns)   --->   "%pong_5 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 50 'alloca' 'pong_5' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 51 [1/1] (0.67ns)   --->   "%pong_6 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 51 'alloca' 'pong_6' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 52 [1/1] (0.67ns)   --->   "%pong_7 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 52 'alloca' 'pong_7' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 53 [1/1] (0.67ns)   --->   "%pong_8 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 53 'alloca' 'pong_8' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 54 [1/1] (0.67ns)   --->   "%pong_9 = alloca i64" [../srcs/ping_pong.cpp:44]   --->   Operation 54 'alloca' 'pong_9' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 55 [1/1] (0.65ns)   --->   "%br_ln47 = br void" [../srcs/ping_pong.cpp:47]   --->   Operation 55 'br' 'br_ln47' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i5 %i, void, i5, void"   --->   Operation 56 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i5 %p_Val2_s" [../srcs/ping_pong.cpp:47]   --->   Operation 57 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.75ns)   --->   "%icmp_ln47 = icmp_eq  i5 %p_Val2_s, i5" [../srcs/ping_pong.cpp:47]   --->   Operation 58 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 59 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%i = add i5, i5 %p_Val2_s"   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void, void" [../srcs/ping_pong.cpp:47]   --->   Operation 61 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln819 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 62 'specloopname' 'specloopname_ln819' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.75ns)   --->   "%icmp_ln878 = icmp_ne  i5 %p_Val2_s, i5"   --->   Operation 63 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln47)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %trunc_ln47, void, void" [../srcs/ping_pong.cpp:49]   --->   Operation 64 'br' 'br_ln49' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (0.65ns)   --->   "%call_ln56 = call void @stream2buf, i32 %src_V_0, i32 %src_V_1, i32 %src_V_2, i32 %src_V_3, i32 %src_V_4, i32 %src_V_5, i32 %src_V_6, i32 %src_V_7, i32 %src_V_8, i32 %src_V_9, i32 %pong_0, i32 %pong_1, i32 %pong_2, i32 %pong_3, i32 %pong_4, i32 %pong_5, i32 %pong_6, i32 %pong_7, i32 %pong_8, i32 %pong_9, i1 %icmp_ln878" [../srcs/ping_pong.cpp:56]   --->   Operation 65 'call' 'call_ln56' <Predicate = (!icmp_ln47 & !trunc_ln47)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.75ns)   --->   "%icmp_ln878_1 = icmp_ne  i5 %p_Val2_s, i5"   --->   Operation 66 'icmp' 'icmp_ln878_1' <Predicate = (!icmp_ln47 & !trunc_ln47)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (0.65ns)   --->   "%call_ln57 = call void @buf2stream, i32 %ping_0, i32 %ping_1, i32 %ping_2, i32 %ping_3, i32 %ping_4, i32 %ping_5, i32 %ping_6, i32 %ping_7, i32 %ping_8, i32 %ping_9, i32 %dst_V_0, i32 %dst_V_1, i32 %dst_V_2, i32 %dst_V_3, i32 %dst_V_4, i1 %icmp_ln878_1" [../srcs/ping_pong.cpp:57]   --->   Operation 67 'call' 'call_ln57' <Predicate = (!icmp_ln47 & !trunc_ln47)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [2/2] (0.65ns)   --->   "%call_ln51 = call void @stream2buf, i32 %src_V_0, i32 %src_V_1, i32 %src_V_2, i32 %src_V_3, i32 %src_V_4, i32 %src_V_5, i32 %src_V_6, i32 %src_V_7, i32 %src_V_8, i32 %src_V_9, i32 %ping_0, i32 %ping_1, i32 %ping_2, i32 %ping_3, i32 %ping_4, i32 %ping_5, i32 %ping_6, i32 %ping_7, i32 %ping_8, i32 %ping_9, i1 %icmp_ln878" [../srcs/ping_pong.cpp:51]   --->   Operation 68 'call' 'call_ln51' <Predicate = (!icmp_ln47 & trunc_ln47)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.75ns)   --->   "%icmp_ln878_2 = icmp_ne  i5 %p_Val2_s, i5"   --->   Operation 69 'icmp' 'icmp_ln878_2' <Predicate = (!icmp_ln47 & trunc_ln47)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/2] (0.65ns)   --->   "%call_ln52 = call void @buf2stream, i32 %pong_0, i32 %pong_1, i32 %pong_2, i32 %pong_3, i32 %pong_4, i32 %pong_5, i32 %pong_6, i32 %pong_7, i32 %pong_8, i32 %pong_9, i32 %dst_V_0, i32 %dst_V_1, i32 %dst_V_2, i32 %dst_V_3, i32 %dst_V_4, i1 %icmp_ln878_2" [../srcs/ping_pong.cpp:52]   --->   Operation 70 'call' 'call_ln52' <Predicate = (!icmp_ln47 & trunc_ln47)> <Delay = 0.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [../srcs/ping_pong.cpp:60]   --->   Operation 71 'ret' 'ret_ln60' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 72 [1/2] (0.00ns)   --->   "%call_ln56 = call void @stream2buf, i32 %src_V_0, i32 %src_V_1, i32 %src_V_2, i32 %src_V_3, i32 %src_V_4, i32 %src_V_5, i32 %src_V_6, i32 %src_V_7, i32 %src_V_8, i32 %src_V_9, i32 %pong_0, i32 %pong_1, i32 %pong_2, i32 %pong_3, i32 %pong_4, i32 %pong_5, i32 %pong_6, i32 %pong_7, i32 %pong_8, i32 %pong_9, i1 %icmp_ln878" [../srcs/ping_pong.cpp:56]   --->   Operation 72 'call' 'call_ln56' <Predicate = (!trunc_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln57 = call void @buf2stream, i32 %ping_0, i32 %ping_1, i32 %ping_2, i32 %ping_3, i32 %ping_4, i32 %ping_5, i32 %ping_6, i32 %ping_7, i32 %ping_8, i32 %ping_9, i32 %dst_V_0, i32 %dst_V_1, i32 %dst_V_2, i32 %dst_V_3, i32 %dst_V_4, i1 %icmp_ln878_1" [../srcs/ping_pong.cpp:57]   --->   Operation 73 'call' 'call_ln57' <Predicate = (!trunc_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!trunc_ln47)> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln51 = call void @stream2buf, i32 %src_V_0, i32 %src_V_1, i32 %src_V_2, i32 %src_V_3, i32 %src_V_4, i32 %src_V_5, i32 %src_V_6, i32 %src_V_7, i32 %src_V_8, i32 %src_V_9, i32 %ping_0, i32 %ping_1, i32 %ping_2, i32 %ping_3, i32 %ping_4, i32 %ping_5, i32 %ping_6, i32 %ping_7, i32 %ping_8, i32 %ping_9, i1 %icmp_ln878" [../srcs/ping_pong.cpp:51]   --->   Operation 75 'call' 'call_ln51' <Predicate = (trunc_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 76 [1/2] (0.00ns)   --->   "%call_ln52 = call void @buf2stream, i32 %pong_0, i32 %pong_1, i32 %pong_2, i32 %pong_3, i32 %pong_4, i32 %pong_5, i32 %pong_6, i32 %pong_7, i32 %pong_8, i32 %pong_9, i32 %dst_V_0, i32 %dst_V_1, i32 %dst_V_2, i32 %dst_V_3, i32 %dst_V_4, i1 %icmp_ln878_2" [../srcs/ping_pong.cpp:52]   --->   Operation 76 'call' 'call_ln52' <Predicate = (trunc_ln47)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln53 = br void" [../srcs/ping_pong.cpp:53]   --->   Operation 77 'br' 'br_ln53' <Predicate = (trunc_ln47)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln47 = br void" [../srcs/ping_pong.cpp:47]   --->   Operation 78 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty              (specinterface    ) [ 0000]
empty_10           (specinterface    ) [ 0000]
empty_11           (specinterface    ) [ 0000]
empty_12           (specinterface    ) [ 0000]
empty_13           (specinterface    ) [ 0000]
empty_14           (specinterface    ) [ 0000]
empty_15           (specinterface    ) [ 0000]
empty_16           (specinterface    ) [ 0000]
empty_17           (specinterface    ) [ 0000]
empty_18           (specinterface    ) [ 0000]
empty_19           (specinterface    ) [ 0000]
empty_20           (specinterface    ) [ 0000]
empty_21           (specinterface    ) [ 0000]
empty_22           (specinterface    ) [ 0000]
empty_23           (specinterface    ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
spectopmodule_ln0  (spectopmodule    ) [ 0000]
ping_0             (alloca           ) [ 0011]
ping_1             (alloca           ) [ 0011]
ping_2             (alloca           ) [ 0011]
ping_3             (alloca           ) [ 0011]
ping_4             (alloca           ) [ 0011]
ping_5             (alloca           ) [ 0011]
ping_6             (alloca           ) [ 0011]
ping_7             (alloca           ) [ 0011]
ping_8             (alloca           ) [ 0011]
ping_9             (alloca           ) [ 0011]
pong_0             (alloca           ) [ 0011]
pong_1             (alloca           ) [ 0011]
pong_2             (alloca           ) [ 0011]
pong_3             (alloca           ) [ 0011]
pong_4             (alloca           ) [ 0011]
pong_5             (alloca           ) [ 0011]
pong_6             (alloca           ) [ 0011]
pong_7             (alloca           ) [ 0011]
pong_8             (alloca           ) [ 0011]
pong_9             (alloca           ) [ 0011]
br_ln47            (br               ) [ 0111]
p_Val2_s           (phi              ) [ 0010]
trunc_ln47         (trunc            ) [ 0011]
icmp_ln47          (icmp             ) [ 0011]
empty_24           (speclooptripcount) [ 0000]
i                  (add              ) [ 0111]
br_ln47            (br               ) [ 0000]
specloopname_ln819 (specloopname     ) [ 0000]
icmp_ln878         (icmp             ) [ 0001]
br_ln49            (br               ) [ 0000]
icmp_ln878_1       (icmp             ) [ 0001]
icmp_ln878_2       (icmp             ) [ 0001]
ret_ln60           (ret              ) [ 0000]
call_ln56          (call             ) [ 0000]
call_ln57          (call             ) [ 0000]
br_ln0             (br               ) [ 0000]
call_ln51          (call             ) [ 0000]
call_ln52          (call             ) [ 0000]
br_ln53            (br               ) [ 0000]
br_ln47            (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="src_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="src_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="src_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_V_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_V_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dst_V_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream2buf"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2stream"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="ping_0_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="ping_1_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="ping_2_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ping_3_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ping_4_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ping_5_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ping_6_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="ping_7_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="ping_8_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="ping_9_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ping_9/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pong_0_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="pong_1_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="pong_2_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="pong_3_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pong_4_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_4/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="pong_5_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="pong_6_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_6/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="pong_7_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_7/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="pong_8_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_8/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="pong_9_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pong_9/1 "/>
</bind>
</comp>

<comp id="150" class="1005" name="p_Val2_s_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Val2_s_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_buf2stream_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="170" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="11" bw="32" slack="0"/>
<pin id="174" dir="0" index="12" bw="32" slack="0"/>
<pin id="175" dir="0" index="13" bw="32" slack="0"/>
<pin id="176" dir="0" index="14" bw="32" slack="0"/>
<pin id="177" dir="0" index="15" bw="32" slack="0"/>
<pin id="178" dir="0" index="16" bw="1" slack="0"/>
<pin id="179" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/2 call_ln52/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_stream2buf_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="32" slack="0"/>
<pin id="191" dir="0" index="4" bw="32" slack="0"/>
<pin id="192" dir="0" index="5" bw="32" slack="0"/>
<pin id="193" dir="0" index="6" bw="32" slack="0"/>
<pin id="194" dir="0" index="7" bw="32" slack="0"/>
<pin id="195" dir="0" index="8" bw="32" slack="0"/>
<pin id="196" dir="0" index="9" bw="32" slack="0"/>
<pin id="197" dir="0" index="10" bw="32" slack="0"/>
<pin id="198" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="206" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="21" bw="1" slack="0"/>
<pin id="209" dir="1" index="22" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/2 call_ln51/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="5" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_1/2 icmp_ln878_2/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln47_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln47_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="0" index="1" bw="5" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln878_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="trunc_ln47_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln47 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="263" class="1005" name="icmp_ln878_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln878_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln878_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln878_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln878_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="48" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="48" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="48" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="180"><net_src comp="68" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="161" pin=11"/></net>

<net id="182"><net_src comp="22" pin="0"/><net_sink comp="161" pin=12"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="161" pin=13"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="161" pin=14"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="161" pin=15"/></net>

<net id="210"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="218"><net_src comp="14" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="219"><net_src comp="16" pin="0"/><net_sink comp="186" pin=9"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="186" pin=10"/></net>

<net id="225"><net_src comp="154" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="2"/><net_sink comp="161" pin=16"/></net>

<net id="231"><net_src comp="154" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="154" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="52" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="154" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="154" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="2"/><net_sink comp="186" pin=21"/></net>

<net id="254"><net_src comp="228" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="238" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="266"><net_src comp="244" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="186" pin=21"/></net>

<net id="271"><net_src comp="221" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="161" pin=16"/></net>

<net id="276"><net_src comp="221" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="161" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_0 | {2 3 }
	Port: dst_V_1 | {2 3 }
	Port: dst_V_2 | {2 3 }
	Port: dst_V_3 | {2 3 }
	Port: dst_V_4 | {2 3 }
 - Input state : 
	Port: top : src_V_0 | {2 3 }
	Port: top : src_V_1 | {2 3 }
	Port: top : src_V_2 | {2 3 }
	Port: top : src_V_3 | {2 3 }
	Port: top : src_V_4 | {2 3 }
	Port: top : src_V_5 | {2 3 }
	Port: top : src_V_6 | {2 3 }
	Port: top : src_V_7 | {2 3 }
	Port: top : src_V_8 | {2 3 }
	Port: top : src_V_9 | {2 3 }
  - Chain level:
	State 1
	State 2
		trunc_ln47 : 1
		icmp_ln47 : 1
		i : 1
		br_ln47 : 2
		icmp_ln878 : 1
		br_ln49 : 2
		call_ln56 : 2
		icmp_ln878_1 : 1
		call_ln57 : 2
		call_ln51 : 2
		icmp_ln878_2 : 1
		call_ln52 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   call   | grp_buf2stream_fu_161 |   6.56  |   213   |   116   |
|          | grp_stream2buf_fu_186 |  0.656  |    12   |    24   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_221      |    0    |    0    |    11   |
|   icmp   |    icmp_ln47_fu_232   |    0    |    0    |    11   |
|          |   icmp_ln878_fu_244   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|    add   |        i_fu_238       |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln47_fu_228   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |  7.216  |   225   |   188   |
|----------|-----------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|ping_0|    0   |   64   |    5   |
|ping_1|    0   |   64   |    5   |
|ping_2|    0   |   64   |    5   |
|ping_3|    0   |   64   |    5   |
|ping_4|    0   |   64   |    5   |
|ping_5|    0   |   64   |    5   |
|ping_6|    0   |   64   |    5   |
|ping_7|    0   |   64   |    5   |
|ping_8|    0   |   64   |    5   |
|ping_9|    0   |   64   |    5   |
|pong_0|    0   |   64   |    5   |
|pong_1|    0   |   64   |    5   |
|pong_2|    0   |   64   |    5   |
|pong_3|    0   |   64   |    5   |
|pong_4|    0   |   64   |    5   |
|pong_5|    0   |   64   |    5   |
|pong_6|    0   |   64   |    5   |
|pong_7|    0   |   64   |    5   |
|pong_8|    0   |   64   |    5   |
|pong_9|    0   |   64   |    5   |
+------+--------+--------+--------+
| Total|    0   |  1280  |   100  |
+------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|      i_reg_258     |    5   |
|icmp_ln878_1_reg_268|    1   |
|icmp_ln878_2_reg_273|    1   |
| icmp_ln878_reg_263 |    1   |
|  p_Val2_s_reg_150  |    5   |
| trunc_ln47_reg_251 |    1   |
+--------------------+--------+
|        Total       |   14   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_buf2stream_fu_161 |  p16 |   3  |   1  |    3   ||    15   |
| grp_stream2buf_fu_186 |  p21 |   2  |   1  |    2   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |    5   || 1.33075 ||    24   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    7   |   225  |   188  |
|   Memory  |    0   |    -   |  1280  |   100  |
|Multiplexer|    -   |    1   |    -   |   24   |
|  Register |    -   |    -   |   14   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    8   |  1519  |   312  |
+-----------+--------+--------+--------+--------+
