//
// Written by Synplify Pro 
// Product Version "N-2018.03G-Beta6"
// Program "Synplify Pro", Mapper "mapgw, Build 1086R"
// Wed Oct 24 12:14:26 2018
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\gowin\1.8\synplifypro\lib\generic\gw1n.v "
// file 1 "\c:\gowin\1.8\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\gowin\1.8\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\gowin\1.8\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\c:\fpga_led_tm1637\src\spi_master.v "
// file 6 "\c:\fpga_led_tm1637\src\led_tm1637.v "
// file 7 "\c:\fpga_led_tm1637\src\rom.v "
// file 8 "\c:\fpga_led_tm1637\src\led_tm1637_rom.v "
// file 9 "\c:\gowin\1.8\synplifypro\lib\nlconst.dat "

`timescale 100 ps/100 ps
module LED_TM1637_ROM (
  encoded_step_2,
  encoded_step_8,
  encoded_step_10,
  encoded_step_13,
  encoded_step_14,
  encoded_step_18,
  encoded_step_0,
  encoded_step_9,
  encoded_step_12,
  encoded_step_15,
  encoded_step_17,
  encoded_step_20,
  encoded_step_21,
  encoded_step_19,
  encoded_step_43,
  debug_step_id_c,
  un1_step_id_1
)
;
output encoded_step_2 ;
output encoded_step_8 ;
output encoded_step_10 ;
output encoded_step_13 ;
output encoded_step_14 ;
output encoded_step_18 ;
output encoded_step_0 ;
output encoded_step_9 ;
output encoded_step_12 ;
output encoded_step_15 ;
output encoded_step_17 ;
output encoded_step_20 ;
output encoded_step_21 ;
output encoded_step_19 ;
output encoded_step_43 ;
input [6:1] debug_step_id_c ;
input un1_step_id_1 ;
wire encoded_step_2 ;
wire encoded_step_8 ;
wire encoded_step_10 ;
wire encoded_step_13 ;
wire encoded_step_14 ;
wire encoded_step_18 ;
wire encoded_step_0 ;
wire encoded_step_9 ;
wire encoded_step_12 ;
wire encoded_step_15 ;
wire encoded_step_17 ;
wire encoded_step_20 ;
wire encoded_step_21 ;
wire encoded_step_19 ;
wire encoded_step_43 ;
wire un1_step_id_1 ;
wire [15:2] dout_1_i_o2;
wire [2:0] dout_1_i_o2_0;
wire [21:2] dout_1_i_1;
wire [8:8] dout_1_i_o2_1;
wire [14:0] dout_1_i_0;
wire [0:0] dout_1_i_2;
wire [15:15] dout_1_i_a2;
wire N_1134_i ;
wire N_1084_1 ;
wire GND ;
wire VCC ;
// @8:31
  LUT4 \dout_1_0[2]  (
	.I0(dout_1_i_o2[2]),
	.I1(dout_1_i_o2_0[2]),
	.I2(N_1134_i),
	.I3(dout_1_i_1[2]),
	.F(encoded_step_2)
);
defparam \dout_1_0[2] .INIT=16'h0010;
// @8:31
  LUT4 \dout_1_0[8]  (
	.I0(dout_1_i_o2[8]),
	.I1(dout_1_i_o2[9]),
	.I2(dout_1_i_o2_1[8]),
	.I3(debug_step_id_c[3]),
	.F(encoded_step_8)
);
defparam \dout_1_0[8] .INIT=16'h0111;
// @8:31
  LUT4 \dout_1_0[10]  (
	.I0(dout_1_i_o2[12]),
	.I1(dout_1_i_o2[9]),
	.I2(debug_step_id_c[2]),
	.I3(dout_1_i_0[9]),
	.F(encoded_step_10)
);
defparam \dout_1_0[10] .INIT=16'h0023;
// @8:31
  LUT4 \dout_1_0[13]  (
	.I0(dout_1_i_o2[12]),
	.I1(dout_1_i_o2[15]),
	.I2(debug_step_id_c[2]),
	.I3(debug_step_id_c[3]),
	.F(encoded_step_13)
);
defparam \dout_1_0[13] .INIT=16'h0100;
// @8:31
  LUT3 \dout_1_0[14]  (
	.I0(N_1084_1),
	.I1(dout_1_i_0[14]),
	.I2(dout_1_i_1[14]),
	.F(encoded_step_14)
);
defparam \dout_1_0[14] .INIT=8'h01;
// @8:31
  LUT4 \dout_1_0[18]  (
	.I0(N_1084_1),
	.I1(debug_step_id_c[1]),
	.I2(debug_step_id_c[4]),
	.I3(un1_step_id_1),
	.F(encoded_step_18)
);
defparam \dout_1_0[18] .INIT=16'h0444;
// @8:31
  LUT4 \dout_1_0[0]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[4]),
	.I2(dout_1_i_2[0]),
	.I3(un1_step_id_1),
	.F(encoded_step_0)
);
defparam \dout_1_0[0] .INIT=16'h060A;
// @8:31
  LUT2 \dout_1_0[9]  (
	.I0(dout_1_i_o2[9]),
	.I1(dout_1_i_0[9]),
	.F(encoded_step_9)
);
defparam \dout_1_0[9] .INIT=4'h1;
// @8:31
  LUT3 \dout_1_0[12]  (
	.I0(dout_1_i_o2[12]),
	.I1(dout_1_i_o2[15]),
	.I2(debug_step_id_c[3]),
	.F(encoded_step_12)
);
defparam \dout_1_0[12] .INIT=8'h10;
// @8:31
  LUT4 \dout_1_0[15]  (
	.I0(dout_1_i_o2_0[0]),
	.I1(dout_1_i_o2[15]),
	.I2(dout_1_i_a2[15]),
	.I3(debug_step_id_c[3]),
	.F(encoded_step_15)
);
defparam \dout_1_0[15] .INIT=16'h0103;
// @8:31
  LUT3 \dout_1_0[17]  (
	.I0(dout_1_i_o2[2]),
	.I1(dout_1_i_o2_0[2]),
	.I2(un1_step_id_1),
	.F(encoded_step_17)
);
defparam \dout_1_0[17] .INIT=8'h10;
// @8:31
  LUT2 \dout_1_0[20]  (
	.I0(dout_1_i_o2[15]),
	.I1(debug_step_id_c[3]),
	.F(encoded_step_20)
);
defparam \dout_1_0[20] .INIT=4'h4;
// @8:31
  LUT4 \dout_1_0[21]  (
	.I0(debug_step_id_c[4]),
	.I1(debug_step_id_c[5]),
	.I2(debug_step_id_c[6]),
	.I3(dout_1_i_1[21]),
	.F(encoded_step_21)
);
defparam \dout_1_0[21] .INIT=16'h0002;
// @8:31
  LUT2 \dout_1_i_1_cZ[14]  (
	.I0(dout_1_i_o2_0[2]),
	.I1(debug_step_id_c[5]),
	.F(N_1084_1)
);
defparam \dout_1_i_1_cZ[14] .INIT=4'hE;
// @8:31
  LUT2 \dout_1_0_a2[19]  (
	.I0(dout_1_i_o2[15]),
	.I1(debug_step_id_c[2]),
	.F(encoded_step_19)
);
defparam \dout_1_0_a2[19] .INIT=4'h4;
// @8:31
  LUT3 \dout_1_i_o2_cZ[9]  (
	.I0(dout_1_i_o2[2]),
	.I1(debug_step_id_c[2]),
	.I2(debug_step_id_c[3]),
	.F(dout_1_i_o2[9])
);
defparam \dout_1_i_o2_cZ[9] .INIT=8'hAE;
// @8:31
  LUT3 \dout_1_i_o2_1_cZ[8]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(un1_step_id_1),
	.F(dout_1_i_o2_1[8])
);
defparam \dout_1_i_o2_1_cZ[8] .INIT=8'h25;
// @8:31
  LUT4 \dout_1_0_a2[43]  (
	.I0(dout_1_i_o2_0[0]),
	.I1(dout_1_i_o2[15]),
	.I2(debug_step_id_c[2]),
	.I3(debug_step_id_c[3]),
	.F(encoded_step_43)
);
defparam \dout_1_0_a2[43] .INIT=16'h0001;
// @8:31
  LUT4 \dout_1_i_2_cZ[0]  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[4]),
	.I2(dout_1_i_0[0]),
	.I3(un1_step_id_1),
	.F(dout_1_i_2[0])
);
defparam \dout_1_i_2_cZ[0] .INIT=16'hFAF9;
// @8:31
  LUT4 \dout_1_i_0_cZ[9]  (
	.I0(dout_1_i_o2[8]),
	.I1(dout_1_i_o2_0[0]),
	.I2(debug_step_id_c[2]),
	.I3(debug_step_id_c[3]),
	.F(dout_1_i_0[9])
);
defparam \dout_1_i_0_cZ[9] .INIT=16'hABAA;
// @8:31
  LUT4 \dout_1_i_1_cZ[2]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(debug_step_id_c[3]),
	.I3(debug_step_id_c[4]),
	.F(dout_1_i_1[2])
);
defparam \dout_1_i_1_cZ[2] .INIT=16'h0809;
// @8:31
  LUT4 \dout_1_i_0_cZ[14]  (
	.I0(dout_1_i_o2_0[0]),
	.I1(debug_step_id_c[1]),
	.I2(debug_step_id_c[2]),
	.I3(debug_step_id_c[3]),
	.F(dout_1_i_0[14])
);
defparam \dout_1_i_0_cZ[14] .INIT=16'h5C0C;
// @8:31
  LUT4 \dout_1_i_1_0[14]  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[3]),
	.I2(debug_step_id_c[4]),
	.I3(un1_step_id_1),
	.F(dout_1_i_1[14])
);
defparam \dout_1_i_1_0[14] .INIT=16'h4501;
// @8:31
  LUT3 \dout_1_i_a2_cZ[15]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(un1_step_id_1),
	.F(dout_1_i_a2[15])
);
defparam \dout_1_i_a2_cZ[15] .INIT=8'h4C;
// @8:31
  LUT3 \dout_1_i_o2_cZ[8]  (
	.I0(debug_step_id_c[3]),
	.I1(debug_step_id_c[4]),
	.I2(debug_step_id_c[6]),
	.F(dout_1_i_o2[8])
);
defparam \dout_1_i_o2_cZ[8] .INIT=8'hF8;
// @8:31
  LUT3 \dout_1_i_o2_cZ[2]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[4]),
	.I2(debug_step_id_c[5]),
	.F(dout_1_i_o2[2])
);
defparam \dout_1_i_o2_cZ[2] .INIT=8'hF8;
// @8:31
  LUT2 \dout_1_i_o2_cZ[12]  (
	.I0(debug_step_id_c[1]),
	.I1(un1_step_id_1),
	.F(dout_1_i_o2[12])
);
defparam \dout_1_i_o2_cZ[12] .INIT=4'h9;
// @8:31
  LUT3 \dout_1_i_o2_cZ[15]  (
	.I0(debug_step_id_c[4]),
	.I1(debug_step_id_c[5]),
	.I2(debug_step_id_c[6]),
	.F(dout_1_i_o2[15])
);
defparam \dout_1_i_o2_cZ[15] .INIT=8'hFE;
// @8:31
  LUT3 \dout_1_i_x2[2]  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[3]),
	.I2(un1_step_id_1),
	.F(N_1134_i)
);
defparam \dout_1_i_x2[2] .INIT=8'h2D;
// @8:31
  LUT4 \dout_1_i_1_cZ[21]  (
	.I0(debug_step_id_c[1]),
	.I1(debug_step_id_c[2]),
	.I2(debug_step_id_c[3]),
	.I3(un1_step_id_1),
	.F(dout_1_i_1[21])
);
defparam \dout_1_i_1_cZ[21] .INIT=16'hFEFC;
// @8:31
  LUT3 \dout_1_i_0_cZ[0]  (
	.I0(debug_step_id_c[3]),
	.I1(debug_step_id_c[5]),
	.I2(debug_step_id_c[6]),
	.F(dout_1_i_0[0])
);
defparam \dout_1_i_0_cZ[0] .INIT=8'hFE;
// @8:31
  LUT2 \dout_1_i_o2_0_cZ[0]  (
	.I0(debug_step_id_c[1]),
	.I1(un1_step_id_1),
	.F(dout_1_i_o2_0[0])
);
defparam \dout_1_i_o2_0_cZ[0] .INIT=4'hE;
// @8:31
  LUT4 \dout_1_i_o2_0_cZ[2]  (
	.I0(debug_step_id_c[2]),
	.I1(debug_step_id_c[3]),
	.I2(debug_step_id_c[4]),
	.I3(debug_step_id_c[6]),
	.F(dout_1_i_o2_0[2])
);
defparam \dout_1_i_o2_0_cZ[2] .INIT=16'hFFE0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* LED_TM1637_ROM */

module spi_master_1s_3s_1s_8s_8s_0s_0_1 (
  tx_data,
  wr_spi_0,
  debug_waiting_for_spi_0,
  debug_step_id_c,
  switches_c,
  elapsed_time_11,
  internal_state_machine_0,
  cnt_spi,
  _sck_i_0,
  clk_spi,
  N_121_i,
  i10_i,
  N_13_0_i_1z,
  N_120_i,
  un1_step_id_1,
  i23_i,
  i15_i,
  i32_i,
  N_12_0_i_1z,
  i37_i,
  un2_elapsed_time_cry_1_0_SUM,
  un2_elapsed_time_cry_2_0_SUM,
  un2_elapsed_time_cry_3_0_SUM,
  un2_elapsed_time_cry_4_0_SUM,
  un2_elapsed_time_cry_5_0_SUM,
  un2_elapsed_time_cry_6_0_SUM,
  un2_elapsed_time_cry_7_0_SUM,
  un2_elapsed_time_cry_8_0_SUM,
  un2_elapsed_time_cry_9_0_SUM,
  un2_elapsed_time_cry_12_0_SUM,
  un2_elapsed_time_cry_13_0_SUM,
  un2_elapsed_time_cry_14_0_SUM,
  un2_elapsed_time_cry_15_0_SUM,
  un2_elapsed_time_cry_16_0_SUM,
  un2_elapsed_time_cry_17_0_SUM,
  un2_elapsed_time_cry_18_0_SUM,
  debug_waiting_for_step_time5,
  un2_elapsed_time_cry_19_0_SUM,
  N_119,
  N_11_0_i_1z,
  N_87_i,
  N_69_0_i,
  N_49_i,
  N_33_0_i,
  rst_n_c
)
;
input [7:0] tx_data ;
input wr_spi_0 ;
input debug_waiting_for_spi_0 ;
input [3:1] debug_step_id_c ;
input [3:0] switches_c ;
output [19:1] elapsed_time_11 ;
input internal_state_machine_0 ;
input [3:0] cnt_spi ;
output _sck_i_0 ;
input clk_spi ;
output N_121_i ;
input i10_i ;
output N_13_0_i_1z ;
output N_120_i ;
input un1_step_id_1 ;
output i23_i ;
input i15_i ;
input i32_i ;
output N_12_0_i_1z ;
input i37_i ;
input un2_elapsed_time_cry_1_0_SUM ;
input un2_elapsed_time_cry_2_0_SUM ;
input un2_elapsed_time_cry_3_0_SUM ;
input un2_elapsed_time_cry_4_0_SUM ;
input un2_elapsed_time_cry_5_0_SUM ;
input un2_elapsed_time_cry_6_0_SUM ;
input un2_elapsed_time_cry_7_0_SUM ;
input un2_elapsed_time_cry_8_0_SUM ;
input un2_elapsed_time_cry_9_0_SUM ;
input un2_elapsed_time_cry_12_0_SUM ;
input un2_elapsed_time_cry_13_0_SUM ;
input un2_elapsed_time_cry_14_0_SUM ;
input un2_elapsed_time_cry_15_0_SUM ;
input un2_elapsed_time_cry_16_0_SUM ;
input un2_elapsed_time_cry_17_0_SUM ;
input un2_elapsed_time_cry_18_0_SUM ;
input debug_waiting_for_step_time5 ;
input un2_elapsed_time_cry_19_0_SUM ;
output N_119 ;
output N_11_0_i_1z ;
output N_87_i ;
output N_69_0_i ;
output N_49_i ;
output N_33_0_i ;
input rst_n_c ;
wire wr_spi_0 ;
wire debug_waiting_for_spi_0 ;
wire internal_state_machine_0 ;
wire _sck_i_0 ;
wire clk_spi ;
wire N_121_i ;
wire i10_i ;
wire N_13_0_i_1z ;
wire N_120_i ;
wire un1_step_id_1 ;
wire i23_i ;
wire i15_i ;
wire i32_i ;
wire N_12_0_i_1z ;
wire i37_i ;
wire un2_elapsed_time_cry_1_0_SUM ;
wire un2_elapsed_time_cry_2_0_SUM ;
wire un2_elapsed_time_cry_3_0_SUM ;
wire un2_elapsed_time_cry_4_0_SUM ;
wire un2_elapsed_time_cry_5_0_SUM ;
wire un2_elapsed_time_cry_6_0_SUM ;
wire un2_elapsed_time_cry_7_0_SUM ;
wire un2_elapsed_time_cry_8_0_SUM ;
wire un2_elapsed_time_cry_9_0_SUM ;
wire un2_elapsed_time_cry_12_0_SUM ;
wire un2_elapsed_time_cry_13_0_SUM ;
wire un2_elapsed_time_cry_14_0_SUM ;
wire un2_elapsed_time_cry_15_0_SUM ;
wire un2_elapsed_time_cry_16_0_SUM ;
wire un2_elapsed_time_cry_17_0_SUM ;
wire un2_elapsed_time_cry_18_0_SUM ;
wire debug_waiting_for_step_time5 ;
wire un2_elapsed_time_cry_19_0_SUM ;
wire N_119 ;
wire N_11_0_i_1z ;
wire N_87_i ;
wire N_69_0_i ;
wire N_49_i ;
wire N_33_0_i ;
wire rst_n_c ;
wire [0:0] _sck_RNIHA1J_0;
wire [3:3] debug_RNIVVFL;
wire [3:3] _rx_buffer_RNI75AQ;
wire [0:0] _sck_RNIHA1J;
wire [2:2] debug_RNITTFL;
wire [2:2] _tx_buffer_RNI86AQ;
wire [0:0] _mosi_RNIPTRM_0;
wire [1:1] debug_RNIRRFL;
wire [1:1] _tx_buffer_RNI64AQ;
wire [0:0] _mosi_RNIPTRM;
wire [0:0] debug_RNIPPFL;
wire [0:0] _rx_buffer_RNI42AQ;
wire [4:0] _sck;
wire [0:0] _state;
wire [0:0] _state_i;
wire [4:0] _sck_6;
wire [7:0] _shift_reg_tx;
wire [0:0] un1_tx_completed_3_i;
wire [0:0] _rx_buffer_en;
wire [3:0] _shift_reg_rx;
wire [3:0] _rx_buffer_ldmx;
wire [0:0] _rx_buffer_en_5;
wire [0:0] _rx_buffer_en_6;
wire [7:0] _prescaler_cnt;
wire [7:4] _tx_buffer;
wire [7:4] _shift_reg_tx_7;
wire [0:0] _rx_buffer_occupied;
wire [0:0] debug_waiting_for_tx_data;
wire [0:0] tx_error;
wire [0:0] _tx_buffer_occupied;
wire [0:0] _tx_buffer_sent;
wire [0:0] debug_waiting_for_prescaler;
wire [6:0] _prescaler_cnt_cry_0_RNO;
wire [7:7] _prescaler_cnt_qxu;
wire [7:0] _prescaler_cnt_s;
wire [6:0] _prescaler_cnt_cry;
wire [7:7] _prescaler_cnt_s_0_COUT;
wire N_57_0 ;
wire N_63_0 ;
wire N_64_0 ;
wire N_74_0 ;
wire N_80_0 ;
wire N_81_0 ;
wire N_90_0 ;
wire N_96_1 ;
wire N_97_1 ;
wire N_105 ;
wire N_110 ;
wire N_111 ;
wire m62_bm ;
wire m79_bm ;
wire m95_bm ;
wire m109_bm ;
wire N_85_i ;
wire N_85_i_i ;
wire N_269 ;
wire N_269_i ;
wire N_15_0 ;
wire un1__sck_axbxc4 ;
wire un1__sck_c2 ;
wire un1__sck_axbxc1 ;
wire un1__sck_axbxc2 ;
wire N_116_0 ;
wire un1__sck_axbxc3 ;
wire N_168_mux ;
wire N_163_mux ;
wire N_72_0 ;
wire N_167_mux ;
wire N_170_mux ;
wire N_115_0 ;
wire N_14_0 ;
wire N_97_0 ;
wire N_98_0 ;
wire _mosi_2_sqmuxa ;
wire N_69 ;
wire N_108_0_i ;
wire i40_i ;
wire i35_i ;
wire i30_i ;
wire i26_i ;
wire debug_1_sqmuxa ;
wire debug_bit_num_1_sqmuxa ;
wire N_166_mux ;
wire m10_0 ;
wire N_172_mux ;
wire N_70_0 ;
wire debug_waiting_for_tx_data_RNI6AR11 ;
wire N_95 ;
wire m52_e ;
wire N_107_0_i ;
wire i38_i ;
wire i39_i ;
wire i17_i ;
wire i33_i ;
wire i34_i ;
wire i18_i ;
wire i28_i ;
wire i29_i ;
wire i19_i ;
wire i24_i ;
wire i25_i ;
wire _tx_buffer_1_sqmuxa ;
wire _tx_buffer_sent_1_sqmuxa ;
wire i58_i ;
wire N_35_0 ;
wire i59_i ;
wire N_32_1 ;
wire i57_i ;
wire N_38_0 ;
wire i56_i ;
wire N_41_0 ;
wire N_160_mux ;
wire _rx_buffer_occupied_1_sqmuxa ;
wire VCC ;
wire GND ;
wire N_1207 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_2 ;
wire N_1 ;
wire N_3 ;
  MUX2_LUT6 \debug_RNI8HD84[3]  (
	.I0(N_57_0),
	.I1(N_63_0),
	.S0(switches_c[2]),
	.O(N_64_0)
);
  MUX2_LUT6 \debug_RNI5ED84[2]  (
	.I0(N_74_0),
	.I1(N_80_0),
	.S0(switches_c[2]),
	.O(N_81_0)
);
  MUX2_LUT6 \debug_RNI7R7C4[1]  (
	.I0(N_90_0),
	.I1(N_96_1),
	.S0(switches_c[2]),
	.O(N_97_1)
);
  MUX2_LUT6 \debug_RNI1L7C4[0]  (
	.I0(N_105),
	.I1(N_110),
	.S0(switches_c[2]),
	.O(N_111)
);
  MUX2_LUT5 \debug_RNI8T9K1[3]  (
	.I0(_sck_RNIHA1J_0[0]),
	.I1(debug_RNIVVFL[3]),
	.S0(switches_c[1]),
	.O(N_57_0)
);
  MUX2_LUT5 \_rx_buffer_RNI70B82[3]  (
	.I0(_rx_buffer_RNI75AQ[3]),
	.I1(m62_bm),
	.S0(switches_c[1]),
	.O(N_63_0)
);
  MUX2_LUT5 \debug_RNI6R9K1[2]  (
	.I0(_sck_RNIHA1J[0]),
	.I1(debug_RNITTFL[2]),
	.S0(switches_c[1]),
	.O(N_74_0)
);
  MUX2_LUT5 \_tx_buffer_RNI6VA82[2]  (
	.I0(_tx_buffer_RNI86AQ[2]),
	.I1(m79_bm),
	.S0(switches_c[1]),
	.O(N_80_0)
);
  MUX2_LUT5 \debug_RNICC4O1[1]  (
	.I0(_mosi_RNIPTRM_0[0]),
	.I1(debug_RNIRRFL[1]),
	.S0(switches_c[1]),
	.O(N_90_0)
);
  MUX2_LUT5 \_tx_buffer_RNI2RA82[1]  (
	.I0(_tx_buffer_RNI64AQ[1]),
	.I1(m95_bm),
	.S0(switches_c[1]),
	.O(N_96_1)
);
  MUX2_LUT5 \debug_RNIAA4O1[0]  (
	.I0(_mosi_RNIPTRM[0]),
	.I1(debug_RNIPPFL[0]),
	.S0(switches_c[1]),
	.O(N_105)
);
  MUX2_LUT5 \_rx_buffer_RNIUMA82[0]  (
	.I0(_rx_buffer_RNI42AQ[0]),
	.I1(m109_bm),
	.S0(switches_c[1]),
	.O(N_110)
);
  INV \_sck_RNIIHC5[0]  (
	.I(_sck[0]),
	.O(_sck_i_0)
);
  INV \_state_RNIIVQ7[0]  (
	.I(_state[0]),
	.O(_state_i[0])
);
  INV \_tx_buffer_occupied_RNIGB6Q_0[0]  (
	.I(N_85_i),
	.O(N_85_i_i)
);
  INV debug_waiting_for_prescaler_RNO (
	.I(N_269),
	.O(N_269_i)
);
// @5:200
  LUT4 \_sck_6_cZ[4]  (
	.I0(N_15_0),
	.I1(N_269),
	.I2(un1__sck_axbxc4),
	.I3(_state[0]),
	.F(_sck_6[4])
);
defparam \_sck_6_cZ[4] .INIT=16'h70F0;
// @5:260
  LUT4 un1__sck_axbxc4_cZ (
	.I0(_sck[2]),
	.I1(_sck[3]),
	.I2(_sck[4]),
	.I3(un1__sck_c2),
	.F(un1__sck_axbxc4)
);
defparam un1__sck_axbxc4_cZ.INIT=16'h78F0;
// @5:200
  LUT4 \_sck_6_cZ[0]  (
	.I0(N_15_0),
	.I1(N_269),
	.I2(_sck[0]),
	.I3(_state[0]),
	.F(_sck_6[0])
);
defparam \_sck_6_cZ[0] .INIT=16'h34F0;
// @5:200
  LUT4 \_sck_6_cZ[1]  (
	.I0(N_15_0),
	.I1(N_269),
	.I2(un1__sck_axbxc1),
	.I3(_state[0]),
	.F(_sck_6[1])
);
defparam \_sck_6_cZ[1] .INIT=16'h70F0;
// @5:200
  LUT4 \_sck_6_cZ[2]  (
	.I0(N_15_0),
	.I1(N_269),
	.I2(un1__sck_axbxc2),
	.I3(_state[0]),
	.F(_sck_6[2])
);
defparam \_sck_6_cZ[2] .INIT=16'h70F0;
  LUT4 \_state_RNO[0]  (
	.I0(N_15_0),
	.I1(N_269),
	.I2(N_85_i),
	.I3(_state[0]),
	.F(N_116_0)
);
defparam \_state_RNO[0] .INIT=16'h88F0;
// @5:260
  LUT3 un1__sck_axbxc3_cZ (
	.I0(_sck[2]),
	.I1(_sck[3]),
	.I2(un1__sck_c2),
	.F(un1__sck_axbxc3)
);
defparam un1__sck_axbxc3_cZ.INIT=8'h6C;
  LUT4 debug_waiting_for_prescaler_RNINJNE6 (
	.I0(N_111),
	.I1(N_168_mux),
	.I2(rst_n_c),
	.I3(switches_c[0]),
	.F(N_33_0_i)
);
defparam debug_waiting_for_prescaler_RNINJNE6.INIT=16'hAFCF;
  LUT4 debug_waiting_for_tx_data_RNI0LQT6 (
	.I0(N_97_1),
	.I1(N_163_mux),
	.I2(rst_n_c),
	.I3(switches_c[0]),
	.F(N_49_i)
);
defparam debug_waiting_for_tx_data_RNI0LQT6.INIT=16'hAFCF;
  LUT4 \_rx_buffer_occupied_RNI3PAN6[0]  (
	.I0(N_72_0),
	.I1(N_81_0),
	.I2(rst_n_c),
	.I3(switches_c[0]),
	.F(N_69_0_i)
);
defparam \_rx_buffer_occupied_RNI3PAN6[0] .INIT=16'hCFAF;
  LUT4 \_tx_buffer_occupied_RNIL9K27[0]  (
	.I0(N_64_0),
	.I1(N_167_mux),
	.I2(rst_n_c),
	.I3(switches_c[0]),
	.F(N_87_i)
);
defparam \_tx_buffer_occupied_RNIL9K27[0] .INIT=16'hAFCF;
  LUT4 \_mosi_RNO_0[0]  (
	.I0(N_170_mux),
	.I1(N_269),
	.I2(N_85_i),
	.I3(_state[0]),
	.F(N_115_0)
);
defparam \_mosi_RNO_0[0] .INIT=16'h88F0;
  LUT3 \_mosi_RNO[0]  (
	.I0(N_14_0),
	.I1(_shift_reg_tx[0]),
	.I2(_state[0]),
	.F(N_97_0)
);
defparam \_mosi_RNO[0] .INIT=8'hE0;
// @5:260
  LUT2 un1__sck_axbxc2_cZ (
	.I0(_sck[2]),
	.I1(un1__sck_c2),
	.F(un1__sck_axbxc2)
);
defparam un1__sck_axbxc2_cZ.INIT=4'h6;
// @5:169
  LUT4 un1__prescaler_cnt_1_RNI50G91 (
	.I0(N_269),
	.I1(N_85_i),
	.I2(_sck[0]),
	.I3(_state[0]),
	.F(un1_tx_completed_3_i[0])
);
defparam un1__prescaler_cnt_1_RNI50G91.INIT=16'hA0CC;
  LUT3 \debug_RNO[2]  (
	.I0(N_14_0),
	.I1(_sck[0]),
	.I2(_state[0]),
	.F(N_98_0)
);
defparam \debug_RNO[2] .INIT=8'hE0;
  LUT3 \debug_RNO[3]  (
	.I0(N_14_0),
	.I1(_sck[0]),
	.I2(_state[0]),
	.F(_mosi_2_sqmuxa)
);
defparam \debug_RNO[3] .INIT=8'h10;
  LUT2 \debug_RNO[0]  (
	.I0(N_15_0),
	.I1(_state[0]),
	.F(N_69)
);
defparam \debug_RNO[0] .INIT=4'h8;
// @5:260
  LUT4 un1__sck_axbxc1_cZ (
	.I0(N_269),
	.I1(_sck[0]),
	.I2(_sck[1]),
	.I3(_state[0]),
	.F(un1__sck_axbxc1)
);
defparam un1__sck_axbxc1_cZ.INIT=16'h78F0;
// @5:260
  LUT4 un1__sck_ac0_1 (
	.I0(N_269),
	.I1(_sck[0]),
	.I2(_sck[1]),
	.I3(_state[0]),
	.F(un1__sck_c2)
);
defparam un1__sck_ac0_1.INIT=16'h8000;
// @5:169
  LUT3 un1__prescaler_cnt_1_RNIJE341 (
	.I0(N_269),
	.I1(N_85_i),
	.I2(_state[0]),
	.F(N_108_0_i)
);
defparam un1__prescaler_cnt_1_RNIJE341.INIT=8'hAC;
  LUT2 \_sck_RNI2MHV2[0]  (
	.I0(N_14_0),
	.I1(_sck[0]),
	.F(N_15_0)
);
defparam \_sck_RNI2MHV2[0] .INIT=4'h2;
// @5:169
  LUT3 \_rx_buffer_ldmx_cZ[3]  (
	.I0(_rx_buffer_en[0]),
	.I1(i40_i),
	.I2(_shift_reg_rx[3]),
	.F(_rx_buffer_ldmx[3])
);
defparam \_rx_buffer_ldmx_cZ[3] .INIT=8'hE4;
// @5:169
  LUT3 \_rx_buffer_ldmx_cZ[2]  (
	.I0(_rx_buffer_en[0]),
	.I1(i35_i),
	.I2(_shift_reg_rx[2]),
	.F(_rx_buffer_ldmx[2])
);
defparam \_rx_buffer_ldmx_cZ[2] .INIT=8'hE4;
// @5:169
  LUT3 \_rx_buffer_ldmx_cZ[1]  (
	.I0(_rx_buffer_en[0]),
	.I1(i30_i),
	.I2(_shift_reg_rx[1]),
	.F(_rx_buffer_ldmx[1])
);
defparam \_rx_buffer_ldmx_cZ[1] .INIT=8'hE4;
// @5:169
  LUT3 \_rx_buffer_ldmx_cZ[0]  (
	.I0(_rx_buffer_en[0]),
	.I1(i26_i),
	.I2(_shift_reg_rx[0]),
	.F(_rx_buffer_ldmx[0])
);
defparam \_rx_buffer_ldmx_cZ[0] .INIT=8'hE4;
  LUT3 un1__prescaler_cnt_1_RNILK9F (
	.I0(N_269),
	.I1(_sck[0]),
	.I2(_state[0]),
	.F(debug_1_sqmuxa)
);
defparam un1__prescaler_cnt_1_RNILK9F.INIT=8'h80;
  LUT3 un1__prescaler_cnt_1_RNILK9F_0 (
	.I0(N_269),
	.I1(_sck[0]),
	.I2(_state[0]),
	.F(debug_bit_num_1_sqmuxa)
);
defparam un1__prescaler_cnt_1_RNILK9F_0.INIT=8'h20;
  LUT4 \_sck_RNIG45Q2[2]  (
	.I0(N_166_mux),
	.I1(N_85_i),
	.I2(_sck[2]),
	.I3(m10_0),
	.F(N_14_0)
);
defparam \_sck_RNIG45Q2[2] .INIT=16'hACA0;
  LUT4 \_mosi_RNO_1[0]  (
	.I0(N_85_i),
	.I1(_sck[0]),
	.I2(_sck[2]),
	.I3(m10_0),
	.F(N_170_mux)
);
defparam \_mosi_RNO_1[0] .INIT=16'h3133;
  LUT4 \debug_RNO[1]  (
	.I0(N_166_mux),
	.I1(_sck[0]),
	.I2(_sck[2]),
	.I3(_state[0]),
	.F(N_172_mux)
);
defparam \debug_RNO[1] .INIT=16'h20FF;
// @6:189
  LUT4 N_11_0_i (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.I2(cnt_spi[2]),
	.I3(cnt_spi[3]),
	.F(N_11_0_i_1z)
);
defparam N_11_0_i.INIT=16'h7F80;
  LUT3 \_rx_buffer_occupied_RNIS1NM1[0]  (
	.I0(N_70_0),
	.I1(switches_c[1]),
	.I2(switches_c[2]),
	.F(N_72_0)
);
defparam \_rx_buffer_occupied_RNIS1NM1[0] .INIT=8'h8C;
  LUT3 debug_waiting_for_tx_data_RNINGCP1 (
	.I0(debug_waiting_for_tx_data_RNI6AR11),
	.I1(switches_c[1]),
	.I2(switches_c[2]),
	.F(N_163_mux)
);
defparam debug_waiting_for_tx_data_RNINGCP1.INIT=8'hB0;
  LUT2 un1__prescaler_cnt_1_RNI33T9 (
	.I0(N_269),
	.I1(_state[0]),
	.F(N_95)
);
defparam un1__prescaler_cnt_1_RNI33T9.INIT=4'h4;
// @6:242
  LUT4 \elapsed_time_11_cZ[19]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_19_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[19])
);
defparam \elapsed_time_11_cZ[19] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[18]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_18_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[18])
);
defparam \elapsed_time_11_cZ[18] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[17]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_17_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[17])
);
defparam \elapsed_time_11_cZ[17] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[16]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_16_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[16])
);
defparam \elapsed_time_11_cZ[16] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[15]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_15_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[15])
);
defparam \elapsed_time_11_cZ[15] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[14]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_14_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[14])
);
defparam \elapsed_time_11_cZ[14] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[13]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_13_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[13])
);
defparam \elapsed_time_11_cZ[13] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[12]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_12_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[12])
);
defparam \elapsed_time_11_cZ[12] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[9]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_9_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[9])
);
defparam \elapsed_time_11_cZ[9] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[8]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_8_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[8])
);
defparam \elapsed_time_11_cZ[8] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[7]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_7_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[7])
);
defparam \elapsed_time_11_cZ[7] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[6]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_6_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[6])
);
defparam \elapsed_time_11_cZ[6] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[5]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_5_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[5])
);
defparam \elapsed_time_11_cZ[5] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[4]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_4_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[4])
);
defparam \elapsed_time_11_cZ[4] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[3]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_3_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[3])
);
defparam \elapsed_time_11_cZ[3] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[2]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_2_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[2])
);
defparam \elapsed_time_11_cZ[2] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[1]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_1_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine_0),
	.F(elapsed_time_11[1])
);
defparam \elapsed_time_11_cZ[1] .INIT=16'hC4C0;
// @5:169
  LUT4 \_rx_buffer_en_cZ[0]  (
	.I0(_rx_buffer_en_5[0]),
	.I1(_rx_buffer_en_6[0]),
	.I2(_sck[0]),
	.I3(_state[0]),
	.F(_rx_buffer_en[0])
);
defparam \_rx_buffer_en_cZ[0] .INIT=16'h0800;
  LUT4 \_tx_buffer_occupied_RNIBF022[0]  (
	.I0(m52_e),
	.I1(i37_i),
	.I2(N_85_i),
	.I3(switches_c[3]),
	.F(N_167_mux)
);
defparam \_tx_buffer_occupied_RNIBF022[0] .INIT=16'h22A0;
// @5:169
  LUT2 \_state_RNI2B121[0]  (
	.I0(N_85_i),
	.I1(_state[0]),
	.F(N_107_0_i)
);
defparam \_state_RNI2B121[0] .INIT=4'hE;
// @6:189
  LUT3 N_12_0_i (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.I2(cnt_spi[2]),
	.F(N_12_0_i_1z)
);
defparam N_12_0_i.INIT=8'h78;
  LUT3 \_sck_RNIHA1J_0_cZ[0]  (
	.I0(i32_i),
	.I1(_sck[0]),
	.I2(switches_c[3]),
	.F(_sck_RNIHA1J_0[0])
);
defparam \_sck_RNIHA1J_0_cZ[0] .INIT=8'h5C;
  LUT3 \debug_RNIVVFL_cZ[3]  (
	.I0(i38_i),
	.I1(i39_i),
	.I2(switches_c[3]),
	.F(debug_RNIVVFL[3])
);
defparam \debug_RNIVVFL_cZ[3] .INIT=8'h53;
  LUT3 \_rx_buffer_RNI75AQ_cZ[3]  (
	.I0(i17_i),
	.I1(i40_i),
	.I2(switches_c[3]),
	.F(_rx_buffer_RNI75AQ[3])
);
defparam \_rx_buffer_RNI75AQ_cZ[3] .INIT=8'h53;
  LUT3 m62_bm_cZ (
	.I0(cnt_spi[3]),
	.I1(debug_step_id_c[3]),
	.I2(switches_c[3]),
	.F(m62_bm)
);
defparam m62_bm_cZ.INIT=8'h53;
  LUT3 \_sck_RNIHA1J_cZ[0]  (
	.I0(i32_i),
	.I1(_sck[0]),
	.I2(switches_c[3]),
	.F(_sck_RNIHA1J[0])
);
defparam \_sck_RNIHA1J_cZ[0] .INIT=8'hA3;
  LUT3 \debug_RNITTFL_cZ[2]  (
	.I0(i33_i),
	.I1(i34_i),
	.I2(switches_c[3]),
	.F(debug_RNITTFL[2])
);
defparam \debug_RNITTFL_cZ[2] .INIT=8'h53;
  LUT3 \_tx_buffer_RNI86AQ_cZ[2]  (
	.I0(i18_i),
	.I1(i35_i),
	.I2(switches_c[3]),
	.F(_tx_buffer_RNI86AQ[2])
);
defparam \_tx_buffer_RNI86AQ_cZ[2] .INIT=8'h53;
  LUT3 m79_bm_cZ (
	.I0(cnt_spi[2]),
	.I1(debug_step_id_c[2]),
	.I2(switches_c[3]),
	.F(m79_bm)
);
defparam m79_bm_cZ.INIT=8'h53;
  LUT3 \_mosi_RNIPTRM_0_cZ[0]  (
	.I0(i15_i),
	.I1(i23_i),
	.I2(switches_c[3]),
	.F(_mosi_RNIPTRM_0[0])
);
defparam \_mosi_RNIPTRM_0_cZ[0] .INIT=8'h53;
  LUT3 \debug_RNIRRFL_cZ[1]  (
	.I0(i28_i),
	.I1(i29_i),
	.I2(switches_c[3]),
	.F(debug_RNIRRFL[1])
);
defparam \debug_RNIRRFL_cZ[1] .INIT=8'h53;
  LUT3 \_tx_buffer_RNI64AQ_cZ[1]  (
	.I0(i19_i),
	.I1(i30_i),
	.I2(switches_c[3]),
	.F(_tx_buffer_RNI64AQ[1])
);
defparam \_tx_buffer_RNI64AQ_cZ[1] .INIT=8'h53;
  LUT3 m95_bm_cZ (
	.I0(cnt_spi[1]),
	.I1(debug_step_id_c[1]),
	.I2(switches_c[3]),
	.F(m95_bm)
);
defparam m95_bm_cZ.INIT=8'h53;
  LUT3 \_mosi_RNIPTRM_cZ[0]  (
	.I0(i15_i),
	.I1(i23_i),
	.I2(switches_c[3]),
	.F(_mosi_RNIPTRM[0])
);
defparam \_mosi_RNIPTRM_cZ[0] .INIT=8'hAC;
  LUT3 \debug_RNIPPFL_cZ[0]  (
	.I0(i24_i),
	.I1(i25_i),
	.I2(switches_c[3]),
	.F(debug_RNIPPFL[0])
);
defparam \debug_RNIPPFL_cZ[0] .INIT=8'h53;
  LUT3 \_rx_buffer_RNI42AQ_cZ[0]  (
	.I0(i17_i),
	.I1(i26_i),
	.I2(switches_c[3]),
	.F(_rx_buffer_RNI42AQ[0])
);
defparam \_rx_buffer_RNI42AQ_cZ[0] .INIT=8'h53;
  LUT3 m109_bm_cZ (
	.I0(cnt_spi[0]),
	.I1(switches_c[3]),
	.I2(un1_step_id_1),
	.F(m109_bm)
);
defparam m109_bm_cZ.INIT=8'h47;
  LUT2 \_rx_buffer_occupied_RNI0OJF[0]  (
	.I0(N_119),
	.I1(internal_state_machine_0),
	.F(N_120_i)
);
defparam \_rx_buffer_occupied_RNI0OJF[0] .INIT=4'hB;
// @5:250
  LUT2 un1__prescaler_cnt_1 (
	.I0(_rx_buffer_en_5[0]),
	.I1(_rx_buffer_en_6[0]),
	.F(N_269)
);
defparam un1__prescaler_cnt_1.INIT=4'h8;
// @6:189
  LUT2 N_13_0_i (
	.I0(cnt_spi[0]),
	.I1(cnt_spi[1]),
	.F(N_13_0_i_1z)
);
defparam N_13_0_i.INIT=4'h6;
  LUT2 \_tx_buffer_occupied_RNI62401[0]  (
	.I0(i15_i),
	.I1(N_85_i),
	.F(_tx_buffer_1_sqmuxa)
);
defparam \_tx_buffer_occupied_RNI62401[0] .INIT=4'h1;
  LUT2 \_tx_buffer_sent_RNO[0]  (
	.I0(N_85_i),
	.I1(_state[0]),
	.F(_tx_buffer_sent_1_sqmuxa)
);
defparam \_tx_buffer_sent_RNO[0] .INIT=4'h2;
  LUT4 \_prescaler_cnt_RNIUKP01[0]  (
	.I0(_prescaler_cnt[0]),
	.I1(_prescaler_cnt[1]),
	.I2(_prescaler_cnt[2]),
	.I3(_prescaler_cnt[3]),
	.F(_rx_buffer_en_6[0])
);
defparam \_prescaler_cnt_RNIUKP01[0] .INIT=16'h0002;
  LUT4 \_prescaler_cnt_RNIE5Q01[4]  (
	.I0(_prescaler_cnt[4]),
	.I1(_prescaler_cnt[5]),
	.I2(_prescaler_cnt[6]),
	.I3(_prescaler_cnt[7]),
	.F(_rx_buffer_en_5[0])
);
defparam \_prescaler_cnt_RNIE5Q01[4] .INIT=16'h0001;
// @5:200
  LUT3 \_shift_reg_tx_7_cZ[4]  (
	.I0(_shift_reg_tx[5]),
	.I1(_state[0]),
	.I2(_tx_buffer[4]),
	.F(_shift_reg_tx_7[4])
);
defparam \_shift_reg_tx_7_cZ[4] .INIT=8'hB8;
// @5:200
  LUT3 \_shift_reg_tx_7_cZ[5]  (
	.I0(_shift_reg_tx[6]),
	.I1(_state[0]),
	.I2(_tx_buffer[5]),
	.F(_shift_reg_tx_7[5])
);
defparam \_shift_reg_tx_7_cZ[5] .INIT=8'hB8;
// @5:200
  LUT3 \_shift_reg_tx_7_cZ[6]  (
	.I0(_shift_reg_tx[7]),
	.I1(_state[0]),
	.I2(_tx_buffer[6]),
	.F(_shift_reg_tx_7[6])
);
defparam \_shift_reg_tx_7_cZ[6] .INIT=8'hB8;
  LUT3 \_shift_reg_tx_RNO[1]  (
	.I0(i19_i),
	.I1(i58_i),
	.I2(_state[0]),
	.F(N_35_0)
);
defparam \_shift_reg_tx_RNO[1] .INIT=8'hCA;
  LUT3 \_rx_buffer_occupied_RNIBR5V[0]  (
	.I0(debug_waiting_for_spi_0),
	.I1(_rx_buffer_occupied[0]),
	.I2(switches_c[3]),
	.F(N_70_0)
);
defparam \_rx_buffer_occupied_RNIBR5V[0] .INIT=8'h53;
  LUT3 debug_waiting_for_tx_data_RNI6AR11_cZ (
	.I0(debug_waiting_for_tx_data[0]),
	.I1(switches_c[3]),
	.I2(tx_error[0]),
	.F(debug_waiting_for_tx_data_RNI6AR11)
);
defparam debug_waiting_for_tx_data_RNI6AR11_cZ.INIT=8'h47;
  LUT3 \_shift_reg_tx_RNO[0]  (
	.I0(i17_i),
	.I1(i59_i),
	.I2(_state[0]),
	.F(N_32_1)
);
defparam \_shift_reg_tx_RNO[0] .INIT=8'hCA;
  LUT3 \_shift_reg_tx_RNO[2]  (
	.I0(i18_i),
	.I1(i57_i),
	.I2(_state[0]),
	.F(N_38_0)
);
defparam \_shift_reg_tx_RNO[2] .INIT=8'hCA;
  LUT3 \_shift_reg_tx_RNO[3]  (
	.I0(i17_i),
	.I1(i56_i),
	.I2(_state[0]),
	.F(N_41_0)
);
defparam \_shift_reg_tx_RNO[3] .INIT=8'hCA;
// @5:200
  LUT2 \_shift_reg_tx_7_cZ[7]  (
	.I0(_state[0]),
	.I1(_tx_buffer[7]),
	.F(_shift_reg_tx_7[7])
);
defparam \_shift_reg_tx_7_cZ[7] .INIT=4'h4;
  LUT2 m52_e_cZ (
	.I0(switches_c[1]),
	.I1(switches_c[2]),
	.F(m52_e)
);
defparam m52_e_cZ.INIT=4'h8;
// @6:97
  LUT2 \_tx_buffer_occupied_RNIGB6Q[0]  (
	.I0(_tx_buffer_occupied[0]),
	.I1(_tx_buffer_sent[0]),
	.F(N_85_i)
);
defparam \_tx_buffer_occupied_RNIGB6Q[0] .INIT=4'h6;
  LUT2 \_sck_RNIBAPA[4]  (
	.I0(_sck[3]),
	.I1(_sck[4]),
	.F(N_160_mux)
);
defparam \_sck_RNIBAPA[4] .INIT=4'h4;
  LUT2 \_rx_buffer_occupied_RNI7I5E[0]  (
	.I0(i10_i),
	.I1(_rx_buffer_occupied[0]),
	.F(N_119)
);
defparam \_rx_buffer_occupied_RNI7I5E[0] .INIT=4'h2;
  LUT4 \_rx_buffer_occupied_RNO[0]  (
	.I0(N_15_0),
	.I1(N_269),
	.I2(_rx_buffer_occupied[0]),
	.I3(_state[0]),
	.F(_rx_buffer_occupied_1_sqmuxa)
);
defparam \_rx_buffer_occupied_RNO[0] .INIT=16'h0800;
  LUT4 debug_waiting_for_prescaler_RNIKL9A1 (
	.I0(debug_waiting_for_prescaler[0]),
	.I1(switches_c[1]),
	.I2(switches_c[2]),
	.I3(switches_c[3]),
	.F(N_168_mux)
);
defparam debug_waiting_for_prescaler_RNIKL9A1.INIT=16'h7F00;
  LUT4 \_tx_buffer_occupied_RNIE8CA1[0]  (
	.I0(N_160_mux),
	.I1(_sck[1]),
	.I2(_tx_buffer_occupied[0]),
	.I3(_tx_buffer_sent[0]),
	.F(N_166_mux)
);
defparam \_tx_buffer_occupied_RNIE8CA1[0] .INIT=16'h2002;
  LUT3 \_sck_RNIUS5G[4]  (
	.I0(_sck[1]),
	.I1(_sck[3]),
	.I2(_sck[4]),
	.F(m10_0)
);
defparam \_sck_RNIUS5G[4] .INIT=8'h20;
// @6:189
  LUT4 \_rx_buffer_occupied_RNI1NAI[0]  (
	.I0(debug_waiting_for_step_time5),
	.I1(i10_i),
	.I2(internal_state_machine_0),
	.I3(_rx_buffer_occupied[0]),
	.F(N_121_i)
);
defparam \_rx_buffer_occupied_RNI1NAI[0] .INIT=16'hFABA;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[0]  (
	.I0(N_95),
	.I1(_prescaler_cnt[0]),
	.F(_prescaler_cnt_cry_0_RNO[0])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[0] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[1]  (
	.I0(N_95),
	.I1(_prescaler_cnt[1]),
	.F(_prescaler_cnt_cry_0_RNO[1])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[1] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[2]  (
	.I0(N_95),
	.I1(_prescaler_cnt[2]),
	.F(_prescaler_cnt_cry_0_RNO[2])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[2] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[3]  (
	.I0(N_95),
	.I1(_prescaler_cnt[3]),
	.F(_prescaler_cnt_cry_0_RNO[3])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[3] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[4]  (
	.I0(N_95),
	.I1(_prescaler_cnt[4]),
	.F(_prescaler_cnt_cry_0_RNO[4])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[4] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[5]  (
	.I0(N_95),
	.I1(_prescaler_cnt[5]),
	.F(_prescaler_cnt_cry_0_RNO[5])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[5] .INIT=4'h8;
  LUT2 \_prescaler_cnt_cry_0_RNO_cZ[6]  (
	.I0(N_95),
	.I1(_prescaler_cnt[6]),
	.F(_prescaler_cnt_cry_0_RNO[6])
);
defparam \_prescaler_cnt_cry_0_RNO_cZ[6] .INIT=4'h8;
// @5:169
  LUT2 \_prescaler_cnt_qxu_cZ[7]  (
	.I0(N_95),
	.I1(_prescaler_cnt[7]),
	.F(_prescaler_cnt_qxu[7])
);
defparam \_prescaler_cnt_qxu_cZ[7] .INIT=4'h8;
// @5:169
  DFFCE \_prescaler_cnt_Z[7]  (
	.Q(_prescaler_cnt[7]),
	.D(_prescaler_cnt_s[7]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_107_0_i)
);
// @5:169
  DFFCE \_prescaler_cnt_Z[6]  (
	.Q(_prescaler_cnt[6]),
	.D(_prescaler_cnt_s[6]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_107_0_i)
);
// @5:169
  DFFCE \_prescaler_cnt_Z[5]  (
	.Q(_prescaler_cnt[5]),
	.D(_prescaler_cnt_s[5]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_107_0_i)
);
// @5:169
  DFFCE \_prescaler_cnt_Z[4]  (
	.Q(_prescaler_cnt[4]),
	.D(_prescaler_cnt_s[4]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_107_0_i)
);
// @5:169
  DFFCE \_prescaler_cnt_Z[3]  (
	.Q(_prescaler_cnt[3]),
	.D(_prescaler_cnt_s[3]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_107_0_i)
);
// @5:169
  DFFCE \_prescaler_cnt_Z[2]  (
	.Q(_prescaler_cnt[2]),
	.D(_prescaler_cnt_s[2]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_107_0_i)
);
// @5:169
  DFFCE \_prescaler_cnt_Z[1]  (
	.Q(_prescaler_cnt[1]),
	.D(_prescaler_cnt_s[1]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_107_0_i)
);
// @5:169
  DFFCE \_prescaler_cnt_Z[0]  (
	.Q(_prescaler_cnt[0]),
	.D(_prescaler_cnt_s[0]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_107_0_i)
);
// @5:169
  DFFC \_sck_Z[4]  (
	.Q(_sck[4]),
	.D(_sck_6[4]),
	.CLK(clk_spi),
	.CLEAR(i15_i)
);
// @5:169
  DFFC \_sck_Z[3]  (
	.Q(_sck[3]),
	.D(un1__sck_axbxc3),
	.CLK(clk_spi),
	.CLEAR(i15_i)
);
// @5:169
  DFFC \_sck_Z[2]  (
	.Q(_sck[2]),
	.D(_sck_6[2]),
	.CLK(clk_spi),
	.CLEAR(i15_i)
);
// @5:169
  DFFC \_sck_Z[1]  (
	.Q(_sck[1]),
	.D(_sck_6[1]),
	.CLK(clk_spi),
	.CLEAR(i15_i)
);
// @5:169
  DFFC \_sck_Z[0]  (
	.Q(_sck[0]),
	.D(_sck_6[0]),
	.CLK(clk_spi),
	.CLEAR(i15_i)
);
// @5:169
  DFFCE debug_waiting_for_tx_data_Z (
	.Q(debug_waiting_for_tx_data[0]),
	.D(N_85_i_i),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(_state_i[0])
);
// @5:66
  DFFCE tx_error_Z (
	.Q(tx_error[0]),
	.D(VCC),
	.CLK(wr_spi_0),
	.CLEAR(i15_i),
	.CE(N_85_i)
);
// @5:66
  DFFE \_tx_buffer_Z[7]  (
	.Q(_tx_buffer[7]),
	.D(tx_data[7]),
	.CLK(wr_spi_0),
	.CE(_tx_buffer_1_sqmuxa)
);
// @5:66
  DFFE \_tx_buffer_Z[6]  (
	.Q(_tx_buffer[6]),
	.D(tx_data[6]),
	.CLK(wr_spi_0),
	.CE(_tx_buffer_1_sqmuxa)
);
// @5:66
  DFFE \_tx_buffer_Z[5]  (
	.Q(_tx_buffer[5]),
	.D(tx_data[5]),
	.CLK(wr_spi_0),
	.CE(_tx_buffer_1_sqmuxa)
);
// @5:66
  DFFE \_tx_buffer_Z[4]  (
	.Q(_tx_buffer[4]),
	.D(tx_data[4]),
	.CLK(wr_spi_0),
	.CE(_tx_buffer_1_sqmuxa)
);
// @5:66
  DFFE \_tx_buffer_Z[2]  (
	.Q(i18_i),
	.D(tx_data[2]),
	.CLK(wr_spi_0),
	.CE(_tx_buffer_1_sqmuxa)
);
// @5:66
  DFFE \_tx_buffer_Z[1]  (
	.Q(i19_i),
	.D(tx_data[1]),
	.CLK(wr_spi_0),
	.CE(_tx_buffer_1_sqmuxa)
);
// @5:66
  DFFE \_tx_buffer_Z[0]  (
	.Q(i17_i),
	.D(tx_data[0]),
	.CLK(wr_spi_0),
	.CE(_tx_buffer_1_sqmuxa)
);
// @5:169
  DFFCE \_tx_buffer_sent_Z[0]  (
	.Q(_tx_buffer_sent[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(_tx_buffer_sent_1_sqmuxa)
);
// @5:66
  DFFCE \_tx_buffer_occupied_Z[0]  (
	.Q(_tx_buffer_occupied[0]),
	.D(VCC),
	.CLK(wr_spi_0),
	.CLEAR(i15_i),
	.CE(N_85_i_i)
);
// @5:169
  DFFCE \_shift_reg_rx_Z[3]  (
	.Q(_shift_reg_rx[3]),
	.D(_shift_reg_rx[2]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(debug_1_sqmuxa)
);
// @5:169
  DFFCE \_shift_reg_rx_Z[2]  (
	.Q(_shift_reg_rx[2]),
	.D(_shift_reg_rx[1]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(debug_1_sqmuxa)
);
// @5:169
  DFFCE \_shift_reg_rx_Z[1]  (
	.Q(_shift_reg_rx[1]),
	.D(_shift_reg_rx[0]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(debug_1_sqmuxa)
);
// @5:169
  DFFCE \_shift_reg_rx_Z[0]  (
	.Q(_shift_reg_rx[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(debug_1_sqmuxa)
);
// @5:169
  DFFCE \_shift_reg_tx_Z[7]  (
	.Q(_shift_reg_tx[7]),
	.D(_shift_reg_tx_7[7]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(un1_tx_completed_3_i[0])
);
// @5:169
  DFFCE \_shift_reg_tx_Z[6]  (
	.Q(_shift_reg_tx[6]),
	.D(_shift_reg_tx_7[6]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(un1_tx_completed_3_i[0])
);
// @5:169
  DFFCE \_shift_reg_tx_Z[5]  (
	.Q(_shift_reg_tx[5]),
	.D(_shift_reg_tx_7[5]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(un1_tx_completed_3_i[0])
);
// @5:169
  DFFCE \_shift_reg_tx_Z[4]  (
	.Q(i56_i),
	.D(_shift_reg_tx_7[4]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(un1_tx_completed_3_i[0])
);
// @5:169
  DFFCE \_shift_reg_tx_Z[3]  (
	.Q(i57_i),
	.D(N_41_0),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(un1_tx_completed_3_i[0])
);
// @5:169
  DFFCE \_shift_reg_tx_Z[2]  (
	.Q(i58_i),
	.D(N_38_0),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(un1_tx_completed_3_i[0])
);
// @5:169
  DFFCE \_shift_reg_tx_Z[1]  (
	.Q(i59_i),
	.D(N_35_0),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(un1_tx_completed_3_i[0])
);
// @5:169
  DFFCE \_shift_reg_tx_Z[0]  (
	.Q(_shift_reg_tx[0]),
	.D(N_32_1),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(un1_tx_completed_3_i[0])
);
// @5:169
  DFFCE \_rx_buffer_occupied_Z[0]  (
	.Q(_rx_buffer_occupied[0]),
	.D(VCC),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(_rx_buffer_occupied_1_sqmuxa)
);
// @5:169
  DFFCE \_rx_buffer_Z[3]  (
	.Q(i40_i),
	.D(_rx_buffer_ldmx[3]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_14_0)
);
// @5:169
  DFFCE \_rx_buffer_Z[2]  (
	.Q(i35_i),
	.D(_rx_buffer_ldmx[2]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_14_0)
);
// @5:169
  DFFCE \_rx_buffer_Z[1]  (
	.Q(i30_i),
	.D(_rx_buffer_ldmx[1]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_14_0)
);
// @5:169
  DFFCE \_rx_buffer_Z[0]  (
	.Q(i26_i),
	.D(_rx_buffer_ldmx[0]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_14_0)
);
// @5:169
  DFFCE \_state_Z[0]  (
	.Q(_state[0]),
	.D(_state_i[0]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_116_0)
);
// @5:169
  DFFCE debug_waiting_for_prescaler_Z (
	.Q(debug_waiting_for_prescaler[0]),
	.D(N_269_i),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(_state[0])
);
// @5:169
  DFFPE \_mosi_Z[0]  (
	.Q(i23_i),
	.D(N_97_0),
	.CLK(clk_spi),
	.PRESET(i15_i),
	.CE(N_115_0)
);
// @5:169
  DFFCE \debug_bit_num_Z[3]  (
	.Q(i39_i),
	.D(_sck[4]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(debug_bit_num_1_sqmuxa)
);
// @5:169
  DFFCE \debug_bit_num_Z[2]  (
	.Q(i34_i),
	.D(_sck[3]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(debug_bit_num_1_sqmuxa)
);
// @5:169
  DFFCE \debug_bit_num_Z[1]  (
	.Q(i29_i),
	.D(_sck[2]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(debug_bit_num_1_sqmuxa)
);
// @5:169
  DFFCE \debug_bit_num_Z[0]  (
	.Q(i25_i),
	.D(_sck[1]),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(debug_bit_num_1_sqmuxa)
);
// @5:169
  DFFCE \debug_Z[3]  (
	.Q(i38_i),
	.D(_mosi_2_sqmuxa),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_108_0_i)
);
// @5:169
  DFFCE \debug_Z[2]  (
	.Q(i33_i),
	.D(N_98_0),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_108_0_i)
);
// @5:169
  DFFCE \debug_Z[1]  (
	.Q(i28_i),
	.D(N_172_mux),
	.CLK(clk_spi),
	.CLEAR(i15_i),
	.CE(N_108_0_i)
);
// @5:169
  DFFPE \debug_Z[0]  (
	.Q(i24_i),
	.D(N_69),
	.CLK(clk_spi),
	.PRESET(i15_i),
	.CE(N_108_0_i)
);
// @5:169
  ALU \_prescaler_cnt_s_0[7]  (
	.CIN(_prescaler_cnt_cry[6]),
	.I0(_prescaler_cnt_qxu[7]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_s_0_COUT[7]),
	.SUM(_prescaler_cnt_s[7])
);
defparam \_prescaler_cnt_s_0[7] .ALU_MODE=0;
// @5:169
  ALU \_prescaler_cnt_cry_0[6]  (
	.CIN(_prescaler_cnt_cry[5]),
	.I0(_prescaler_cnt_cry_0_RNO[6]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[6]),
	.SUM(_prescaler_cnt_s[6])
);
defparam \_prescaler_cnt_cry_0[6] .ALU_MODE=0;
// @5:169
  ALU \_prescaler_cnt_cry_0[5]  (
	.CIN(_prescaler_cnt_cry[4]),
	.I0(_prescaler_cnt_cry_0_RNO[5]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[5]),
	.SUM(_prescaler_cnt_s[5])
);
defparam \_prescaler_cnt_cry_0[5] .ALU_MODE=0;
// @5:169
  ALU \_prescaler_cnt_cry_0[4]  (
	.CIN(_prescaler_cnt_cry[3]),
	.I0(_prescaler_cnt_cry_0_RNO[4]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[4]),
	.SUM(_prescaler_cnt_s[4])
);
defparam \_prescaler_cnt_cry_0[4] .ALU_MODE=0;
// @5:169
  ALU \_prescaler_cnt_cry_0[3]  (
	.CIN(_prescaler_cnt_cry[2]),
	.I0(_prescaler_cnt_cry_0_RNO[3]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[3]),
	.SUM(_prescaler_cnt_s[3])
);
defparam \_prescaler_cnt_cry_0[3] .ALU_MODE=0;
// @5:169
  ALU \_prescaler_cnt_cry_0[2]  (
	.CIN(_prescaler_cnt_cry[1]),
	.I0(_prescaler_cnt_cry_0_RNO[2]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[2]),
	.SUM(_prescaler_cnt_s[2])
);
defparam \_prescaler_cnt_cry_0[2] .ALU_MODE=0;
// @5:169
  ALU \_prescaler_cnt_cry_0[1]  (
	.CIN(_prescaler_cnt_cry[0]),
	.I0(_prescaler_cnt_cry_0_RNO[1]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[1]),
	.SUM(_prescaler_cnt_s[1])
);
defparam \_prescaler_cnt_cry_0[1] .ALU_MODE=0;
// @5:169
  ALU \_prescaler_cnt_cry_0[0]  (
	.CIN(N_95),
	.I0(_prescaler_cnt_cry_0_RNO[0]),
	.I1(GND),
	.I3(GND),
	.COUT(_prescaler_cnt_cry[0]),
	.SUM(_prescaler_cnt_s[0])
);
defparam \_prescaler_cnt_cry_0[0] .ALU_MODE=0;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* spi_master_1s_3s_1s_8s_8s_0s_0_1 */

module demo (
  clk_50M,
  rst_n,
  tm1637_clk,
  tm1637_dio,
  tm1637_clk_drain,
  tm1637_dio_drain,
  tm1637_vcc,
  led,
  switches,
  debug_step_id
)
;
input clk_50M ;
input rst_n ;
output tm1637_clk ;
output tm1637_dio ;
output tm1637_clk_drain /* synthesis syn_tristate = 1 */ ;
output tm1637_dio_drain /* synthesis syn_tristate = 1 */ ;
output tm1637_vcc ;
output [3:0] led ;
input [3:0] switches ;
output [6:0] debug_step_id ;
wire clk_50M ;
wire rst_n ;
wire tm1637_clk ;
wire tm1637_dio ;
wire tm1637_clk_drain ;
wire tm1637_dio_drain ;
wire tm1637_vcc ;
wire [0:0] wr_spi;
wire [7:0] tx_data;
wire [0:0] internal_state_machine;
wire [3:0] cnt_spi;
wire [0:0] debug_waiting_for_spi;
wire [24:0] cnt;
wire [27:0] elapsed_time;
wire [24:6] cnt_3;
wire [27:0] elapsed_time_11;
wire [3:0] switches_c;
wire [6:1] debug_step_id_c;
wire [0:0] debug_waiting_for_spice;
wire [0:0] \spi0._sck_i ;
wire [0:0] cnt_spi_i;
wire [43:0] encoded_step;
wire i23_i ;
wire VCC ;
wire un1_step_id_1_cry_0_0_SUM ;
wire un1_step_id_1_cry_1_0_SUM ;
wire un1_step_id_1_cry_2_0_SUM ;
wire un1_step_id_1_cry_3_0_0_SUM ;
wire un1_step_id_1_cry_4_0_0_SUM ;
wire un1_step_id_1_cry_5_0_0_SUM ;
wire un1_step_id_1_s_6_0_SUM ;
wire clk_spi ;
wire i15_i ;
wire GND ;
wire i10_i ;
wire debug_waiting_for_step_time5 ;
wire i37_i ;
wire un1_cntlt15 ;
wire un1_cntlt14 ;
wire debug_waiting_for_step_time5_cry_1 ;
wire debug_waiting_for_step_time5_cry_2 ;
wire debug_waiting_for_step_time5_cry_3 ;
wire debug_waiting_for_step_time5_cry_4 ;
wire debug_waiting_for_step_time5_cry_5 ;
wire debug_waiting_for_step_time5_cry_6 ;
wire debug_waiting_for_step_time5_cry_7 ;
wire debug_waiting_for_step_time5_cry_8 ;
wire debug_waiting_for_step_time5_cry_9 ;
wire debug_waiting_for_step_time5_cry_10 ;
wire debug_waiting_for_step_time5_cry_11 ;
wire debug_waiting_for_step_time5_cry_12 ;
wire debug_waiting_for_step_time5_cry_13 ;
wire debug_waiting_for_step_time5_cry_14 ;
wire debug_waiting_for_step_time5_cry_15 ;
wire debug_waiting_for_step_time5_cry_16 ;
wire debug_waiting_for_step_time5_cry_17 ;
wire debug_waiting_for_step_time5_cry_18 ;
wire debug_waiting_for_step_time5_cry_19 ;
wire debug_waiting_for_step_time5_cry_20 ;
wire debug_waiting_for_step_time5_cry_21 ;
wire debug_waiting_for_step_time5_cry_22 ;
wire debug_waiting_for_step_time5_cry_23 ;
wire debug_waiting_for_step_time5_cry_24 ;
wire debug_waiting_for_step_time5_cry_25 ;
wire debug_waiting_for_step_time5_cry_26 ;
wire clk_50M_c ;
wire rst_n_c ;
wire un1_step_id_1 ;
wire N_119 ;
wire un2_elapsed_time_cry_1_0_SUM ;
wire un2_elapsed_time_cry_2_0_SUM ;
wire un2_elapsed_time_cry_3_0_SUM ;
wire un2_elapsed_time_cry_4_0_SUM ;
wire un2_elapsed_time_cry_5_0_SUM ;
wire un2_elapsed_time_cry_6_0_SUM ;
wire un2_elapsed_time_cry_7_0_SUM ;
wire un2_elapsed_time_cry_8_0_SUM ;
wire un2_elapsed_time_cry_9_0_SUM ;
wire un2_elapsed_time_cry_10_0_SUM ;
wire un2_elapsed_time_cry_11_0_SUM ;
wire un2_elapsed_time_cry_12_0_SUM ;
wire un2_elapsed_time_cry_13_0_SUM ;
wire un2_elapsed_time_cry_14_0_SUM ;
wire un2_elapsed_time_cry_15_0_SUM ;
wire un2_elapsed_time_cry_16_0_SUM ;
wire un2_elapsed_time_cry_17_0_SUM ;
wire un2_elapsed_time_cry_18_0_SUM ;
wire un2_elapsed_time_cry_19_0_SUM ;
wire un2_elapsed_time_cry_20_0_SUM ;
wire un2_elapsed_time_cry_21_0_SUM ;
wire un2_elapsed_time_cry_22_0_SUM ;
wire un2_elapsed_time_cry_23_0_SUM ;
wire un2_elapsed_time_cry_24_0_SUM ;
wire un2_elapsed_time_cry_25_0_SUM ;
wire un2_elapsed_time_cry_26_0_SUM ;
wire un2_elapsed_time_s_27_0_SUM ;
wire un2_elapsed_time_cry_0 ;
wire un2_elapsed_time_cry_1 ;
wire un2_elapsed_time_cry_2 ;
wire un2_elapsed_time_cry_3 ;
wire un2_elapsed_time_cry_4 ;
wire un2_elapsed_time_cry_5 ;
wire un2_elapsed_time_cry_6 ;
wire un2_elapsed_time_cry_7 ;
wire un2_elapsed_time_cry_8 ;
wire un2_elapsed_time_cry_9 ;
wire un2_elapsed_time_cry_10 ;
wire un2_elapsed_time_cry_11 ;
wire un2_elapsed_time_cry_12 ;
wire un2_elapsed_time_cry_13 ;
wire un2_elapsed_time_cry_14 ;
wire un2_elapsed_time_cry_15 ;
wire un2_elapsed_time_cry_16 ;
wire un2_elapsed_time_cry_17 ;
wire un2_elapsed_time_cry_18 ;
wire un2_elapsed_time_cry_19 ;
wire un2_elapsed_time_cry_20 ;
wire un2_elapsed_time_cry_21 ;
wire un2_elapsed_time_cry_22 ;
wire un2_elapsed_time_cry_23 ;
wire un2_elapsed_time_cry_24 ;
wire un2_elapsed_time_cry_25 ;
wire un2_elapsed_time_cry_26 ;
wire un1_step_id_1_cry_0 ;
wire un1_step_id_1_cry_1 ;
wire un1_step_id_1_cry_2 ;
wire un1_step_id_1_cry_3 ;
wire un1_step_id_1_cry_4 ;
wire un1_step_id_1_cry_5 ;
wire un3_cnt_cry_0_0_SUM ;
wire un3_cnt_cry_1_0_SUM ;
wire un3_cnt_cry_2_0_SUM ;
wire un3_cnt_cry_3_0_SUM ;
wire un3_cnt_cry_4_0_SUM ;
wire un3_cnt_cry_5_0_SUM ;
wire un3_cnt_cry_6_0_SUM ;
wire un3_cnt_cry_7_0_SUM ;
wire un3_cnt_cry_8_0_SUM ;
wire un3_cnt_cry_9_0_SUM ;
wire un3_cnt_cry_10_0_SUM ;
wire un3_cnt_cry_11_0_SUM ;
wire un3_cnt_cry_12_0_SUM ;
wire un3_cnt_cry_13_0_SUM ;
wire un3_cnt_cry_14_0_SUM ;
wire un3_cnt_cry_15_0_SUM ;
wire un3_cnt_cry_16_0_SUM ;
wire un3_cnt_cry_17_0_SUM ;
wire un3_cnt_cry_18_0_SUM ;
wire un3_cnt_cry_19_0_SUM ;
wire un3_cnt_cry_20_0_SUM ;
wire un3_cnt_cry_21_0_SUM ;
wire un3_cnt_cry_22_0_SUM ;
wire un3_cnt_cry_23_0_SUM ;
wire un3_cnt_s_24_0_SUM ;
wire un3_cnt_cry_0 ;
wire un3_cnt_cry_1 ;
wire un3_cnt_cry_2 ;
wire un3_cnt_cry_3 ;
wire un3_cnt_cry_4 ;
wire un3_cnt_cry_5 ;
wire un3_cnt_cry_6 ;
wire un3_cnt_cry_7 ;
wire un3_cnt_cry_8 ;
wire un3_cnt_cry_9 ;
wire un3_cnt_cry_10 ;
wire un3_cnt_cry_11 ;
wire un3_cnt_cry_12 ;
wire un3_cnt_cry_13 ;
wire un3_cnt_cry_14 ;
wire un3_cnt_cry_15 ;
wire un3_cnt_cry_16 ;
wire un3_cnt_cry_17 ;
wire un3_cnt_cry_18 ;
wire un3_cnt_cry_19 ;
wire un3_cnt_cry_20 ;
wire un3_cnt_cry_21 ;
wire un3_cnt_cry_22 ;
wire un3_cnt_cry_23 ;
wire un1_cntlto14_2 ;
wire un1_cntlto24_d ;
wire un1_cntlto17_d_out ;
wire un1_cntlto17_0_d ;
wire un1_cntlto23 ;
wire debug_waiting_for_step_time5_i ;
wire N_120_i ;
wire N_33_0_i ;
wire N_49_i ;
wire N_69_0_i ;
wire N_87_i ;
wire rst_n_c_i ;
wire N_121_i ;
wire N_11_0_i ;
wire N_12_0_i ;
wire N_13_0_i ;
wire debug_waiting_for_step_time5_axb_0_i ;
wire clk_spi_ldmx ;
wire un1_cntlt24_i ;
wire N_1167 ;
wire N_1168 ;
wire N_1169 ;
wire N_1170 ;
wire N_1171 ;
wire N_1172 ;
wire N_1173 ;
wire N_1174 ;
wire N_1175 ;
wire N_1176 ;
wire N_1177 ;
wire N_1178 ;
wire N_1179 ;
wire N_1180 ;
wire N_1181 ;
wire N_1182 ;
wire N_1183 ;
wire N_1184 ;
wire N_1185 ;
wire N_1186 ;
wire N_1187 ;
wire N_1188 ;
wire N_1189 ;
wire N_1190 ;
wire N_1191 ;
wire N_1192 ;
wire N_1193 ;
wire N_1194 ;
wire N_1195 ;
wire N_1196 ;
wire N_1197 ;
wire N_1198 ;
wire N_1199 ;
wire N_1200 ;
wire N_1201 ;
wire N_1202 ;
wire N_1203 ;
wire N_1204 ;
wire N_1205 ;
wire N_1206 ;
wire un1_cntlto5_3 ;
wire un1_cntlto22_4_2 ;
wire un1_cntlto22_4_3 ;
wire un1_cntlto10_2 ;
wire un1_cntlto24_d_0 ;
wire un1_cntlto24_4_0 ;
wire un1_cntlto24_5_0 ;
wire un1_cntlto24_2_0 ;
wire un1_cntlto24_7_0 ;
wire un1_cntlto24_8_0 ;
wire un1_cntlto24_9_0 ;
wire un1_cntlto24_6_0 ;
wire un1_cntlto24_10_0 ;
wire un1_cntlto10_1_0 ;
wire un3_cnt_s_24_0_COUT ;
wire un1_step_id_1_cry_0_0_RNO ;
wire un1_step_id_1_s_6_0_COUT ;
wire un2_elapsed_time_s_27_0_COUT ;
wire debug_waiting_for_step_time5_cry_1_0_SUM ;
wire debug_waiting_for_step_time5_cry_2_0_SUM ;
wire debug_waiting_for_step_time5_cry_3_0_SUM ;
wire debug_waiting_for_step_time5_cry_4_0_SUM ;
wire debug_waiting_for_step_time5_cry_5_0_SUM ;
wire debug_waiting_for_step_time5_cry_6_0_SUM ;
wire debug_waiting_for_step_time5_cry_7_0_SUM ;
wire debug_waiting_for_step_time5_cry_8_0_SUM ;
wire debug_waiting_for_step_time5_cry_9_0_SUM ;
wire debug_waiting_for_step_time5_cry_10_0_SUM ;
wire debug_waiting_for_step_time5_cry_11_0_SUM ;
wire debug_waiting_for_step_time5_cry_12_0_SUM ;
wire debug_waiting_for_step_time5_cry_13_0_SUM ;
wire debug_waiting_for_step_time5_cry_14_0_SUM ;
wire debug_waiting_for_step_time5_cry_15_0_SUM ;
wire debug_waiting_for_step_time5_cry_16_0_SUM ;
wire debug_waiting_for_step_time5_cry_17_0_SUM ;
wire debug_waiting_for_step_time5_cry_18_0_SUM ;
wire debug_waiting_for_step_time5_cry_19_0_SUM ;
wire debug_waiting_for_step_time5_cry_20_0_SUM ;
wire debug_waiting_for_step_time5_cry_21_0_SUM ;
wire debug_waiting_for_step_time5_cry_22_0_SUM ;
wire debug_waiting_for_step_time5_cry_23_0_SUM ;
wire debug_waiting_for_step_time5_cry_24_0_SUM ;
wire debug_waiting_for_step_time5_cry_25_0_SUM ;
wire debug_waiting_for_step_time5_cry_26_0_SUM ;
wire debug_waiting_for_step_time5_cry_27_0_SUM ;
wire N_1358 ;
wire N_1359 ;
wire N_1360 ;
  GSR GSR_INST (
	.GSRI(VCC)
);
  INV \internal_state_machine_RNO[0]  (
	.I(debug_waiting_for_step_time5),
	.O(debug_waiting_for_step_time5_i)
);
// @6:189
  INV rst_n_ibuf_RNIBNDC (
	.I(rst_n_c),
	.O(rst_n_c_i)
);
  INV \cnt_spi_RNO[0]  (
	.I(cnt_spi[0]),
	.O(cnt_spi_i[0])
);
// @6:49
  LUT4 \cnt_RNO[11]  (
	.I0(un3_cnt_cry_11_0_SUM),
	.I1(cnt[24]),
	.I2(un1_cntlto17_0_d),
	.I3(un1_cntlto23),
	.F(cnt_3[11])
);
defparam \cnt_RNO[11] .INIT=16'hA222;
// @6:49
  LUT4 \cnt_RNO[6]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_10_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[6])
);
defparam \cnt_RNO[6] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[12]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_9_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[12])
);
defparam \cnt_RNO[12] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[24]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_8_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[24])
);
defparam \cnt_RNO[24] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[13]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_7_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[13])
);
defparam \cnt_RNO[13] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[14]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_6_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[14])
);
defparam \cnt_RNO[14] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[16]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_5_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[16])
);
defparam \cnt_RNO[16] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[18]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_4_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[18])
);
defparam \cnt_RNO[18] .INIT=16'hF080;
// @6:49
  LUT4 \cnt_RNO[20]  (
	.I0(un1_cntlt15),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto24_2_0),
	.I3(un1_cntlto24_d_0),
	.F(cnt_3[20])
);
defparam \cnt_RNO[20] .INIT=16'hF080;
  LUT2 clk_spi_RNO (
	.I0(un1_cntlto17_0_d),
	.I1(un1_cntlto23),
	.F(un1_cntlt24_i)
);
defparam clk_spi_RNO.INIT=4'h7;
// @6:49
  LUT4 \cnt_RNO[19]  (
	.I0(un3_cnt_cry_19_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[19])
);
defparam \cnt_RNO[19] .INIT=16'h2A00;
// @6:49
  LUT4 \cnt_RNO[21]  (
	.I0(un3_cnt_cry_21_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[21])
);
defparam \cnt_RNO[21] .INIT=16'h2A00;
// @6:49
  LUT4 \cnt_RNO[22]  (
	.I0(un3_cnt_cry_22_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.I3(un1_cntlto24_d),
	.F(cnt_3[22])
);
defparam \cnt_RNO[22] .INIT=16'h2A00;
// @6:49
  LUT4 un1_cntlto24_d_cZ (
	.I0(un1_cntlt14),
	.I1(un1_cntlto14_2),
	.I2(un1_cntlto17_d_out),
	.I3(un1_cntlto24_d_0),
	.F(un1_cntlto24_d)
);
defparam un1_cntlto24_d_cZ.INIT=16'hFFE0;
// @6:49
  LUT2 un1_cntlto14 (
	.I0(un1_cntlt14),
	.I1(un1_cntlto14_2),
	.F(un1_cntlt15)
);
defparam un1_cntlto14.INIT=4'hE;
// @6:49
  LUT4 un1_cntlto23_0 (
	.I0(cnt[23]),
	.I1(un1_cntlto17_d_out),
	.I2(un1_cntlto22_4_2),
	.I3(un1_cntlto22_4_3),
	.F(un1_cntlto23)
);
defparam un1_cntlto23_0.INIT=16'h5554;
// @6:49
  LUT4 un1_cntlto17_0_d_cZ (
	.I0(un1_cntlt14),
	.I1(un1_cntlto14_2),
	.I2(un1_cntlto22_4_2),
	.I3(un1_cntlto22_4_3),
	.F(un1_cntlto17_0_d)
);
defparam un1_cntlto17_0_d_cZ.INIT=16'hFFFE;
// @6:242
  LUT4 \elapsed_time_11_cZ[27]  (
	.I0(N_119),
	.I1(un2_elapsed_time_s_27_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[27])
);
defparam \elapsed_time_11_cZ[27] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[26]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_26_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[26])
);
defparam \elapsed_time_11_cZ[26] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[25]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_25_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[25])
);
defparam \elapsed_time_11_cZ[25] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[24]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_24_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[24])
);
defparam \elapsed_time_11_cZ[24] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[23]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_23_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[23])
);
defparam \elapsed_time_11_cZ[23] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[22]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_22_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[22])
);
defparam \elapsed_time_11_cZ[22] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[21]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_21_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[21])
);
defparam \elapsed_time_11_cZ[21] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[20]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_20_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[20])
);
defparam \elapsed_time_11_cZ[20] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[11]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_11_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[11])
);
defparam \elapsed_time_11_cZ[11] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[10]  (
	.I0(N_119),
	.I1(un2_elapsed_time_cry_10_0_SUM),
	.I2(debug_waiting_for_step_time5),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[10])
);
defparam \elapsed_time_11_cZ[10] .INIT=16'hC4C0;
// @6:242
  LUT4 \elapsed_time_11_cZ[0]  (
	.I0(N_119),
	.I1(debug_waiting_for_step_time5),
	.I2(elapsed_time[0]),
	.I3(internal_state_machine[0]),
	.F(elapsed_time_11[0])
);
defparam \elapsed_time_11_cZ[0] .INIT=16'h0D0C;
// @6:49
  LUT3 un1_cntlto24_d_0_cZ (
	.I0(cnt[24]),
	.I1(un1_cntlto22_4_2),
	.I2(un1_cntlto22_4_3),
	.F(un1_cntlto24_d_0)
);
defparam un1_cntlto24_d_0_cZ.INIT=8'hFD;
// @6:49
  LUT4 un1_cntlto14_2_cZ (
	.I0(cnt[11]),
	.I1(cnt[12]),
	.I2(cnt[13]),
	.I3(cnt[14]),
	.F(un1_cntlto14_2)
);
defparam un1_cntlto14_2_cZ.INIT=16'h7FFF;
// @6:49
  LUT4 un1_cntlto5_3_cZ (
	.I0(cnt[0]),
	.I1(cnt[1]),
	.I2(cnt[4]),
	.I3(cnt[5]),
	.F(un1_cntlto5_3)
);
defparam un1_cntlto5_3_cZ.INIT=16'h7FFF;
// @6:49
  LUT3 un1_cntlto22_4_2_cZ (
	.I0(cnt[16]),
	.I1(cnt[17]),
	.I2(cnt[20]),
	.F(un1_cntlto22_4_2)
);
defparam un1_cntlto22_4_2_cZ.INIT=8'h1F;
// @6:49
  LUT4 un1_cntlto22_4_3_cZ (
	.I0(cnt[18]),
	.I1(cnt[19]),
	.I2(cnt[21]),
	.I3(cnt[22]),
	.F(un1_cntlto22_4_3)
);
defparam un1_cntlto22_4_3_cZ.INIT=16'h7FFF;
// @6:49
  LUT3 un1_cntlto10_2_cZ (
	.I0(cnt[8]),
	.I1(cnt[9]),
	.I2(cnt[10]),
	.F(un1_cntlto10_2)
);
defparam un1_cntlto10_2_cZ.INIT=8'h01;
// @6:49
  LUT3 \cnt_RNO_0[18]  (
	.I0(un3_cnt_cry_18_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_4_0)
);
defparam \cnt_RNO_0[18] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[16]  (
	.I0(un3_cnt_cry_16_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_5_0)
);
defparam \cnt_RNO_0[16] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[20]  (
	.I0(un3_cnt_cry_20_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_2_0)
);
defparam \cnt_RNO_0[20] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[13]  (
	.I0(un3_cnt_cry_13_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_7_0)
);
defparam \cnt_RNO_0[13] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[24]  (
	.I0(un3_cnt_s_24_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_8_0)
);
defparam \cnt_RNO_0[24] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[12]  (
	.I0(un3_cnt_cry_12_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_9_0)
);
defparam \cnt_RNO_0[12] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[14]  (
	.I0(un3_cnt_cry_14_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_6_0)
);
defparam \cnt_RNO_0[14] .INIT=8'h2A;
// @6:49
  LUT3 \cnt_RNO_0[6]  (
	.I0(un3_cnt_cry_6_0_SUM),
	.I1(cnt[23]),
	.I2(cnt[24]),
	.F(un1_cntlto24_10_0)
);
defparam \cnt_RNO_0[6] .INIT=8'h2A;
// @6:189
  LUT2 \debug_waiting_for_spice_cZ[0]  (
	.I0(debug_waiting_for_step_time5),
	.I1(internal_state_machine[0]),
	.F(debug_waiting_for_spice[0])
);
defparam \debug_waiting_for_spice_cZ[0] .INIT=4'h4;
// @6:49
  LUT2 un1_cntlto17_d_s (
	.I0(cnt[15]),
	.I1(cnt[17]),
	.F(un1_cntlto17_d_out)
);
defparam un1_cntlto17_d_s.INIT=4'h1;
// @6:38
  LUT2 clk_spi_ldmx_cZ (
	.I0(cnt[24]),
	.I1(clk_spi),
	.F(clk_spi_ldmx)
);
defparam clk_spi_ldmx_cZ.INIT=4'h6;
// @6:49
  LUT3 un1_cntlto10_1_0_cZ (
	.I0(cnt[2]),
	.I1(cnt[3]),
	.I2(un1_cntlto5_3),
	.F(un1_cntlto10_1_0)
);
defparam un1_cntlto10_1_0_cZ.INIT=8'h08;
// @6:49
  LUT4 un1_cntlto10 (
	.I0(cnt[6]),
	.I1(cnt[7]),
	.I2(un1_cntlto10_1_0),
	.I3(un1_cntlto10_2),
	.F(un1_cntlt14)
);
defparam un1_cntlto10.INIT=16'h0100;
  LUT3 un1_step_id_1_cry_0_0_RNO_cZ (
	.I0(N_119),
	.I1(debug_waiting_for_step_time5),
	.I2(internal_state_machine[0]),
	.F(un1_step_id_1_cry_0_0_RNO)
);
defparam un1_step_id_1_cry_0_0_RNO_cZ.INIT=8'h10;
// @6:189
  DFFC \debug_waiting_for_step_time_Z[0]  (
	.Q(i37_i),
	.D(debug_waiting_for_step_time5),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFCE \elapsed_time_Z[13]  (
	.Q(elapsed_time[13]),
	.D(elapsed_time_11[13]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[12]  (
	.Q(elapsed_time[12]),
	.D(elapsed_time_11[12]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[11]  (
	.Q(elapsed_time[11]),
	.D(elapsed_time_11[11]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[10]  (
	.Q(elapsed_time[10]),
	.D(elapsed_time_11[10]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[9]  (
	.Q(elapsed_time[9]),
	.D(elapsed_time_11[9]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[8]  (
	.Q(elapsed_time[8]),
	.D(elapsed_time_11[8]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[7]  (
	.Q(elapsed_time[7]),
	.D(elapsed_time_11[7]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[6]  (
	.Q(elapsed_time[6]),
	.D(elapsed_time_11[6]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[5]  (
	.Q(elapsed_time[5]),
	.D(elapsed_time_11[5]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[4]  (
	.Q(elapsed_time[4]),
	.D(elapsed_time_11[4]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[3]  (
	.Q(elapsed_time[3]),
	.D(elapsed_time_11[3]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[2]  (
	.Q(elapsed_time[2]),
	.D(elapsed_time_11[2]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[1]  (
	.Q(elapsed_time[1]),
	.D(elapsed_time_11[1]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[0]  (
	.Q(elapsed_time[0]),
	.D(elapsed_time_11[0]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFC \step_id_Z[0]  (
	.Q(un1_step_id_1),
	.D(un1_step_id_1_cry_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFCE \elapsed_time_Z[27]  (
	.Q(elapsed_time[27]),
	.D(elapsed_time_11[27]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[26]  (
	.Q(elapsed_time[26]),
	.D(elapsed_time_11[26]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[25]  (
	.Q(elapsed_time[25]),
	.D(elapsed_time_11[25]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[24]  (
	.Q(elapsed_time[24]),
	.D(elapsed_time_11[24]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[23]  (
	.Q(elapsed_time[23]),
	.D(elapsed_time_11[23]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[22]  (
	.Q(elapsed_time[22]),
	.D(elapsed_time_11[22]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[21]  (
	.Q(elapsed_time[21]),
	.D(elapsed_time_11[21]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[20]  (
	.Q(elapsed_time[20]),
	.D(elapsed_time_11[20]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[19]  (
	.Q(elapsed_time[19]),
	.D(elapsed_time_11[19]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[18]  (
	.Q(elapsed_time[18]),
	.D(elapsed_time_11[18]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[17]  (
	.Q(elapsed_time[17]),
	.D(elapsed_time_11[17]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[16]  (
	.Q(elapsed_time[16]),
	.D(elapsed_time_11[16]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[15]  (
	.Q(elapsed_time[15]),
	.D(elapsed_time_11[15]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:189
  DFFCE \elapsed_time_Z[14]  (
	.Q(elapsed_time[14]),
	.D(elapsed_time_11[14]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(N_121_i)
);
// @6:38
  DFFC \cnt_Z[4]  (
	.Q(cnt[4]),
	.D(un3_cnt_cry_4_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[3]  (
	.Q(cnt[3]),
	.D(un3_cnt_cry_3_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[2]  (
	.Q(cnt[2]),
	.D(un3_cnt_cry_2_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[1]  (
	.Q(cnt[1]),
	.D(un3_cnt_cry_1_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[0]  (
	.Q(cnt[0]),
	.D(un3_cnt_cry_0_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \cnt_spi_Z[3]  (
	.Q(cnt_spi[3]),
	.D(N_11_0_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \cnt_spi_Z[2]  (
	.Q(cnt_spi[2]),
	.D(N_12_0_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \cnt_spi_Z[1]  (
	.Q(cnt_spi[1]),
	.D(N_13_0_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \cnt_spi_Z[0]  (
	.Q(cnt_spi[0]),
	.D(cnt_spi_i[0]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \step_id_Z[6]  (
	.Q(debug_step_id_c[6]),
	.D(un1_step_id_1_s_6_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \step_id_Z[5]  (
	.Q(debug_step_id_c[5]),
	.D(un1_step_id_1_cry_5_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \step_id_Z[4]  (
	.Q(debug_step_id_c[4]),
	.D(un1_step_id_1_cry_4_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \step_id_Z[3]  (
	.Q(debug_step_id_c[3]),
	.D(un1_step_id_1_cry_3_0_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \step_id_Z[2]  (
	.Q(debug_step_id_c[2]),
	.D(un1_step_id_1_cry_2_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \step_id_Z[1]  (
	.Q(debug_step_id_c[1]),
	.D(un1_step_id_1_cry_1_0_SUM),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[19]  (
	.Q(cnt[19]),
	.D(cnt_3[19]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[18]  (
	.Q(cnt[18]),
	.D(cnt_3[18]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[17]  (
	.Q(cnt[17]),
	.D(un3_cnt_cry_17_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[16]  (
	.Q(cnt[16]),
	.D(cnt_3[16]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[15]  (
	.Q(cnt[15]),
	.D(un3_cnt_cry_15_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[14]  (
	.Q(cnt[14]),
	.D(cnt_3[14]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[13]  (
	.Q(cnt[13]),
	.D(cnt_3[13]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[12]  (
	.Q(cnt[12]),
	.D(cnt_3[12]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[11]  (
	.Q(cnt[11]),
	.D(cnt_3[11]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[10]  (
	.Q(cnt[10]),
	.D(un3_cnt_cry_10_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[9]  (
	.Q(cnt[9]),
	.D(un3_cnt_cry_9_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[8]  (
	.Q(cnt[8]),
	.D(un3_cnt_cry_8_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[7]  (
	.Q(cnt[7]),
	.D(un3_cnt_cry_7_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[6]  (
	.Q(cnt[6]),
	.D(cnt_3[6]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[5]  (
	.Q(cnt[5]),
	.D(un3_cnt_cry_5_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[24]  (
	.Q(cnt[24]),
	.D(cnt_3[24]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[23]  (
	.Q(cnt[23]),
	.D(un3_cnt_cry_23_0_SUM),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[22]  (
	.Q(cnt[22]),
	.D(cnt_3[22]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[21]  (
	.Q(cnt[21]),
	.D(cnt_3[21]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFC \cnt_Z[20]  (
	.Q(cnt[20]),
	.D(cnt_3[20]),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \reset_spi_Z[0]  (
	.Q(i15_i),
	.D(encoded_step[43]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \wait_spi_Z[0]  (
	.Q(i10_i),
	.D(encoded_step[0]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \wr_spi_Z[0]  (
	.Q(wr_spi[0]),
	.D(encoded_step[2]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \tx_data_Z[7]  (
	.Q(tx_data[7]),
	.D(encoded_step[15]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \tx_data_Z[6]  (
	.Q(tx_data[6]),
	.D(encoded_step[14]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \tx_data_Z[5]  (
	.Q(tx_data[5]),
	.D(encoded_step[13]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \tx_data_Z[4]  (
	.Q(tx_data[4]),
	.D(encoded_step[12]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \tx_data_Z[2]  (
	.Q(tx_data[2]),
	.D(encoded_step[10]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \tx_data_Z[1]  (
	.Q(tx_data[1]),
	.D(encoded_step[9]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:189
  DFFC \tx_data_Z[0]  (
	.Q(tx_data[0]),
	.D(encoded_step[8]),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i)
);
// @6:38
  DFFCE clk_spi_Z (
	.Q(clk_spi),
	.D(clk_spi_ldmx),
	.CLK(clk_50M_c),
	.CLEAR(rst_n_c_i),
	.CE(un1_cntlt24_i)
);
// @6:189
  DFFCE \debug_waiting_for_spi_Z[0]  (
	.Q(debug_waiting_for_spi[0]),
	.D(N_119),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(debug_waiting_for_spice[0])
);
// @6:189
  DFFCE \internal_state_machine_Z[0]  (
	.Q(internal_state_machine[0]),
	.D(N_120_i),
	.CLK(clk_spi),
	.CLEAR(rst_n_c_i),
	.CE(debug_waiting_for_step_time5_i)
);
// @6:6
  IBUF clk_50M_ibuf (
	.O(clk_50M_c),
	.I(clk_50M)
);
// @6:7
  IBUF rst_n_ibuf (
	.O(rst_n_c),
	.I(rst_n)
);
// @6:14
  IBUF \switches_ibuf[0]  (
	.O(switches_c[0]),
	.I(switches[0])
);
// @6:14
  IBUF \switches_ibuf[1]  (
	.O(switches_c[1]),
	.I(switches[1])
);
// @6:14
  IBUF \switches_ibuf[2]  (
	.O(switches_c[2]),
	.I(switches[2])
);
// @6:14
  IBUF \switches_ibuf[3]  (
	.O(switches_c[3]),
	.I(switches[3])
);
// @6:8
  OBUF tm1637_clk_obuf (
	.O(tm1637_clk),
	.I(\spi0._sck_i [0])
);
// @6:9
  OBUF tm1637_dio_obuf (
	.O(tm1637_dio),
	.I(i23_i)
);
// @6:10
  TBUF tm1637_clk_drain_obuft (
	.I(GND),
	.OEN(\spi0._sck_i [0]),
	.O(tm1637_clk_drain)
);
// @6:11
  TBUF tm1637_dio_drain_obuft (
	.I(GND),
	.OEN(i23_i),
	.O(tm1637_dio_drain)
);
// @6:12
  OBUF tm1637_vcc_obuf (
	.O(tm1637_vcc),
	.I(VCC)
);
// @6:13
  OBUF \led_obuf[0]  (
	.O(led[0]),
	.I(N_87_i)
);
// @6:13
  OBUF \led_obuf[1]  (
	.O(led[1]),
	.I(N_69_0_i)
);
// @6:13
  OBUF \led_obuf[2]  (
	.O(led[2]),
	.I(N_49_i)
);
// @6:13
  OBUF \led_obuf[3]  (
	.O(led[3]),
	.I(N_33_0_i)
);
// @6:15
  OBUF \debug_step_id_obuf[0]  (
	.O(debug_step_id[0]),
	.I(un1_step_id_1)
);
// @6:15
  OBUF \debug_step_id_obuf[1]  (
	.O(debug_step_id[1]),
	.I(debug_step_id_c[1])
);
// @6:15
  OBUF \debug_step_id_obuf[2]  (
	.O(debug_step_id[2]),
	.I(debug_step_id_c[2])
);
// @6:15
  OBUF \debug_step_id_obuf[3]  (
	.O(debug_step_id[3]),
	.I(debug_step_id_c[3])
);
// @6:15
  OBUF \debug_step_id_obuf[4]  (
	.O(debug_step_id[4]),
	.I(debug_step_id_c[4])
);
// @6:15
  OBUF \debug_step_id_obuf[5]  (
	.O(debug_step_id[5]),
	.I(debug_step_id_c[5])
);
// @6:15
  OBUF \debug_step_id_obuf[6]  (
	.O(debug_step_id[6]),
	.I(debug_step_id_c[6])
);
// @6:242
  ALU debug_waiting_for_step_time5_cry_27_0 (
	.CIN(debug_waiting_for_step_time5_cry_26),
	.I0(GND),
	.I1(elapsed_time[27]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5),
	.SUM(debug_waiting_for_step_time5_cry_27_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_27_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_26_0 (
	.CIN(debug_waiting_for_step_time5_cry_25),
	.I0(GND),
	.I1(elapsed_time[26]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_26),
	.SUM(debug_waiting_for_step_time5_cry_26_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_26_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_25_0 (
	.CIN(debug_waiting_for_step_time5_cry_24),
	.I0(GND),
	.I1(elapsed_time[25]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_25),
	.SUM(debug_waiting_for_step_time5_cry_25_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_25_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_24_0 (
	.CIN(debug_waiting_for_step_time5_cry_23),
	.I0(GND),
	.I1(elapsed_time[24]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_24),
	.SUM(debug_waiting_for_step_time5_cry_24_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_24_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_23_0 (
	.CIN(debug_waiting_for_step_time5_cry_22),
	.I0(GND),
	.I1(elapsed_time[23]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_23),
	.SUM(debug_waiting_for_step_time5_cry_23_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_23_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_22_0 (
	.CIN(debug_waiting_for_step_time5_cry_21),
	.I0(GND),
	.I1(elapsed_time[22]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_22),
	.SUM(debug_waiting_for_step_time5_cry_22_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_22_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_21_0 (
	.CIN(debug_waiting_for_step_time5_cry_20),
	.I0(GND),
	.I1(elapsed_time[21]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_21),
	.SUM(debug_waiting_for_step_time5_cry_21_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_21_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_20_0 (
	.CIN(debug_waiting_for_step_time5_cry_19),
	.I0(GND),
	.I1(elapsed_time[20]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_20),
	.SUM(debug_waiting_for_step_time5_cry_20_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_20_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_19_0 (
	.CIN(debug_waiting_for_step_time5_cry_18),
	.I0(GND),
	.I1(elapsed_time[19]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_19),
	.SUM(debug_waiting_for_step_time5_cry_19_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_19_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_18_0 (
	.CIN(debug_waiting_for_step_time5_cry_17),
	.I0(GND),
	.I1(elapsed_time[18]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_18),
	.SUM(debug_waiting_for_step_time5_cry_18_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_18_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_17_0 (
	.CIN(debug_waiting_for_step_time5_cry_16),
	.I0(GND),
	.I1(elapsed_time[17]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_17),
	.SUM(debug_waiting_for_step_time5_cry_17_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_17_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_16_0 (
	.CIN(debug_waiting_for_step_time5_cry_15),
	.I0(GND),
	.I1(elapsed_time[16]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_16),
	.SUM(debug_waiting_for_step_time5_cry_16_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_16_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_15_0 (
	.CIN(debug_waiting_for_step_time5_cry_14),
	.I0(GND),
	.I1(elapsed_time[15]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_15),
	.SUM(debug_waiting_for_step_time5_cry_15_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_15_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_14_0 (
	.CIN(debug_waiting_for_step_time5_cry_13),
	.I0(GND),
	.I1(elapsed_time[14]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_14),
	.SUM(debug_waiting_for_step_time5_cry_14_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_14_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_13_0 (
	.CIN(debug_waiting_for_step_time5_cry_12),
	.I0(GND),
	.I1(elapsed_time[13]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_13),
	.SUM(debug_waiting_for_step_time5_cry_13_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_13_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_12_0 (
	.CIN(debug_waiting_for_step_time5_cry_11),
	.I0(GND),
	.I1(elapsed_time[12]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_12),
	.SUM(debug_waiting_for_step_time5_cry_12_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_12_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_11_0 (
	.CIN(debug_waiting_for_step_time5_cry_10),
	.I0(GND),
	.I1(elapsed_time[11]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_11),
	.SUM(debug_waiting_for_step_time5_cry_11_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_11_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_10_0 (
	.CIN(debug_waiting_for_step_time5_cry_9),
	.I0(GND),
	.I1(elapsed_time[10]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_10),
	.SUM(debug_waiting_for_step_time5_cry_10_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_10_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_9_0 (
	.CIN(debug_waiting_for_step_time5_cry_8),
	.I0(GND),
	.I1(elapsed_time[9]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_9),
	.SUM(debug_waiting_for_step_time5_cry_9_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_9_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_8_0 (
	.CIN(debug_waiting_for_step_time5_cry_7),
	.I0(GND),
	.I1(elapsed_time[8]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_8),
	.SUM(debug_waiting_for_step_time5_cry_8_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_8_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_7_0 (
	.CIN(debug_waiting_for_step_time5_cry_6),
	.I0(GND),
	.I1(elapsed_time[7]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_7),
	.SUM(debug_waiting_for_step_time5_cry_7_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_7_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_6_0 (
	.CIN(debug_waiting_for_step_time5_cry_5),
	.I0(GND),
	.I1(elapsed_time[6]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_6),
	.SUM(debug_waiting_for_step_time5_cry_6_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_6_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_5_0 (
	.CIN(debug_waiting_for_step_time5_cry_4),
	.I0(encoded_step[21]),
	.I1(elapsed_time[5]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_5),
	.SUM(debug_waiting_for_step_time5_cry_5_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_5_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_4_0 (
	.CIN(debug_waiting_for_step_time5_cry_3),
	.I0(encoded_step[20]),
	.I1(elapsed_time[4]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_4),
	.SUM(debug_waiting_for_step_time5_cry_4_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_4_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_3_0 (
	.CIN(debug_waiting_for_step_time5_cry_2),
	.I0(encoded_step[19]),
	.I1(elapsed_time[3]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_3),
	.SUM(debug_waiting_for_step_time5_cry_3_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_3_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_2_0 (
	.CIN(debug_waiting_for_step_time5_cry_1),
	.I0(encoded_step[18]),
	.I1(elapsed_time[2]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_2),
	.SUM(debug_waiting_for_step_time5_cry_2_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_2_0.ALU_MODE=1;
// @6:242
  ALU debug_waiting_for_step_time5_cry_1_0 (
	.CIN(GND),
	.I0(encoded_step[17]),
	.I1(elapsed_time[1]),
	.I3(GND),
	.COUT(debug_waiting_for_step_time5_cry_1),
	.SUM(debug_waiting_for_step_time5_cry_1_0_SUM)
);
defparam debug_waiting_for_step_time5_cry_1_0.ALU_MODE=1;
// @6:245
  ALU un2_elapsed_time_s_27_0 (
	.CIN(un2_elapsed_time_cry_26),
	.I0(elapsed_time[27]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_s_27_0_COUT),
	.SUM(un2_elapsed_time_s_27_0_SUM)
);
defparam un2_elapsed_time_s_27_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_26_0 (
	.CIN(un2_elapsed_time_cry_25),
	.I0(elapsed_time[26]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_26),
	.SUM(un2_elapsed_time_cry_26_0_SUM)
);
defparam un2_elapsed_time_cry_26_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_25_0 (
	.CIN(un2_elapsed_time_cry_24),
	.I0(elapsed_time[25]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_25),
	.SUM(un2_elapsed_time_cry_25_0_SUM)
);
defparam un2_elapsed_time_cry_25_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_24_0 (
	.CIN(un2_elapsed_time_cry_23),
	.I0(elapsed_time[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_24),
	.SUM(un2_elapsed_time_cry_24_0_SUM)
);
defparam un2_elapsed_time_cry_24_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_23_0 (
	.CIN(un2_elapsed_time_cry_22),
	.I0(elapsed_time[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_23),
	.SUM(un2_elapsed_time_cry_23_0_SUM)
);
defparam un2_elapsed_time_cry_23_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_22_0 (
	.CIN(un2_elapsed_time_cry_21),
	.I0(elapsed_time[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_22),
	.SUM(un2_elapsed_time_cry_22_0_SUM)
);
defparam un2_elapsed_time_cry_22_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_21_0 (
	.CIN(un2_elapsed_time_cry_20),
	.I0(elapsed_time[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_21),
	.SUM(un2_elapsed_time_cry_21_0_SUM)
);
defparam un2_elapsed_time_cry_21_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_20_0 (
	.CIN(un2_elapsed_time_cry_19),
	.I0(elapsed_time[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_20),
	.SUM(un2_elapsed_time_cry_20_0_SUM)
);
defparam un2_elapsed_time_cry_20_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_19_0 (
	.CIN(un2_elapsed_time_cry_18),
	.I0(elapsed_time[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_19),
	.SUM(un2_elapsed_time_cry_19_0_SUM)
);
defparam un2_elapsed_time_cry_19_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_18_0 (
	.CIN(un2_elapsed_time_cry_17),
	.I0(elapsed_time[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_18),
	.SUM(un2_elapsed_time_cry_18_0_SUM)
);
defparam un2_elapsed_time_cry_18_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_17_0 (
	.CIN(un2_elapsed_time_cry_16),
	.I0(elapsed_time[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_17),
	.SUM(un2_elapsed_time_cry_17_0_SUM)
);
defparam un2_elapsed_time_cry_17_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_16_0 (
	.CIN(un2_elapsed_time_cry_15),
	.I0(elapsed_time[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_16),
	.SUM(un2_elapsed_time_cry_16_0_SUM)
);
defparam un2_elapsed_time_cry_16_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_15_0 (
	.CIN(un2_elapsed_time_cry_14),
	.I0(elapsed_time[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_15),
	.SUM(un2_elapsed_time_cry_15_0_SUM)
);
defparam un2_elapsed_time_cry_15_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_14_0 (
	.CIN(un2_elapsed_time_cry_13),
	.I0(elapsed_time[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_14),
	.SUM(un2_elapsed_time_cry_14_0_SUM)
);
defparam un2_elapsed_time_cry_14_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_13_0 (
	.CIN(un2_elapsed_time_cry_12),
	.I0(elapsed_time[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_13),
	.SUM(un2_elapsed_time_cry_13_0_SUM)
);
defparam un2_elapsed_time_cry_13_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_12_0 (
	.CIN(un2_elapsed_time_cry_11),
	.I0(elapsed_time[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_12),
	.SUM(un2_elapsed_time_cry_12_0_SUM)
);
defparam un2_elapsed_time_cry_12_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_11_0 (
	.CIN(un2_elapsed_time_cry_10),
	.I0(elapsed_time[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_11),
	.SUM(un2_elapsed_time_cry_11_0_SUM)
);
defparam un2_elapsed_time_cry_11_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_10_0 (
	.CIN(un2_elapsed_time_cry_9),
	.I0(elapsed_time[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_10),
	.SUM(un2_elapsed_time_cry_10_0_SUM)
);
defparam un2_elapsed_time_cry_10_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_9_0 (
	.CIN(un2_elapsed_time_cry_8),
	.I0(elapsed_time[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_9),
	.SUM(un2_elapsed_time_cry_9_0_SUM)
);
defparam un2_elapsed_time_cry_9_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_8_0 (
	.CIN(un2_elapsed_time_cry_7),
	.I0(elapsed_time[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_8),
	.SUM(un2_elapsed_time_cry_8_0_SUM)
);
defparam un2_elapsed_time_cry_8_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_7_0 (
	.CIN(un2_elapsed_time_cry_6),
	.I0(elapsed_time[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_7),
	.SUM(un2_elapsed_time_cry_7_0_SUM)
);
defparam un2_elapsed_time_cry_7_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_6_0 (
	.CIN(un2_elapsed_time_cry_5),
	.I0(elapsed_time[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_6),
	.SUM(un2_elapsed_time_cry_6_0_SUM)
);
defparam un2_elapsed_time_cry_6_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_5_0 (
	.CIN(un2_elapsed_time_cry_4),
	.I0(elapsed_time[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_5),
	.SUM(un2_elapsed_time_cry_5_0_SUM)
);
defparam un2_elapsed_time_cry_5_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_4_0 (
	.CIN(un2_elapsed_time_cry_3),
	.I0(elapsed_time[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_4),
	.SUM(un2_elapsed_time_cry_4_0_SUM)
);
defparam un2_elapsed_time_cry_4_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_3_0 (
	.CIN(un2_elapsed_time_cry_2),
	.I0(elapsed_time[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_3),
	.SUM(un2_elapsed_time_cry_3_0_SUM)
);
defparam un2_elapsed_time_cry_3_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_2_0 (
	.CIN(un2_elapsed_time_cry_1),
	.I0(elapsed_time[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_2),
	.SUM(un2_elapsed_time_cry_2_0_SUM)
);
defparam un2_elapsed_time_cry_2_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_1_0 (
	.CIN(un2_elapsed_time_cry_0),
	.I0(elapsed_time[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_1),
	.SUM(un2_elapsed_time_cry_1_0_SUM)
);
defparam un2_elapsed_time_cry_1_0.ALU_MODE=0;
// @6:245
  ALU un2_elapsed_time_cry_0_0 (
	.CIN(VCC),
	.I0(elapsed_time[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un2_elapsed_time_cry_0),
	.SUM(debug_waiting_for_step_time5_axb_0_i)
);
defparam un2_elapsed_time_cry_0_0.ALU_MODE=0;
// @6:242
  ALU un1_step_id_1_s_6_0 (
	.CIN(un1_step_id_1_cry_5),
	.I0(debug_step_id_c[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_s_6_0_COUT),
	.SUM(un1_step_id_1_s_6_0_SUM)
);
defparam un1_step_id_1_s_6_0.ALU_MODE=0;
// @6:242
  ALU un1_step_id_1_cry_5_0_0 (
	.CIN(un1_step_id_1_cry_4),
	.I0(debug_step_id_c[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_5),
	.SUM(un1_step_id_1_cry_5_0_0_SUM)
);
defparam un1_step_id_1_cry_5_0_0.ALU_MODE=0;
// @6:242
  ALU un1_step_id_1_cry_4_0_0 (
	.CIN(un1_step_id_1_cry_3),
	.I0(debug_step_id_c[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_4),
	.SUM(un1_step_id_1_cry_4_0_0_SUM)
);
defparam un1_step_id_1_cry_4_0_0.ALU_MODE=0;
// @6:242
  ALU un1_step_id_1_cry_3_0_0 (
	.CIN(un1_step_id_1_cry_2),
	.I0(debug_step_id_c[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_3),
	.SUM(un1_step_id_1_cry_3_0_0_SUM)
);
defparam un1_step_id_1_cry_3_0_0.ALU_MODE=0;
// @6:242
  ALU un1_step_id_1_cry_2_0 (
	.CIN(un1_step_id_1_cry_1),
	.I0(debug_step_id_c[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_2),
	.SUM(un1_step_id_1_cry_2_0_SUM)
);
defparam un1_step_id_1_cry_2_0.ALU_MODE=0;
// @6:242
  ALU un1_step_id_1_cry_1_0 (
	.CIN(un1_step_id_1_cry_0),
	.I0(debug_step_id_c[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un1_step_id_1_cry_1),
	.SUM(un1_step_id_1_cry_1_0_SUM)
);
defparam un1_step_id_1_cry_1_0.ALU_MODE=0;
// @6:242
  ALU un1_step_id_1_cry_0_0 (
	.CIN(GND),
	.I0(un1_step_id_1_cry_0_0_RNO),
	.I1(un1_step_id_1),
	.I3(GND),
	.COUT(un1_step_id_1_cry_0),
	.SUM(un1_step_id_1_cry_0_0_SUM)
);
defparam un1_step_id_1_cry_0_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_s_24_0 (
	.CIN(un3_cnt_cry_23),
	.I0(cnt[24]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_s_24_0_COUT),
	.SUM(un3_cnt_s_24_0_SUM)
);
defparam un3_cnt_s_24_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_23_0 (
	.CIN(un3_cnt_cry_22),
	.I0(cnt[23]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_23),
	.SUM(un3_cnt_cry_23_0_SUM)
);
defparam un3_cnt_cry_23_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_22_0 (
	.CIN(un3_cnt_cry_21),
	.I0(cnt[22]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_22),
	.SUM(un3_cnt_cry_22_0_SUM)
);
defparam un3_cnt_cry_22_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_21_0 (
	.CIN(un3_cnt_cry_20),
	.I0(cnt[21]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_21),
	.SUM(un3_cnt_cry_21_0_SUM)
);
defparam un3_cnt_cry_21_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_20_0 (
	.CIN(un3_cnt_cry_19),
	.I0(cnt[20]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_20),
	.SUM(un3_cnt_cry_20_0_SUM)
);
defparam un3_cnt_cry_20_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_19_0 (
	.CIN(un3_cnt_cry_18),
	.I0(cnt[19]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_19),
	.SUM(un3_cnt_cry_19_0_SUM)
);
defparam un3_cnt_cry_19_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_18_0 (
	.CIN(un3_cnt_cry_17),
	.I0(cnt[18]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_18),
	.SUM(un3_cnt_cry_18_0_SUM)
);
defparam un3_cnt_cry_18_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_17_0 (
	.CIN(un3_cnt_cry_16),
	.I0(cnt[17]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_17),
	.SUM(un3_cnt_cry_17_0_SUM)
);
defparam un3_cnt_cry_17_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_16_0 (
	.CIN(un3_cnt_cry_15),
	.I0(cnt[16]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_16),
	.SUM(un3_cnt_cry_16_0_SUM)
);
defparam un3_cnt_cry_16_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_15_0 (
	.CIN(un3_cnt_cry_14),
	.I0(cnt[15]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_15),
	.SUM(un3_cnt_cry_15_0_SUM)
);
defparam un3_cnt_cry_15_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_14_0 (
	.CIN(un3_cnt_cry_13),
	.I0(cnt[14]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_14),
	.SUM(un3_cnt_cry_14_0_SUM)
);
defparam un3_cnt_cry_14_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_13_0 (
	.CIN(un3_cnt_cry_12),
	.I0(cnt[13]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_13),
	.SUM(un3_cnt_cry_13_0_SUM)
);
defparam un3_cnt_cry_13_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_12_0 (
	.CIN(un3_cnt_cry_11),
	.I0(cnt[12]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_12),
	.SUM(un3_cnt_cry_12_0_SUM)
);
defparam un3_cnt_cry_12_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_11_0 (
	.CIN(un3_cnt_cry_10),
	.I0(cnt[11]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_11),
	.SUM(un3_cnt_cry_11_0_SUM)
);
defparam un3_cnt_cry_11_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_10_0 (
	.CIN(un3_cnt_cry_9),
	.I0(cnt[10]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_10),
	.SUM(un3_cnt_cry_10_0_SUM)
);
defparam un3_cnt_cry_10_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_9_0 (
	.CIN(un3_cnt_cry_8),
	.I0(cnt[9]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_9),
	.SUM(un3_cnt_cry_9_0_SUM)
);
defparam un3_cnt_cry_9_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_8_0 (
	.CIN(un3_cnt_cry_7),
	.I0(cnt[8]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_8),
	.SUM(un3_cnt_cry_8_0_SUM)
);
defparam un3_cnt_cry_8_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_7_0 (
	.CIN(un3_cnt_cry_6),
	.I0(cnt[7]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_7),
	.SUM(un3_cnt_cry_7_0_SUM)
);
defparam un3_cnt_cry_7_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_6_0 (
	.CIN(un3_cnt_cry_5),
	.I0(cnt[6]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_6),
	.SUM(un3_cnt_cry_6_0_SUM)
);
defparam un3_cnt_cry_6_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_5_0 (
	.CIN(un3_cnt_cry_4),
	.I0(cnt[5]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_5),
	.SUM(un3_cnt_cry_5_0_SUM)
);
defparam un3_cnt_cry_5_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_4_0 (
	.CIN(un3_cnt_cry_3),
	.I0(cnt[4]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_4),
	.SUM(un3_cnt_cry_4_0_SUM)
);
defparam un3_cnt_cry_4_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_3_0 (
	.CIN(un3_cnt_cry_2),
	.I0(cnt[3]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_3),
	.SUM(un3_cnt_cry_3_0_SUM)
);
defparam un3_cnt_cry_3_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_2_0 (
	.CIN(un3_cnt_cry_1),
	.I0(cnt[2]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_2),
	.SUM(un3_cnt_cry_2_0_SUM)
);
defparam un3_cnt_cry_2_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_1_0 (
	.CIN(un3_cnt_cry_0),
	.I0(cnt[1]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_1),
	.SUM(un3_cnt_cry_1_0_SUM)
);
defparam un3_cnt_cry_1_0.ALU_MODE=0;
// @6:54
  ALU un3_cnt_cry_0_0 (
	.CIN(VCC),
	.I0(cnt[0]),
	.I1(GND),
	.I3(GND),
	.COUT(un3_cnt_cry_0),
	.SUM(un3_cnt_cry_0_0_SUM)
);
defparam un3_cnt_cry_0_0.ALU_MODE=0;
// @6:30
  LED_TM1637_ROM oled_rom_init (
	.encoded_step_2(encoded_step[2]),
	.encoded_step_8(encoded_step[8]),
	.encoded_step_10(encoded_step[10]),
	.encoded_step_13(encoded_step[13]),
	.encoded_step_14(encoded_step[14]),
	.encoded_step_18(encoded_step[18]),
	.encoded_step_0(encoded_step[0]),
	.encoded_step_9(encoded_step[9]),
	.encoded_step_12(encoded_step[12]),
	.encoded_step_15(encoded_step[15]),
	.encoded_step_17(encoded_step[17]),
	.encoded_step_20(encoded_step[20]),
	.encoded_step_21(encoded_step[21]),
	.encoded_step_19(encoded_step[19]),
	.encoded_step_43(encoded_step[43]),
	.debug_step_id_c(debug_step_id_c[6:1]),
	.un1_step_id_1(un1_step_id_1)
);
// @6:97
  spi_master_1s_3s_1s_8s_8s_0s_0_1 spi0 (
	.tx_data({tx_data[7:4], N_1358, tx_data[2:0]}),
	.wr_spi_0(wr_spi[0]),
	.debug_waiting_for_spi_0(debug_waiting_for_spi[0]),
	.debug_step_id_c(debug_step_id_c[3:1]),
	.switches_c(switches_c[3:0]),
	.elapsed_time_11({elapsed_time_11[19:12], N_1360, N_1359, elapsed_time_11[9:1]}),
	.internal_state_machine_0(internal_state_machine[0]),
	.cnt_spi(cnt_spi[3:0]),
	._sck_i_0(\spi0._sck_i [0]),
	.clk_spi(clk_spi),
	.N_121_i(N_121_i),
	.i10_i(i10_i),
	.N_13_0_i_1z(N_13_0_i),
	.N_120_i(N_120_i),
	.un1_step_id_1(un1_step_id_1),
	.i23_i(i23_i),
	.i15_i(i15_i),
	.i32_i(clk_spi),
	.N_12_0_i_1z(N_12_0_i),
	.i37_i(i37_i),
	.un2_elapsed_time_cry_1_0_SUM(un2_elapsed_time_cry_1_0_SUM),
	.un2_elapsed_time_cry_2_0_SUM(un2_elapsed_time_cry_2_0_SUM),
	.un2_elapsed_time_cry_3_0_SUM(un2_elapsed_time_cry_3_0_SUM),
	.un2_elapsed_time_cry_4_0_SUM(un2_elapsed_time_cry_4_0_SUM),
	.un2_elapsed_time_cry_5_0_SUM(un2_elapsed_time_cry_5_0_SUM),
	.un2_elapsed_time_cry_6_0_SUM(un2_elapsed_time_cry_6_0_SUM),
	.un2_elapsed_time_cry_7_0_SUM(un2_elapsed_time_cry_7_0_SUM),
	.un2_elapsed_time_cry_8_0_SUM(un2_elapsed_time_cry_8_0_SUM),
	.un2_elapsed_time_cry_9_0_SUM(un2_elapsed_time_cry_9_0_SUM),
	.un2_elapsed_time_cry_12_0_SUM(un2_elapsed_time_cry_12_0_SUM),
	.un2_elapsed_time_cry_13_0_SUM(un2_elapsed_time_cry_13_0_SUM),
	.un2_elapsed_time_cry_14_0_SUM(un2_elapsed_time_cry_14_0_SUM),
	.un2_elapsed_time_cry_15_0_SUM(un2_elapsed_time_cry_15_0_SUM),
	.un2_elapsed_time_cry_16_0_SUM(un2_elapsed_time_cry_16_0_SUM),
	.un2_elapsed_time_cry_17_0_SUM(un2_elapsed_time_cry_17_0_SUM),
	.un2_elapsed_time_cry_18_0_SUM(un2_elapsed_time_cry_18_0_SUM),
	.debug_waiting_for_step_time5(debug_waiting_for_step_time5),
	.un2_elapsed_time_cry_19_0_SUM(un2_elapsed_time_cry_19_0_SUM),
	.N_119(N_119),
	.N_11_0_i_1z(N_11_0_i),
	.N_87_i(N_87_i),
	.N_69_0_i(N_69_0_i),
	.N_49_i(N_49_i),
	.N_33_0_i(N_33_0_i),
	.rst_n_c(rst_n_c)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.V(VCC)
);
endmodule /* demo */

