set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Y0.vho Y0_vhd.sdo}}
	{{"Fast Model"} {Y0_fast.vho Y0_vhd_fast.sdo}}
}
