Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e7c0e5b59c4d4975a1d7ed76d3576ca4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_shiftleds_behav xil_defaultlib.tb_shiftleds xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/LENOVO/Desktop/DDA/codigos/shiftLeds/shiftLeds.srcs/sources_1/imports/shiftReg/shiftleds.v" Line 20. Module shiftleds(NB_COUNT=14) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/LENOVO/Desktop/DDA/codigos/shiftLeds/shiftLeds.srcs/sources_1/imports/shiftReg/shiftleds.v" Line 20. Module shiftleds(NB_COUNT=14) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.shiftleds(NB_COUNT=14)
Compiling module xil_defaultlib.tb_shiftleds
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_shiftleds_behav
