/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire [15:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [36:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [29:0] celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [17:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [18:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = celloutsig_0_3z ? celloutsig_0_1z : celloutsig_0_3z;
  assign celloutsig_0_15z = celloutsig_0_0z ? celloutsig_0_5z[1] : celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_11z ? celloutsig_0_9z : celloutsig_0_1z;
  assign celloutsig_0_30z = celloutsig_0_7z ? celloutsig_0_22z[18] : celloutsig_0_6z;
  assign celloutsig_0_41z = ~(celloutsig_0_8z & celloutsig_0_39z[4]);
  assign celloutsig_0_4z = ~(celloutsig_0_0z & celloutsig_0_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_0z & celloutsig_1_12z);
  assign celloutsig_1_2z = ~celloutsig_1_1z[0];
  assign celloutsig_0_20z = ~celloutsig_0_3z;
  assign celloutsig_0_26z = ~((celloutsig_0_18z[4] | celloutsig_0_22z[2]) & (celloutsig_0_0z | celloutsig_0_14z));
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_36z = ~(celloutsig_0_2z ^ celloutsig_0_34z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  assign celloutsig_0_32z = { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_29z } + { celloutsig_0_29z[4:2], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z[2:1], celloutsig_0_5z[1] };
  assign celloutsig_1_9z = { in_data[137:120], celloutsig_1_0z } + { in_data[168:155], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_2z, 1'h0, celloutsig_1_3z };
  reg [7:0] _16_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 8'h00;
    else _16_ <= { celloutsig_1_9z[13:8], celloutsig_1_18z, celloutsig_1_5z };
  assign out_data[103:96] = _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_5z[2:1], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_39z = celloutsig_0_29z[5:1] & celloutsig_0_18z[13:9];
  assign celloutsig_0_18z = { _00_[3:0], celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_9z, _00_, celloutsig_0_15z, celloutsig_0_8z } / { 1'h1, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_29z = { celloutsig_0_28z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_13z } / { 1'h1, in_data[80], celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_1_7z = { in_data[184:181], celloutsig_1_3z, 1'h0, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z } == { in_data[154:147], celloutsig_1_3z };
  assign celloutsig_0_34z = { celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_0z } >= { celloutsig_0_32z[7:4], celloutsig_0_30z };
  assign celloutsig_1_0z = in_data[136:114] || in_data[191:169];
  assign celloutsig_0_6z = in_data[48:43] || { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[60:43], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z } || { in_data[94:72], celloutsig_0_5z[2:1], celloutsig_0_5z[1] };
  assign celloutsig_1_1z = in_data[128:125] % { 1'h1, in_data[124:122] };
  assign celloutsig_0_16z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z } * { _00_[2], celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_18z[8:2], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_5z[2:1], celloutsig_0_5z[1], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_8z } * { in_data[33:21], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_35z = celloutsig_0_0z ? { celloutsig_0_5z[2:1], celloutsig_0_5z[1], celloutsig_0_31z, celloutsig_0_4z } : { celloutsig_0_33z[8:6], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z } != { celloutsig_0_5z[2:1], celloutsig_0_5z[1] };
  assign celloutsig_0_17z = - { in_data[36:27], celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_12z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z } | { in_data[43:42], celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_27z = & { celloutsig_0_17z[13:8], celloutsig_0_13z, celloutsig_0_1z };
  assign celloutsig_0_31z = celloutsig_0_12z[3] & in_data[33];
  assign celloutsig_0_38z = celloutsig_0_35z[3] & celloutsig_0_3z;
  assign celloutsig_1_12z = celloutsig_1_9z[18] & celloutsig_1_3z;
  assign celloutsig_0_1z = in_data[32] & in_data[45];
  assign celloutsig_0_2z = in_data[15] & celloutsig_0_1z;
  assign celloutsig_0_25z = celloutsig_0_2z & celloutsig_0_12z[2];
  assign celloutsig_1_3z = | in_data[144:138];
  assign celloutsig_0_0z = ^ in_data[51:49];
  assign celloutsig_1_5z = ^ in_data[147:132];
  assign celloutsig_0_11z = ^ { in_data[43:41], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, _00_, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_33z = { celloutsig_0_18z[4], celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_0z } >>> { celloutsig_0_16z[0], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_0_40z = { celloutsig_0_22z[14:4], celloutsig_0_39z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_13z } >>> { celloutsig_0_22z[35:16], celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_38z };
  assign celloutsig_0_42z = { celloutsig_0_40z[15:5], celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_15z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_20z } ~^ { celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_36z, celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_5z[2:1], celloutsig_0_5z[1] };
  assign celloutsig_0_28z = ~((_00_[2] & celloutsig_0_27z) | celloutsig_0_16z[2]);
  assign celloutsig_0_13z = ~((celloutsig_0_8z & celloutsig_0_8z) | (celloutsig_0_7z & celloutsig_0_2z));
  assign celloutsig_0_3z = ~((celloutsig_0_1z & celloutsig_0_2z) | (celloutsig_0_0z & celloutsig_0_2z));
  assign celloutsig_0_5z[2:1] = ~ { celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_5z[0] = celloutsig_0_5z[1];
  assign { out_data[128], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
