

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Thu Sep 26 12:29:59 2024

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _RB0	set	31752
    48  0000                     _TRISB0	set	31896
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007FC0                     __pcinit:
    54                           	callstack 0
    55  007FC0                     start_initialization:
    56                           	callstack 0
    57  007FC0                     __initialization:
    58                           	callstack 0
    59  007FC0                     end_of_initialization:
    60                           	callstack 0
    61  007FC0                     __end_of__initialization:
    62                           	callstack 0
    63  007FC0  0100               	movlb	0
    64  007FC2  EFE3  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000001                     ??_main:
    70  000001                     
    71                           ; 2 bytes @ 0x0
    72  000001                     	ds	2
    73                           
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 15 in file "blink_main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  2   10[None  ] int 
    86 ;; Registers used:
    87 ;;		wreg
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          2       0       0       0       0       0       0       0       0
    96 ;;      Totals:         2       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        2 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007FC6                     __ptext0:
   107                           	callstack 0
   108  007FC6                     _main:
   109                           	callstack 31
   110  007FC6                     
   111                           ;blink_main.c: 17:   TRISB0 = 0;
   112  007FC6  9093               	bcf	3987,0,c	;volatile
   113  007FC8                     l11:
   114                           
   115                           ;blink_main.c: 20:   {;blink_main.c: 21:     RB0 = 1;
   116  007FC8  8081               	bsf	3969,0,c	;volatile
   117  007FCA                     
   118                           ;blink_main.c: 22:     _delay((unsigned long)((500)*(4000000/4000.0)));
   119  007FCA  0E03               	movlw	3
   120  007FCC  6E02               	movwf	(??_main+1)^0,c
   121  007FCE  0E8A               	movlw	138
   122  007FD0  6E01               	movwf	??_main^0,c
   123  007FD2  0E56               	movlw	86
   124  007FD4                     u17:
   125  007FD4  2EE8               	decfsz	wreg,f,c
   126  007FD6  D7FE               	bra	u17
   127  007FD8  2E01               	decfsz	??_main^0,f,c
   128  007FDA  D7FC               	bra	u17
   129  007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   130  007FDE  D7FA               	bra	u17
   131  007FE0                     
   132                           ;blink_main.c: 24:     RB0 = 0;
   133  007FE0  9081               	bcf	3969,0,c	;volatile
   134                           
   135                           ;blink_main.c: 25:     _delay((unsigned long)((500)*(4000000/4000.0)));
   136  007FE2  0E03               	movlw	3
   137  007FE4  6E02               	movwf	(??_main+1)^0,c
   138  007FE6  0E8A               	movlw	138
   139  007FE8  6E01               	movwf	??_main^0,c
   140  007FEA  0E56               	movlw	86
   141  007FEC                     u27:
   142  007FEC  2EE8               	decfsz	wreg,f,c
   143  007FEE  D7FE               	bra	u27
   144  007FF0  2E01               	decfsz	??_main^0,f,c
   145  007FF2  D7FC               	bra	u27
   146  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   147  007FF6  D7FA               	bra	u27
   148  007FF8  EFE4  F03F         	goto	l11
   149  007FFC  EF00  F000         	goto	start
   150  008000                     __end_of_main:
   151                           	callstack 0
   152  0000                     
   153                           	psect	rparam
   154  0000                     
   155                           	psect	idloc
   156                           
   157                           ;Config register IDLOC0 @ 0x200000
   158                           ;	unspecified, using default values
   159  200000                     	org	2097152
   160  200000  FF                 	db	255
   161                           
   162                           ;Config register IDLOC1 @ 0x200001
   163                           ;	unspecified, using default values
   164  200001                     	org	2097153
   165  200001  FF                 	db	255
   166                           
   167                           ;Config register IDLOC2 @ 0x200002
   168                           ;	unspecified, using default values
   169  200002                     	org	2097154
   170  200002  FF                 	db	255
   171                           
   172                           ;Config register IDLOC3 @ 0x200003
   173                           ;	unspecified, using default values
   174  200003                     	org	2097155
   175  200003  FF                 	db	255
   176                           
   177                           ;Config register IDLOC4 @ 0x200004
   178                           ;	unspecified, using default values
   179  200004                     	org	2097156
   180  200004  FF                 	db	255
   181                           
   182                           ;Config register IDLOC5 @ 0x200005
   183                           ;	unspecified, using default values
   184  200005                     	org	2097157
   185  200005  FF                 	db	255
   186                           
   187                           ;Config register IDLOC6 @ 0x200006
   188                           ;	unspecified, using default values
   189  200006                     	org	2097158
   190  200006  FF                 	db	255
   191                           
   192                           ;Config register IDLOC7 @ 0x200007
   193                           ;	unspecified, using default values
   194  200007                     	org	2097159
   195  200007  FF                 	db	255
   196                           
   197                           	psect	config
   198                           
   199                           ;Config register CONFIG1L @ 0x300000
   200                           ;	unspecified, using default values
   201                           ;	PLL Prescaler Selection bits
   202                           ;	PLLDIV = 0x0, unprogrammed default
   203                           ;	System Clock Postscaler Selection bits
   204                           ;	CPUDIV = 0x0, unprogrammed default
   205                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   206                           ;	USBDIV = 0x0, unprogrammed default
   207  300000                     	org	3145728
   208  300000  00                 	db	0
   209                           
   210                           ;Config register CONFIG1H @ 0x300001
   211                           ;	Oscillator Selection bits
   212                           ;	FOSC = HS, HS oscillator (HS)
   213                           ;	Fail-Safe Clock Monitor Enable bit
   214                           ;	FCMEN = 0x0, unprogrammed default
   215                           ;	Internal/External Oscillator Switchover bit
   216                           ;	IESO = 0x0, unprogrammed default
   217  300001                     	org	3145729
   218  300001  0C                 	db	12
   219                           
   220                           ;Config register CONFIG2L @ 0x300002
   221                           ;	unspecified, using default values
   222                           ;	Power-up Timer Enable bit
   223                           ;	PWRT = 0x1, unprogrammed default
   224                           ;	Brown-out Reset Enable bits
   225                           ;	BOR = 0x3, unprogrammed default
   226                           ;	Brown-out Reset Voltage bits
   227                           ;	BORV = 0x3, unprogrammed default
   228                           ;	USB Voltage Regulator Enable bit
   229                           ;	VREGEN = 0x0, unprogrammed default
   230  300002                     	org	3145730
   231  300002  1F                 	db	31
   232                           
   233                           ;Config register CONFIG2H @ 0x300003
   234                           ;	unspecified, using default values
   235                           ;	Watchdog Timer Enable bit
   236                           ;	WDT = 0x1, unprogrammed default
   237                           ;	Watchdog Timer Postscale Select bits
   238                           ;	WDTPS = 0xF, unprogrammed default
   239  300003                     	org	3145731
   240  300003  1F                 	db	31
   241                           
   242                           ; Padding undefined space
   243  300004                     	org	3145732
   244  300004  FF                 	db	255
   245                           
   246                           ;Config register CONFIG3H @ 0x300005
   247                           ;	unspecified, using default values
   248                           ;	CCP2 MUX bit
   249                           ;	CCP2MX = 0x1, unprogrammed default
   250                           ;	PORTB A/D Enable bit
   251                           ;	PBADEN = 0x1, unprogrammed default
   252                           ;	Low-Power Timer 1 Oscillator Enable bit
   253                           ;	LPT1OSC = 0x0, unprogrammed default
   254                           ;	MCLR Pin Enable bit
   255                           ;	MCLRE = 0x1, unprogrammed default
   256  300005                     	org	3145733
   257  300005  83                 	db	131
   258                           
   259                           ;Config register CONFIG4L @ 0x300006
   260                           ;	unspecified, using default values
   261                           ;	Stack Full/Underflow Reset Enable bit
   262                           ;	STVREN = 0x1, unprogrammed default
   263                           ;	Single-Supply ICSP Enable bit
   264                           ;	LVP = 0x1, unprogrammed default
   265                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   266                           ;	ICPRT = 0x0, unprogrammed default
   267                           ;	Extended Instruction Set Enable bit
   268                           ;	XINST = 0x0, unprogrammed default
   269                           ;	Background Debugger Enable bit
   270                           ;	DEBUG = 0x1, unprogrammed default
   271  300006                     	org	3145734
   272  300006  85                 	db	133
   273                           
   274                           ; Padding undefined space
   275  300007                     	org	3145735
   276  300007  FF                 	db	255
   277                           
   278                           ;Config register CONFIG5L @ 0x300008
   279                           ;	unspecified, using default values
   280                           ;	Code Protection bit
   281                           ;	CP0 = 0x1, unprogrammed default
   282                           ;	Code Protection bit
   283                           ;	CP1 = 0x1, unprogrammed default
   284                           ;	Code Protection bit
   285                           ;	CP2 = 0x1, unprogrammed default
   286                           ;	Code Protection bit
   287                           ;	CP3 = 0x1, unprogrammed default
   288  300008                     	org	3145736
   289  300008  0F                 	db	15
   290                           
   291                           ;Config register CONFIG5H @ 0x300009
   292                           ;	unspecified, using default values
   293                           ;	Boot Block Code Protection bit
   294                           ;	CPB = 0x1, unprogrammed default
   295                           ;	Data EEPROM Code Protection bit
   296                           ;	CPD = 0x1, unprogrammed default
   297  300009                     	org	3145737
   298  300009  C0                 	db	192
   299                           
   300                           ;Config register CONFIG6L @ 0x30000A
   301                           ;	unspecified, using default values
   302                           ;	Write Protection bit
   303                           ;	WRT0 = 0x1, unprogrammed default
   304                           ;	Write Protection bit
   305                           ;	WRT1 = 0x1, unprogrammed default
   306                           ;	Write Protection bit
   307                           ;	WRT2 = 0x1, unprogrammed default
   308                           ;	Write Protection bit
   309                           ;	WRT3 = 0x1, unprogrammed default
   310  30000A                     	org	3145738
   311  30000A  0F                 	db	15
   312                           
   313                           ;Config register CONFIG6H @ 0x30000B
   314                           ;	unspecified, using default values
   315                           ;	Configuration Register Write Protection bit
   316                           ;	WRTC = 0x1, unprogrammed default
   317                           ;	Boot Block Write Protection bit
   318                           ;	WRTB = 0x1, unprogrammed default
   319                           ;	Data EEPROM Write Protection bit
   320                           ;	WRTD = 0x1, unprogrammed default
   321  30000B                     	org	3145739
   322  30000B  E0                 	db	224
   323                           
   324                           ;Config register CONFIG7L @ 0x30000C
   325                           ;	unspecified, using default values
   326                           ;	Table Read Protection bit
   327                           ;	EBTR0 = 0x1, unprogrammed default
   328                           ;	Table Read Protection bit
   329                           ;	EBTR1 = 0x1, unprogrammed default
   330                           ;	Table Read Protection bit
   331                           ;	EBTR2 = 0x1, unprogrammed default
   332                           ;	Table Read Protection bit
   333                           ;	EBTR3 = 0x1, unprogrammed default
   334  30000C                     	org	3145740
   335  30000C  0F                 	db	15
   336                           
   337                           ;Config register CONFIG7H @ 0x30000D
   338                           ;	unspecified, using default values
   339                           ;	Boot Block Table Read Protection bit
   340                           ;	EBTRB = 0x1, unprogrammed default
   341  30000D                     	org	3145741
   342  30000D  40                 	db	64
   343                           tosu	equ	0xFFF
   344                           tosh	equ	0xFFE
   345                           tosl	equ	0xFFD
   346                           stkptr	equ	0xFFC
   347                           pclatu	equ	0xFFB
   348                           pclath	equ	0xFFA
   349                           pcl	equ	0xFF9
   350                           tblptru	equ	0xFF8
   351                           tblptrh	equ	0xFF7
   352                           tblptrl	equ	0xFF6
   353                           tablat	equ	0xFF5
   354                           prodh	equ	0xFF4
   355                           prodl	equ	0xFF3
   356                           indf0	equ	0xFEF
   357                           postinc0	equ	0xFEE
   358                           postdec0	equ	0xFED
   359                           preinc0	equ	0xFEC
   360                           plusw0	equ	0xFEB
   361                           fsr0h	equ	0xFEA
   362                           fsr0l	equ	0xFE9
   363                           wreg	equ	0xFE8
   364                           indf1	equ	0xFE7
   365                           postinc1	equ	0xFE6
   366                           postdec1	equ	0xFE5
   367                           preinc1	equ	0xFE4
   368                           plusw1	equ	0xFE3
   369                           fsr1h	equ	0xFE2
   370                           fsr1l	equ	0xFE1
   371                           bsr	equ	0xFE0
   372                           indf2	equ	0xFDF
   373                           postinc2	equ	0xFDE
   374                           postdec2	equ	0xFDD
   375                           preinc2	equ	0xFDC
   376                           plusw2	equ	0xFDB
   377                           fsr2h	equ	0xFDA
   378                           fsr2l	equ	0xFD9
   379                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Thu Sep 26 12:29:59 2024

                     l11 7FC8                       u17 7FD4                       u27 7FEC  
                    l690 7FC6                      l692 7FCA                      l694 7FE0  
                    _RB0 007C08                      wreg 000FE8                     _main 7FC6  
                   start 0000             ___param_bank 000000                    ?_main 0001  
        __initialization 7FC0             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   _TRISB0 007C98                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7FC0            ___rparam_used 000001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7FC0                  __ramtop 0800                  __ptext0 7FC6  
   end_of_initialization 7FC0      start_initialization 7FC0                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 003A                 isa$xinst 000000  
