{"name":"XBARA1","description":"Crossbar Switch","groupName":"XBARA","baseAddress":"0x403BC000","registers":[{"name":"SEL0","description":"Crossbar A Select Register 0","addressOffset":0,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL0","description":"Input (XBARA_INn) to be muxed to XBARA_OUT0 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL1","description":"Input (XBARA_INn) to be muxed to XBARA_OUT1 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL1","description":"Crossbar A Select Register 1","addressOffset":2,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL2","description":"Input (XBARA_INn) to be muxed to XBARA_OUT2 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL3","description":"Input (XBARA_INn) to be muxed to XBARA_OUT3 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL2","description":"Crossbar A Select Register 2","addressOffset":4,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL4","description":"Input (XBARA_INn) to be muxed to XBARA_OUT4 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL5","description":"Input (XBARA_INn) to be muxed to XBARA_OUT5 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL3","description":"Crossbar A Select Register 3","addressOffset":6,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL6","description":"Input (XBARA_INn) to be muxed to XBARA_OUT6 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL7","description":"Input (XBARA_INn) to be muxed to XBARA_OUT7 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL4","description":"Crossbar A Select Register 4","addressOffset":8,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL8","description":"Input (XBARA_INn) to be muxed to XBARA_OUT8 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL9","description":"Input (XBARA_INn) to be muxed to XBARA_OUT9 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL5","description":"Crossbar A Select Register 5","addressOffset":10,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL10","description":"Input (XBARA_INn) to be muxed to XBARA_OUT10 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL11","description":"Input (XBARA_INn) to be muxed to XBARA_OUT11 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL6","description":"Crossbar A Select Register 6","addressOffset":12,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL12","description":"Input (XBARA_INn) to be muxed to XBARA_OUT12 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL13","description":"Input (XBARA_INn) to be muxed to XBARA_OUT13 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL7","description":"Crossbar A Select Register 7","addressOffset":14,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL14","description":"Input (XBARA_INn) to be muxed to XBARA_OUT14 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL15","description":"Input (XBARA_INn) to be muxed to XBARA_OUT15 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL8","description":"Crossbar A Select Register 8","addressOffset":16,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL16","description":"Input (XBARA_INn) to be muxed to XBARA_OUT16 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL17","description":"Input (XBARA_INn) to be muxed to XBARA_OUT17 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL9","description":"Crossbar A Select Register 9","addressOffset":18,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL18","description":"Input (XBARA_INn) to be muxed to XBARA_OUT18 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL19","description":"Input (XBARA_INn) to be muxed to XBARA_OUT19 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL10","description":"Crossbar A Select Register 10","addressOffset":20,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL20","description":"Input (XBARA_INn) to be muxed to XBARA_OUT20 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL21","description":"Input (XBARA_INn) to be muxed to XBARA_OUT21 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL11","description":"Crossbar A Select Register 11","addressOffset":22,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL22","description":"Input (XBARA_INn) to be muxed to XBARA_OUT22 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL23","description":"Input (XBARA_INn) to be muxed to XBARA_OUT23 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL12","description":"Crossbar A Select Register 12","addressOffset":24,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL24","description":"Input (XBARA_INn) to be muxed to XBARA_OUT24 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL25","description":"Input (XBARA_INn) to be muxed to XBARA_OUT25 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL13","description":"Crossbar A Select Register 13","addressOffset":26,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL26","description":"Input (XBARA_INn) to be muxed to XBARA_OUT26 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL27","description":"Input (XBARA_INn) to be muxed to XBARA_OUT27 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL14","description":"Crossbar A Select Register 14","addressOffset":28,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL28","description":"Input (XBARA_INn) to be muxed to XBARA_OUT28 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL29","description":"Input (XBARA_INn) to be muxed to XBARA_OUT29 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL15","description":"Crossbar A Select Register 15","addressOffset":30,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL30","description":"Input (XBARA_INn) to be muxed to XBARA_OUT30 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL31","description":"Input (XBARA_INn) to be muxed to XBARA_OUT31 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL16","description":"Crossbar A Select Register 16","addressOffset":32,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL32","description":"Input (XBARA_INn) to be muxed to XBARA_OUT32 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL33","description":"Input (XBARA_INn) to be muxed to XBARA_OUT33 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL17","description":"Crossbar A Select Register 17","addressOffset":34,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL34","description":"Input (XBARA_INn) to be muxed to XBARA_OUT34 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL35","description":"Input (XBARA_INn) to be muxed to XBARA_OUT35 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL18","description":"Crossbar A Select Register 18","addressOffset":36,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL36","description":"Input (XBARA_INn) to be muxed to XBARA_OUT36 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL37","description":"Input (XBARA_INn) to be muxed to XBARA_OUT37 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL19","description":"Crossbar A Select Register 19","addressOffset":38,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL38","description":"Input (XBARA_INn) to be muxed to XBARA_OUT38 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL39","description":"Input (XBARA_INn) to be muxed to XBARA_OUT39 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL20","description":"Crossbar A Select Register 20","addressOffset":40,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL40","description":"Input (XBARA_INn) to be muxed to XBARA_OUT40 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL41","description":"Input (XBARA_INn) to be muxed to XBARA_OUT41 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL21","description":"Crossbar A Select Register 21","addressOffset":42,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL42","description":"Input (XBARA_INn) to be muxed to XBARA_OUT42 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL43","description":"Input (XBARA_INn) to be muxed to XBARA_OUT43 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL22","description":"Crossbar A Select Register 22","addressOffset":44,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL44","description":"Input (XBARA_INn) to be muxed to XBARA_OUT44 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL45","description":"Input (XBARA_INn) to be muxed to XBARA_OUT45 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL23","description":"Crossbar A Select Register 23","addressOffset":46,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL46","description":"Input (XBARA_INn) to be muxed to XBARA_OUT46 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL47","description":"Input (XBARA_INn) to be muxed to XBARA_OUT47 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL24","description":"Crossbar A Select Register 24","addressOffset":48,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL48","description":"Input (XBARA_INn) to be muxed to XBARA_OUT48 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL49","description":"Input (XBARA_INn) to be muxed to XBARA_OUT49 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL25","description":"Crossbar A Select Register 25","addressOffset":50,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL50","description":"Input (XBARA_INn) to be muxed to XBARA_OUT50 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL51","description":"Input (XBARA_INn) to be muxed to XBARA_OUT51 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL26","description":"Crossbar A Select Register 26","addressOffset":52,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL52","description":"Input (XBARA_INn) to be muxed to XBARA_OUT52 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL53","description":"Input (XBARA_INn) to be muxed to XBARA_OUT53 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL27","description":"Crossbar A Select Register 27","addressOffset":54,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL54","description":"Input (XBARA_INn) to be muxed to XBARA_OUT54 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL55","description":"Input (XBARA_INn) to be muxed to XBARA_OUT55 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL28","description":"Crossbar A Select Register 28","addressOffset":56,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL56","description":"Input (XBARA_INn) to be muxed to XBARA_OUT56 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL57","description":"Input (XBARA_INn) to be muxed to XBARA_OUT57 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL29","description":"Crossbar A Select Register 29","addressOffset":58,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL58","description":"Input (XBARA_INn) to be muxed to XBARA_OUT58 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL59","description":"Input (XBARA_INn) to be muxed to XBARA_OUT59 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL30","description":"Crossbar A Select Register 30","addressOffset":60,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL60","description":"Input (XBARA_INn) to be muxed to XBARA_OUT60 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL61","description":"Input (XBARA_INn) to be muxed to XBARA_OUT61 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL31","description":"Crossbar A Select Register 31","addressOffset":62,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL62","description":"Input (XBARA_INn) to be muxed to XBARA_OUT62 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL63","description":"Input (XBARA_INn) to be muxed to XBARA_OUT63 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL32","description":"Crossbar A Select Register 32","addressOffset":64,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL64","description":"Input (XBARA_INn) to be muxed to XBARA_OUT64 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL65","description":"Input (XBARA_INn) to be muxed to XBARA_OUT65 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL33","description":"Crossbar A Select Register 33","addressOffset":66,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL66","description":"Input (XBARA_INn) to be muxed to XBARA_OUT66 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL67","description":"Input (XBARA_INn) to be muxed to XBARA_OUT67 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL34","description":"Crossbar A Select Register 34","addressOffset":68,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL68","description":"Input (XBARA_INn) to be muxed to XBARA_OUT68 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL69","description":"Input (XBARA_INn) to be muxed to XBARA_OUT69 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL35","description":"Crossbar A Select Register 35","addressOffset":70,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL70","description":"Input (XBARA_INn) to be muxed to XBARA_OUT70 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL71","description":"Input (XBARA_INn) to be muxed to XBARA_OUT71 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL36","description":"Crossbar A Select Register 36","addressOffset":72,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL72","description":"Input (XBARA_INn) to be muxed to XBARA_OUT72 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL73","description":"Input (XBARA_INn) to be muxed to XBARA_OUT73 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL37","description":"Crossbar A Select Register 37","addressOffset":74,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL74","description":"Input (XBARA_INn) to be muxed to XBARA_OUT74 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL75","description":"Input (XBARA_INn) to be muxed to XBARA_OUT75 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL38","description":"Crossbar A Select Register 38","addressOffset":76,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL76","description":"Input (XBARA_INn) to be muxed to XBARA_OUT76 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL77","description":"Input (XBARA_INn) to be muxed to XBARA_OUT77 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL39","description":"Crossbar A Select Register 39","addressOffset":78,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL78","description":"Input (XBARA_INn) to be muxed to XBARA_OUT78 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL79","description":"Input (XBARA_INn) to be muxed to XBARA_OUT79 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL40","description":"Crossbar A Select Register 40","addressOffset":80,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL80","description":"Input (XBARA_INn) to be muxed to XBARA_OUT80 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL81","description":"Input (XBARA_INn) to be muxed to XBARA_OUT81 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL41","description":"Crossbar A Select Register 41","addressOffset":82,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL82","description":"Input (XBARA_INn) to be muxed to XBARA_OUT82 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL83","description":"Input (XBARA_INn) to be muxed to XBARA_OUT83 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL42","description":"Crossbar A Select Register 42","addressOffset":84,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL84","description":"Input (XBARA_INn) to be muxed to XBARA_OUT84 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL85","description":"Input (XBARA_INn) to be muxed to XBARA_OUT85 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL43","description":"Crossbar A Select Register 43","addressOffset":86,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL86","description":"Input (XBARA_INn) to be muxed to XBARA_OUT86 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL87","description":"Input (XBARA_INn) to be muxed to XBARA_OUT87 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL44","description":"Crossbar A Select Register 44","addressOffset":88,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL88","description":"Input (XBARA_INn) to be muxed to XBARA_OUT88 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL89","description":"Input (XBARA_INn) to be muxed to XBARA_OUT89 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL45","description":"Crossbar A Select Register 45","addressOffset":90,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL90","description":"Input (XBARA_INn) to be muxed to XBARA_OUT90 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL91","description":"Input (XBARA_INn) to be muxed to XBARA_OUT91 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL46","description":"Crossbar A Select Register 46","addressOffset":92,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL92","description":"Input (XBARA_INn) to be muxed to XBARA_OUT92 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL93","description":"Input (XBARA_INn) to be muxed to XBARA_OUT93 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL47","description":"Crossbar A Select Register 47","addressOffset":94,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL94","description":"Input (XBARA_INn) to be muxed to XBARA_OUT94 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL95","description":"Input (XBARA_INn) to be muxed to XBARA_OUT95 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL48","description":"Crossbar A Select Register 48","addressOffset":96,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL96","description":"Input (XBARA_INn) to be muxed to XBARA_OUT96 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL97","description":"Input (XBARA_INn) to be muxed to XBARA_OUT97 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL49","description":"Crossbar A Select Register 49","addressOffset":98,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL98","description":"Input (XBARA_INn) to be muxed to XBARA_OUT98 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL99","description":"Input (XBARA_INn) to be muxed to XBARA_OUT99 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL50","description":"Crossbar A Select Register 50","addressOffset":100,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL100","description":"Input (XBARA_INn) to be muxed to XBARA_OUT100 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL101","description":"Input (XBARA_INn) to be muxed to XBARA_OUT101 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL51","description":"Crossbar A Select Register 51","addressOffset":102,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL102","description":"Input (XBARA_INn) to be muxed to XBARA_OUT102 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL103","description":"Input (XBARA_INn) to be muxed to XBARA_OUT103 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL52","description":"Crossbar A Select Register 52","addressOffset":104,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL104","description":"Input (XBARA_INn) to be muxed to XBARA_OUT104 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL105","description":"Input (XBARA_INn) to be muxed to XBARA_OUT105 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL53","description":"Crossbar A Select Register 53","addressOffset":106,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL106","description":"Input (XBARA_INn) to be muxed to XBARA_OUT106 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL107","description":"Input (XBARA_INn) to be muxed to XBARA_OUT107 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL54","description":"Crossbar A Select Register 54","addressOffset":108,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL108","description":"Input (XBARA_INn) to be muxed to XBARA_OUT108 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL109","description":"Input (XBARA_INn) to be muxed to XBARA_OUT109 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL55","description":"Crossbar A Select Register 55","addressOffset":110,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL110","description":"Input (XBARA_INn) to be muxed to XBARA_OUT110 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL111","description":"Input (XBARA_INn) to be muxed to XBARA_OUT111 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL56","description":"Crossbar A Select Register 56","addressOffset":112,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL112","description":"Input (XBARA_INn) to be muxed to XBARA_OUT112 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL113","description":"Input (XBARA_INn) to be muxed to XBARA_OUT113 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL57","description":"Crossbar A Select Register 57","addressOffset":114,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL114","description":"Input (XBARA_INn) to be muxed to XBARA_OUT114 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL115","description":"Input (XBARA_INn) to be muxed to XBARA_OUT115 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL58","description":"Crossbar A Select Register 58","addressOffset":116,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL116","description":"Input (XBARA_INn) to be muxed to XBARA_OUT116 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL117","description":"Input (XBARA_INn) to be muxed to XBARA_OUT117 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL59","description":"Crossbar A Select Register 59","addressOffset":118,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL118","description":"Input (XBARA_INn) to be muxed to XBARA_OUT118 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL119","description":"Input (XBARA_INn) to be muxed to XBARA_OUT119 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL60","description":"Crossbar A Select Register 60","addressOffset":120,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL120","description":"Input (XBARA_INn) to be muxed to XBARA_OUT120 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL121","description":"Input (XBARA_INn) to be muxed to XBARA_OUT121 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL61","description":"Crossbar A Select Register 61","addressOffset":122,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL122","description":"Input (XBARA_INn) to be muxed to XBARA_OUT122 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL123","description":"Input (XBARA_INn) to be muxed to XBARA_OUT123 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL62","description":"Crossbar A Select Register 62","addressOffset":124,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL124","description":"Input (XBARA_INn) to be muxed to XBARA_OUT124 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL125","description":"Input (XBARA_INn) to be muxed to XBARA_OUT125 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL63","description":"Crossbar A Select Register 63","addressOffset":126,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL126","description":"Input (XBARA_INn) to be muxed to XBARA_OUT126 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL127","description":"Input (XBARA_INn) to be muxed to XBARA_OUT127 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL64","description":"Crossbar A Select Register 64","addressOffset":128,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL128","description":"Input (XBARA_INn) to be muxed to XBARA_OUT128 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL129","description":"Input (XBARA_INn) to be muxed to XBARA_OUT129 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"SEL65","description":"Crossbar A Select Register 65","addressOffset":130,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"SEL130","description":"Input (XBARA_INn) to be muxed to XBARA_OUT130 (refer to Functional Description section for input/output assignment)","bitOffset":0,"bitWidth":7,"access":"read-write"},{"name":"SEL131","description":"Input (XBARA_INn) to be muxed to XBARA_OUT131 (refer to Functional Description section for input/output assignment)","bitOffset":8,"bitWidth":7,"access":"read-write"}]},{"name":"CTRL0","description":"Crossbar A Control Register 0","addressOffset":132,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"DEN0","description":"DMA Enable for XBAR_OUT0","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DEN0_0","description":"DMA disabled","value":0},{"name":"DEN0_1","description":"DMA enabled","value":1}]},{"name":"IEN0","description":"Interrupt Enable for XBAR_OUT0","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IEN0_0","description":"Interrupt disabled","value":0},{"name":"IEN0_1","description":"Interrupt enabled","value":1}]},{"name":"EDGE0","description":"Active edge for edge detection on XBAR_OUT0","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"EDGE0_0","description":"STS0 never asserts","value":0},{"name":"EDGE0_1","description":"STS0 asserts on rising edges of XBAR_OUT0","value":1},{"name":"EDGE0_2","description":"STS0 asserts on falling edges of XBAR_OUT0","value":2},{"name":"EDGE0_3","description":"STS0 asserts on rising and falling edges of XBAR_OUT0","value":3}]},{"name":"STS0","description":"Edge detection status for XBAR_OUT0","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STS0_0","description":"Active edge not yet detected on XBAR_OUT0","value":0},{"name":"STS0_1","description":"Active edge detected on XBAR_OUT0","value":1}]},{"name":"DEN1","description":"DMA Enable for XBAR_OUT1","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DEN1_0","description":"DMA disabled","value":0},{"name":"DEN1_1","description":"DMA enabled","value":1}]},{"name":"IEN1","description":"Interrupt Enable for XBAR_OUT1","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IEN1_0","description":"Interrupt disabled","value":0},{"name":"IEN1_1","description":"Interrupt enabled","value":1}]},{"name":"EDGE1","description":"Active edge for edge detection on XBAR_OUT1","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"EDGE1_0","description":"STS1 never asserts","value":0},{"name":"EDGE1_1","description":"STS1 asserts on rising edges of XBAR_OUT1","value":1},{"name":"EDGE1_2","description":"STS1 asserts on falling edges of XBAR_OUT1","value":2},{"name":"EDGE1_3","description":"STS1 asserts on rising and falling edges of XBAR_OUT1","value":3}]},{"name":"STS1","description":"Edge detection status for XBAR_OUT1","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STS1_0","description":"Active edge not yet detected on XBAR_OUT1","value":0},{"name":"STS1_1","description":"Active edge detected on XBAR_OUT1","value":1}]}]},{"name":"CTRL1","description":"Crossbar A Control Register 1","addressOffset":134,"size":16,"access":"read-write","resetValue":"0","resetMask":"0xFFFF","fields":[{"name":"DEN2","description":"DMA Enable for XBAR_OUT2","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DEN2_0","description":"DMA disabled","value":0},{"name":"DEN2_1","description":"DMA enabled","value":1}]},{"name":"IEN2","description":"Interrupt Enable for XBAR_OUT2","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IEN2_0","description":"Interrupt disabled","value":0},{"name":"IEN2_1","description":"Interrupt enabled","value":1}]},{"name":"EDGE2","description":"Active edge for edge detection on XBAR_OUT2","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"EDGE2_0","description":"STS2 never asserts","value":0},{"name":"EDGE2_1","description":"STS2 asserts on rising edges of XBAR_OUT2","value":1},{"name":"EDGE2_2","description":"STS2 asserts on falling edges of XBAR_OUT2","value":2},{"name":"EDGE2_3","description":"STS2 asserts on rising and falling edges of XBAR_OUT2","value":3}]},{"name":"STS2","description":"Edge detection status for XBAR_OUT2","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STS2_0","description":"Active edge not yet detected on XBAR_OUT2","value":0},{"name":"STS2_1","description":"Active edge detected on XBAR_OUT2","value":1}]},{"name":"DEN3","description":"DMA Enable for XBAR_OUT3","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DEN3_0","description":"DMA disabled","value":0},{"name":"DEN3_1","description":"DMA enabled","value":1}]},{"name":"IEN3","description":"Interrupt Enable for XBAR_OUT3","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IEN3_0","description":"Interrupt disabled","value":0},{"name":"IEN3_1","description":"Interrupt enabled","value":1}]},{"name":"EDGE3","description":"Active edge for edge detection on XBAR_OUT3","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"EDGE3_0","description":"STS3 never asserts","value":0},{"name":"EDGE3_1","description":"STS3 asserts on rising edges of XBAR_OUT3","value":1},{"name":"EDGE3_2","description":"STS3 asserts on falling edges of XBAR_OUT3","value":2},{"name":"EDGE3_3","description":"STS3 asserts on rising and falling edges of XBAR_OUT3","value":3}]},{"name":"STS3","description":"Edge detection status for XBAR_OUT3","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STS3_0","description":"Active edge not yet detected on XBAR_OUT3","value":0},{"name":"STS3_1","description":"Active edge detected on XBAR_OUT3","value":1}]}]}],"addressBlock":{"offset":"0","size":"0x88","usage":"registers"}}