module wideexpr_00331(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 6'sb001010;
  assign y1 = ((ctrl[3]?$signed($signed($signed((s3)^~(s1)))):+(-($signed((u5)&(s0))))))>>>({1{4'b0000}});
  assign y2 = (+(($signed($signed((((3'sb001)!=(s3))<<<((ctrl[0]?s0:s1)))<(u6))))>>>((ctrl[0]?+((ctrl[3]?$unsigned($signed(s0)):($signed(5'sb11100))>>>((5'sb11110)<<(3'sb000)))):s3))))<=(s6);
  assign y3 = s3;
  assign y4 = (s5)>>((ctrl[2]?(ctrl[6]?+(+(s3)):1'sb1):-({(ctrl[3]?s7:(ctrl[4]?5'sb11001:$signed((3'sb011)^~(2'sb01)))),s1})));
  assign y5 = {-($signed((s2)^~(({(5'sb01111)&(s2),(ctrl[2]?4'sb1010:3'b111),~^(s3),$signed(s3)})>>($signed({2{u1}}))))),{(((((ctrl[7]?2'sb10:s3))&((6'sb111011)<<(5'b00101)))^~(s5))<<<(($signed({2{s3}}))|(s5)))+((+(((ctrl[7]?s3:s1))^((5'sb00111)>>(1'sb1))))>>>(-((-(4'b1010))<=((2'sb00)>>(4'b1001))))),(s7)>>($unsigned({1{(ctrl[5]?+(s7):(s1)>>(u4))}})),{1{{4{(ctrl[6]?6'sb011111:-($signed(4'b1011)))}}}},s1}};
  assign y6 = {s7};
  assign y7 = 5'sb00110;
endmodule
