// Seed: 1131443247
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    input supply1 id_5,
    output uwire id_6,
    output wand id_7,
    input supply0 id_8,
    output wire id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri id_12
);
  wor id_14 = 1'b0;
  assign id_6 = 1 == 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    output tri0 id_7,
    input uwire id_8
);
  module_0(
      id_7, id_1, id_1, id_8, id_3, id_3, id_5, id_7, id_3, id_7, id_8, id_0, id_5
  );
  wire id_10;
endmodule
