--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 536 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.019ns.
--------------------------------------------------------------------------------
Slack:                  15.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_25 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.992ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_25 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.BQ      Tcko                  0.476   M_myBlinker_hold_time[26]
                                                       myBlinker/M_holder_q_25
    SLICE_X12Y38.A5      net (fanout=2)        0.676   M_myBlinker_hold_time[25]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (1.338ns logic, 2.654ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  15.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_25 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.977ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_25 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.BQ      Tcko                  0.476   M_myBlinker_hold_time[26]
                                                       myBlinker/M_holder_q_25
    SLICE_X12Y38.A5      net (fanout=2)        0.676   M_myBlinker_hold_time[25]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (1.314ns logic, 2.663ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_26 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_26 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   M_myBlinker_hold_time[26]
                                                       myBlinker/M_holder_q_26
    SLICE_X12Y38.A6      net (fanout=2)        0.605   M_myBlinker_hold_time[26]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.338ns logic, 2.583ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  16.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_26 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.906ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_26 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   M_myBlinker_hold_time[26]
                                                       myBlinker/M_holder_q_26
    SLICE_X12Y38.A6      net (fanout=2)        0.605   M_myBlinker_hold_time[26]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.906ns (1.314ns logic, 2.592ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_24 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.627 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_24 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_myBlinker_hold_time[24]
                                                       myBlinker/M_counter_q_24
    SLICE_X12Y38.A4      net (fanout=7)        0.518   M_myBlinker_hold_time[24]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (1.387ns logic, 2.496ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_24 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.627 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_24 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_myBlinker_hold_time[24]
                                                       myBlinker/M_counter_q_24
    SLICE_X12Y38.A4      net (fanout=7)        0.518   M_myBlinker_hold_time[24]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.363ns logic, 2.505ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X13Y31.D1      net (fanout=3)        0.770   M_myBlinker_hold_time[4]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.392ns logic, 2.459ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  16.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X13Y31.D1      net (fanout=3)        0.770   M_myBlinker_hold_time[4]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (1.368ns logic, 2.468ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack:                  16.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_counter_q_3
    SLICE_X13Y31.D2      net (fanout=3)        0.745   M_myBlinker_hold_time[3]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (1.392ns logic, 2.434ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.811ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_counter_q_3
    SLICE_X13Y31.D2      net (fanout=3)        0.745   M_myBlinker_hold_time[3]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (1.368ns logic, 2.443ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  16.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_25 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_25 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.BQ      Tcko                  0.476   M_myBlinker_hold_time[26]
                                                       myBlinker/M_holder_q_25
    SLICE_X12Y38.A5      net (fanout=2)        0.676   M_myBlinker_hold_time[25]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (1.314ns logic, 2.486ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  16.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_26 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.729ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_26 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   M_myBlinker_hold_time[26]
                                                       myBlinker/M_holder_q_26
    SLICE_X12Y38.A6      net (fanout=2)        0.605   M_myBlinker_hold_time[26]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (1.314ns logic, 2.415ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  16.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.694ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X13Y32.D2      net (fanout=3)        0.745   M_myBlinker_hold_time[7]
    SLICE_X13Y32.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B4      net (fanout=1)        0.999   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (1.392ns logic, 2.302ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  16.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_24 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.627 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_24 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_myBlinker_hold_time[24]
                                                       myBlinker/M_counter_q_24
    SLICE_X12Y38.A4      net (fanout=7)        0.518   M_myBlinker_hold_time[24]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (1.363ns logic, 2.328ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_8 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_8 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   M_myBlinker_hold_time[11]
                                                       myBlinker/M_counter_q_8
    SLICE_X13Y32.D1      net (fanout=3)        0.732   M_myBlinker_hold_time[8]
    SLICE_X13Y32.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B4      net (fanout=1)        0.999   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (1.392ns logic, 2.289ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.679ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X13Y32.D2      net (fanout=3)        0.745   M_myBlinker_hold_time[7]
    SLICE_X13Y32.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B4      net (fanout=1)        0.999   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.679ns (1.368ns logic, 2.311ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_8 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_8 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.AQ      Tcko                  0.525   M_myBlinker_hold_time[11]
                                                       myBlinker/M_counter_q_8
    SLICE_X13Y32.D1      net (fanout=3)        0.732   M_myBlinker_hold_time[8]
    SLICE_X13Y32.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B4      net (fanout=1)        0.999   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.368ns logic, 2.298ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  16.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_4 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_4 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_counter_q_4
    SLICE_X13Y31.D1      net (fanout=3)        0.770   M_myBlinker_hold_time[4]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.368ns logic, 2.291ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  16.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.634ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_counter_q_3
    SLICE_X13Y31.D2      net (fanout=3)        0.745   M_myBlinker_hold_time[3]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (1.368ns logic, 2.266ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  16.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_25 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_25 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.BQ      Tcko                  0.476   M_myBlinker_hold_time[26]
                                                       myBlinker/M_holder_q_25
    SLICE_X12Y38.A5      net (fanout=2)        0.676   M_myBlinker_hold_time[25]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.A5      net (fanout=4)        0.215   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (1.314ns logic, 2.311ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  16.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_5 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.612ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_5 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_counter_q_5
    SLICE_X13Y31.D4      net (fanout=3)        0.531   M_myBlinker_hold_time[5]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.612ns (1.392ns logic, 2.220ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  16.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_5 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_5 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_counter_q_5
    SLICE_X13Y31.D4      net (fanout=3)        0.531   M_myBlinker_hold_time[5]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.368ns logic, 2.229ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_26 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.554ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.627 - 0.619)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_26 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y36.CQ      Tcko                  0.476   M_myBlinker_hold_time[26]
                                                       myBlinker/M_holder_q_26
    SLICE_X12Y38.A6      net (fanout=2)        0.605   M_myBlinker_hold_time[26]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.A5      net (fanout=4)        0.215   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.554ns (1.314ns logic, 2.240ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.541ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_11 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.525   M_myBlinker_hold_time[11]
                                                       myBlinker/M_counter_q_11
    SLICE_X13Y32.D3      net (fanout=3)        0.592   M_myBlinker_hold_time[11]
    SLICE_X13Y32.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B4      net (fanout=1)        0.999   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.541ns (1.392ns logic, 2.149ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  16.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_11 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_11 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.525   M_myBlinker_hold_time[11]
                                                       myBlinker/M_counter_q_11
    SLICE_X13Y32.D3      net (fanout=3)        0.592   M_myBlinker_hold_time[11]
    SLICE_X13Y32.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B4      net (fanout=1)        0.999   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.368ns logic, 2.158ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_24 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.516ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.627 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_24 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y37.AQ      Tcko                  0.525   M_myBlinker_hold_time[24]
                                                       myBlinker/M_counter_q_24
    SLICE_X12Y38.A4      net (fanout=7)        0.518   M_myBlinker_hold_time[24]
    SLICE_X12Y38.A       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>5
    SLICE_X10Y34.B2      net (fanout=1)        1.420   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.A5      net (fanout=4)        0.215   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.516ns (1.363ns logic, 2.153ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  16.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.503ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_counter_q_1
    SLICE_X13Y31.D6      net (fanout=3)        0.422   M_myBlinker_hold_time[1]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.503ns (1.392ns logic, 2.111ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack:                  16.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_7 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_7 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.DQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_counter_q_7
    SLICE_X13Y32.D2      net (fanout=3)        0.745   M_myBlinker_hold_time[7]
    SLICE_X13Y32.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B4      net (fanout=1)        0.999   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (1.368ns logic, 2.134ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  16.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_counter_q_0
    SLICE_X13Y31.D3      net (fanout=3)        0.408   M_myBlinker_hold_time[0]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.392ns logic, 2.097ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  16.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_counter_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_counter_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_counter_q_1
    SLICE_X13Y31.D6      net (fanout=3)        0.422   M_myBlinker_hold_time[1]
    SLICE_X13Y31.D       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.131   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (1.368ns logic, 2.120ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[3]/CLK
  Logical resource: myBlinker/M_counter_q_0/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[3]/CLK
  Logical resource: myBlinker/M_counter_q_1/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[3]/CLK
  Logical resource: myBlinker/M_counter_q_2/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[3]/CLK
  Logical resource: myBlinker/M_counter_q_3/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[7]/CLK
  Logical resource: myBlinker/M_counter_q_4/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[7]/CLK
  Logical resource: myBlinker/M_counter_q_5/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[7]/CLK
  Logical resource: myBlinker/M_counter_q_6/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[7]/CLK
  Logical resource: myBlinker/M_counter_q_7/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[11]/CLK
  Logical resource: myBlinker/M_counter_q_8/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[11]/CLK
  Logical resource: myBlinker/M_counter_q_9/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[11]/CLK
  Logical resource: myBlinker/M_counter_q_10/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[11]/CLK
  Logical resource: myBlinker/M_counter_q_11/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[15]/CLK
  Logical resource: myBlinker/M_counter_q_12/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[15]/CLK
  Logical resource: myBlinker/M_counter_q_13/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[15]/CLK
  Logical resource: myBlinker/M_counter_q_14/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[15]/CLK
  Logical resource: myBlinker/M_counter_q_15/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[19]/CLK
  Logical resource: myBlinker/M_counter_q_16/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[19]/CLK
  Logical resource: myBlinker/M_counter_q_17/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[19]/CLK
  Logical resource: myBlinker/M_counter_q_18/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[19]/CLK
  Logical resource: myBlinker/M_counter_q_19/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[23]/CLK
  Logical resource: myBlinker/M_counter_q_20/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[23]/CLK
  Logical resource: myBlinker/M_counter_q_21/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[23]/CLK
  Logical resource: myBlinker/M_counter_q_22/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[23]/CLK
  Logical resource: myBlinker/M_counter_q_23/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[24]/CLK
  Logical resource: myBlinker/M_counter_q_24/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X10Y31.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[26]/CLK
  Logical resource: myBlinker/M_holder_q_25/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[26]/CLK
  Logical resource: myBlinker/M_holder_q_26/CK
  Location pin: SLICE_X14Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X10Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.019|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 536 paths, 0 nets, and 141 connections

Design statistics:
   Minimum period:   4.019ns{1}   (Maximum frequency: 248.818MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 06 14:15:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



