$date
	Sun Oct 23 04:19:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#298599
b10101 !
1"
#298602
b10101 &
b10101 %
1$
#298603
0"
#298606
b1000000 &
b1000000 %
#298610
b100000 &
b100000 %
#298614
b10000 &
b10000 %
#298618
b1000 &
b1000 %
#298622
b100 &
b100 %
#298626
b10 &
b10 %
#298630
b1 &
1#
b1 %
#298634
b0 &
b0 %
0#
0$
#1305402
b10101 &
b10101 %
1$
1"
#1305403
0"
#1305406
b1000000 &
b1000000 %
#1305410
b100000 &
b100000 %
#1305414
b10000 &
b10000 %
#1305418
b1000 &
b1000 %
#1305422
b100 &
b100 %
#1305426
b10 &
b10 %
#1305430
b1 &
1#
b1 %
#1305434
b0 &
b0 %
0#
0$
#2272836
b10110 !
1"
#2272838
b10110 &
b10110 %
1$
#2272839
0"
#2272842
b1011 &
b1011 %
#2272846
b100010 &
b100010 %
#2272850
b10001 &
b10001 %
#2272854
b110100 &
b110100 %
#2272858
b11010 &
b11010 %
#2272862
b1101 &
b1101 %
#2272866
b101000 &
b101000 %
#2272870
b10100 &
b10100 %
#2272874
b1010 &
b1010 %
#2272878
b101 &
b101 %
#2272882
b10000 &
b10000 %
#2272886
b1000 &
b1000 %
#2272890
b100 &
b100 %
#2272894
b10 &
b10 %
#2272898
b1 &
b1 %
1#
#2272902
b0 &
0#
b0 %
0$
#4500012
