-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity msm_arr_bucket_unit_csim_sr_Block_split24_proc5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    num_padd_ops : IN STD_LOGIC_VECTOR (12 downto 0);
    B_i_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    B_i_ce0 : OUT STD_LOGIC;
    B_i_we0 : OUT STD_LOGIC;
    B_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    B_i_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    B_i_ce1 : OUT STD_LOGIC;
    B_i_we1 : OUT STD_LOGIC;
    B_i_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    BFIFO_1176_dout : IN STD_LOGIC_VECTOR (42 downto 0);
    BFIFO_1176_empty_n : IN STD_LOGIC;
    BFIFO_1176_read : OUT STD_LOGIC;
    count_B_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    count_B_ce0 : OUT STD_LOGIC;
    count_B_q0 : IN STD_LOGIC_VECTOR (12 downto 0);
    BFIFO_2_dout : IN STD_LOGIC_VECTOR (42 downto 0);
    BFIFO_2_empty_n : IN STD_LOGIC;
    BFIFO_2_read : OUT STD_LOGIC;
    BFIFO_2_din : OUT STD_LOGIC_VECTOR (42 downto 0);
    BFIFO_2_full_n : IN STD_LOGIC;
    BFIFO_2_write : OUT STD_LOGIC;
    CFIFO_din : OUT STD_LOGIC_VECTOR (81 downto 0);
    CFIFO_full_n : IN STD_LOGIC;
    CFIFO_write : OUT STD_LOGIC );
end;


architecture behav of msm_arr_bucket_unit_csim_sr_Block_split24_proc5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_pp2_stage1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_pp2_stage2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_pp2_stage3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_pp2_stage4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_pp2_stage5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_pp2_stage6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_pp2_stage7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_pp2_stage8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_pp2_stage9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_pp2_stage10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_pp2_stage11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_pp2_stage12 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_pp2_stage13 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_pp2_stage14 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_pp2_stage15 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage16 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage17 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage18 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_pp2_stage19 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv43_0 : STD_LOGIC_VECTOR (42 downto 0) := "0000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal BFIFO_1176_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage1 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_pp2_stage1 : BOOLEAN;
    signal or_ln142_reg_1405 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_reg_1397 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_1409 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1413 : STD_LOGIC_VECTOR (0 downto 0);
    signal BFIFO_2_i_blk_n : STD_LOGIC;
    signal icmp_ln878_1_reg_1401 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1417 : STD_LOGIC_VECTOR (0 downto 0);
    signal CFIFO_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal and_ln209_reg_1586 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln209_1_reg_1595 : STD_LOGIC_VECTOR (0 downto 0);
    signal nibble_K_V_2_reg_786 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal empty_23_fu_877_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal empty_26_fu_894_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal conv3_i439_fu_911_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv3_i439_reg_1307 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal count_BF2_V_2_reg_1387 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state13_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state33_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal count_BF1_V_2_reg_1392 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln878_fu_945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_1_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_nbreadreq_fu_226_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_nbwritereq_fu_234_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_nbreadreq_fu_242_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_1_reg_1421 : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_predicate_op147_read_state14 : BOOLEAN;
    signal ap_predicate_op154_read_state14 : BOOLEAN;
    signal ap_block_state14_pp2_stage1_iter0 : BOOLEAN;
    signal ap_predicate_op358_write_state34 : BOOLEAN;
    signal ap_block_state34_pp2_stage1_iter1 : BOOLEAN;
    signal ap_block_pp2_stage1_11001 : BOOLEAN;
    signal lhs_V_2_fu_962_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal lhs_V_2_reg_1428 : STD_LOGIC_VECTOR (3 downto 0);
    signal padd_count_V_addr_16_reg_1433 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Val2_s_reg_1444 : STD_LOGIC_VECTOR (42 downto 0);
    signal lhs_V_fu_978_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal lhs_V_reg_1451 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln870_1_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_1_reg_1461 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage2 : signal is "none";
    signal ap_block_state15_pp2_stage2_iter0 : BOOLEAN;
    signal ap_block_pp2_stage2_11001 : BOOLEAN;
    signal icmp_ln870_fu_1083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_reg_1465 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_reg_1469 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_i59_fu_1105_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i59_reg_1473 : STD_LOGIC_VECTOR (63 downto 0);
    signal B_V_1_addr_reg_1478 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_2_addr_reg_1483 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_3_addr_reg_1488 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_4_addr_reg_1493 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_5_addr_reg_1498 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_6_addr_reg_1503 : STD_LOGIC_VECTOR (3 downto 0);
    signal bcount_addr_1_reg_1513 : STD_LOGIC_VECTOR (3 downto 0);
    signal fill_count_addr_1_reg_1518 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_1523 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage5 : signal is "none";
    signal ap_block_state18_pp2_stage5_iter0 : BOOLEAN;
    signal ap_block_pp2_stage5_11001 : BOOLEAN;
    signal icmp_ln199_1_reg_1527 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage6 : signal is "none";
    signal ap_block_state19_pp2_stage6_iter0 : BOOLEAN;
    signal ap_block_pp2_stage6_11001 : BOOLEAN;
    signal icmp_ln199_2_reg_1531 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage7 : signal is "none";
    signal ap_block_state20_pp2_stage7_iter0 : BOOLEAN;
    signal ap_block_pp2_stage7_11001 : BOOLEAN;
    signal icmp_ln199_3_reg_1535 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage8 : signal is "none";
    signal ap_block_state21_pp2_stage8_iter0 : BOOLEAN;
    signal ap_block_pp2_stage8_11001 : BOOLEAN;
    signal icmp_ln199_4_reg_1539 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage9 : signal is "none";
    signal ap_block_state22_pp2_stage9_iter0 : BOOLEAN;
    signal ap_block_pp2_stage9_11001 : BOOLEAN;
    signal icmp_ln199_5_reg_1543 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage10 : signal is "none";
    signal ap_block_state23_pp2_stage10_iter0 : BOOLEAN;
    signal ap_block_pp2_stage10_11001 : BOOLEAN;
    signal icmp_ln199_6_reg_1547 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage11 : signal is "none";
    signal ap_block_state24_pp2_stage11_iter0 : BOOLEAN;
    signal ap_block_pp2_stage11_11001 : BOOLEAN;
    signal icmp_ln199_7_reg_1551 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage12 : signal is "none";
    signal ap_block_state25_pp2_stage12_iter0 : BOOLEAN;
    signal ap_block_pp2_stage12_11001 : BOOLEAN;
    signal icmp_ln199_8_reg_1555 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage13 : signal is "none";
    signal ap_block_state26_pp2_stage13_iter0 : BOOLEAN;
    signal ap_block_pp2_stage13_11001 : BOOLEAN;
    signal icmp_ln199_9_reg_1559 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage14 : signal is "none";
    signal ap_block_state27_pp2_stage14_iter0 : BOOLEAN;
    signal ap_block_pp2_stage14_11001 : BOOLEAN;
    signal icmp_ln199_10_reg_1563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage15 : signal is "none";
    signal ap_block_state28_pp2_stage15_iter0 : BOOLEAN;
    signal ap_block_pp2_stage15_11001 : BOOLEAN;
    signal icmp_ln199_11_reg_1567 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage16 : signal is "none";
    signal ap_block_state29_pp2_stage16_iter0 : BOOLEAN;
    signal ap_block_pp2_stage16_11001 : BOOLEAN;
    signal icmp_ln199_12_reg_1571 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage17 : signal is "none";
    signal ap_block_state30_pp2_stage17_iter0 : BOOLEAN;
    signal ap_block_pp2_stage17_11001 : BOOLEAN;
    signal icmp_ln199_13_reg_1575 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage18 : signal is "none";
    signal ap_block_state31_pp2_stage18_iter0 : BOOLEAN;
    signal ap_block_pp2_stage18_11001 : BOOLEAN;
    signal zext_ln534_fu_1197_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln534_reg_1579 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp2_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage19 : signal is "none";
    signal ap_block_state32_pp2_stage19_iter0 : BOOLEAN;
    signal ap_block_pp2_stage19_11001 : BOOLEAN;
    signal and_ln209_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln209_1_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bcount_addr_3_reg_1609 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state13 : STD_LOGIC;
    signal ap_block_pp2_stage19_subdone : BOOLEAN;
    signal ap_block_pp2_stage1_subdone : BOOLEAN;
    signal padd_count_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal padd_count_V_ce0 : STD_LOGIC;
    signal padd_count_V_we0 : STD_LOGIC;
    signal padd_count_V_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal padd_count_V_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal padd_count_V_ce1 : STD_LOGIC;
    signal padd_count_V_we1 : STD_LOGIC;
    signal padd_count_V_d1 : STD_LOGIC_VECTOR (12 downto 0);
    signal bcount_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal bcount_ce0 : STD_LOGIC;
    signal bcount_we0 : STD_LOGIC;
    signal bcount_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bcount_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fill_count_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fill_count_ce0 : STD_LOGIC;
    signal fill_count_we0 : STD_LOGIC;
    signal fill_count_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fill_count_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B_V_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_1_ce0 : STD_LOGIC;
    signal B_V_1_we0 : STD_LOGIC;
    signal B_V_1_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal B_V_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_0_ce0 : STD_LOGIC;
    signal B_V_0_we0 : STD_LOGIC;
    signal B_V_0_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal B_V_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_2_ce0 : STD_LOGIC;
    signal B_V_2_we0 : STD_LOGIC;
    signal B_V_2_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal B_V_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_3_ce0 : STD_LOGIC;
    signal B_V_3_we0 : STD_LOGIC;
    signal B_V_3_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal B_V_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_4_ce0 : STD_LOGIC;
    signal B_V_4_we0 : STD_LOGIC;
    signal B_V_4_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal B_V_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_5_ce0 : STD_LOGIC;
    signal B_V_5_we0 : STD_LOGIC;
    signal B_V_5_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal B_V_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_6_ce0 : STD_LOGIC;
    signal B_V_6_we0 : STD_LOGIC;
    signal B_V_6_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal B_V_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B_V_7_ce0 : STD_LOGIC;
    signal B_V_7_we0 : STD_LOGIC;
    signal B_V_7_d0 : STD_LOGIC_VECTOR (38 downto 0);
    signal B_V_7_q0 : STD_LOGIC_VECTOR (38 downto 0);
    signal empty_reg_755 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond1518_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_25_reg_766 : STD_LOGIC_VECTOR (4 downto 0);
    signal exitcond17_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_phi_mux_data_V_phi_fu_780_p4 : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_phi_reg_pp2_iter0_data_V_reg_777 : STD_LOGIC_VECTOR (42 downto 0);
    signal ap_phi_mux_nibble_K_V_2_phi_fu_803_p30 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln199_fu_1188_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal p_cast_fu_889_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast13_fu_906_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln708_1_fu_972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln708_fu_988_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln167_fu_1053_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage2 : BOOLEAN;
    signal zext_ln168_fu_1072_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln150_fu_1150_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln151_fu_1169_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp2_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage3 : signal is "none";
    signal ap_block_pp2_stage3 : BOOLEAN;
    signal ap_block_pp2_stage19 : BOOLEAN;
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal count_BF2_V_fu_208 : STD_LOGIC_VECTOR (12 downto 0);
    signal count_BF2_V_3_fu_993_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal count_BF1_V_fu_212 : STD_LOGIC_VECTOR (12 downto 0);
    signal count_BF1_V_3_fu_1077_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal loop_2_iter_2_fu_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_2_iter_fu_1235_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp2_stage1_01001 : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal add_ln691_fu_999_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state16_pp2_stage3_iter0 : BOOLEAN;
    signal ap_block_pp2_stage3_11001 : BOOLEAN;
    signal add_ln186_fu_1174_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp2_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage4 : signal is "none";
    signal ap_block_state17_pp2_stage4_iter0 : BOOLEAN;
    signal ap_block_pp2_stage4_11001 : BOOLEAN;
    signal ap_block_pp2_stage4 : BOOLEAN;
    signal ap_block_pp2_stage5 : BOOLEAN;
    signal ap_block_pp2_stage6 : BOOLEAN;
    signal ap_block_pp2_stage7 : BOOLEAN;
    signal ap_block_pp2_stage8 : BOOLEAN;
    signal ap_block_pp2_stage9 : BOOLEAN;
    signal ap_block_pp2_stage10 : BOOLEAN;
    signal ap_block_pp2_stage11 : BOOLEAN;
    signal ap_block_pp2_stage12 : BOOLEAN;
    signal ap_block_pp2_stage13 : BOOLEAN;
    signal ap_block_pp2_stage14 : BOOLEAN;
    signal ap_block_pp2_stage15 : BOOLEAN;
    signal ap_block_pp2_stage16 : BOOLEAN;
    signal ap_block_pp2_stage17 : BOOLEAN;
    signal ap_block_pp2_stage18 : BOOLEAN;
    signal add_ln212_fu_1246_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln187_fu_1181_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln358_2_fu_1035_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln358_3_fu_1061_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln358_fu_1132_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln358_1_fu_1158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_858_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2_fu_935_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln1347_fu_1010_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln870_fu_1006_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_1_fu_1014_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_3_fu_1026_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_2_fu_1040_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln1_fu_1045_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln674_1_fu_1058_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln168_fu_1066_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal nibble_K_V_fu_1089_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_1123_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_fu_1137_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln_fu_1142_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln674_fu_1155_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal or_ln151_fu_1163_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln209_fu_1202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln874_1_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_1219_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_block_pp2_stage2_subdone : BOOLEAN;
    signal ap_block_pp2_stage3_subdone : BOOLEAN;
    signal ap_block_pp2_stage4_subdone : BOOLEAN;
    signal ap_block_pp2_stage5_subdone : BOOLEAN;
    signal ap_block_pp2_stage6_subdone : BOOLEAN;
    signal ap_block_pp2_stage7_subdone : BOOLEAN;
    signal ap_block_pp2_stage8_subdone : BOOLEAN;
    signal ap_block_pp2_stage9_subdone : BOOLEAN;
    signal ap_block_pp2_stage10_subdone : BOOLEAN;
    signal ap_block_pp2_stage11_subdone : BOOLEAN;
    signal ap_block_pp2_stage12_subdone : BOOLEAN;
    signal ap_block_pp2_stage13_subdone : BOOLEAN;
    signal ap_block_pp2_stage14_subdone : BOOLEAN;
    signal ap_block_pp2_stage15_subdone : BOOLEAN;
    signal ap_block_pp2_stage16_subdone : BOOLEAN;
    signal ap_block_pp2_stage17_subdone : BOOLEAN;
    signal ap_block_pp2_stage18_subdone : BOOLEAN;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_condition_924 : BOOLEAN;
    signal ap_condition_932 : BOOLEAN;
    signal ap_condition_918 : BOOLEAN;
    signal ap_condition_1533 : BOOLEAN;
    signal ap_condition_1538 : BOOLEAN;
    signal ap_condition_1544 : BOOLEAN;
    signal ap_condition_1551 : BOOLEAN;
    signal ap_condition_1559 : BOOLEAN;
    signal ap_condition_1568 : BOOLEAN;
    signal ap_condition_1578 : BOOLEAN;
    signal ap_condition_1589 : BOOLEAN;
    signal ap_condition_1601 : BOOLEAN;
    signal ap_condition_1614 : BOOLEAN;
    signal ap_condition_1628 : BOOLEAN;
    signal ap_condition_1643 : BOOLEAN;
    signal ap_condition_1659 : BOOLEAN;
    signal ap_condition_1530 : BOOLEAN;
    signal ap_condition_149 : BOOLEAN;
    signal ap_condition_128 : BOOLEAN;
    signal ap_condition_116 : BOOLEAN;
    signal ap_condition_843 : BOOLEAN;
    signal ap_condition_801 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_padd_count_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (12 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_bcount IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_fill_count IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (38 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (38 downto 0) );
    end component;


    component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (38 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (38 downto 0) );
    end component;



begin
    padd_count_V_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_padd_count_V
    generic map (
        DataWidth => 13,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => padd_count_V_address0,
        ce0 => padd_count_V_ce0,
        we0 => padd_count_V_we0,
        d0 => ap_const_lv13_0,
        q0 => padd_count_V_q0,
        address1 => padd_count_V_address1,
        ce1 => padd_count_V_ce1,
        we1 => padd_count_V_we1,
        d1 => padd_count_V_d1);

    bcount_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_bcount
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => bcount_address0,
        ce0 => bcount_ce0,
        we0 => bcount_we0,
        d0 => bcount_d0,
        q0 => bcount_q0);

    fill_count_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_fill_count
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fill_count_address0,
        ce0 => fill_count_ce0,
        we0 => fill_count_we0,
        d0 => fill_count_d0,
        q0 => fill_count_q0);

    B_V_1_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_1
    generic map (
        DataWidth => 39,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_1_address0,
        ce0 => B_V_1_ce0,
        we0 => B_V_1_we0,
        d0 => B_V_2_q0,
        q0 => B_V_1_q0);

    B_V_0_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_0
    generic map (
        DataWidth => 39,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_0_address0,
        ce0 => B_V_0_ce0,
        we0 => B_V_0_we0,
        d0 => B_V_1_q0,
        q0 => B_V_0_q0);

    B_V_2_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_0
    generic map (
        DataWidth => 39,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_2_address0,
        ce0 => B_V_2_ce0,
        we0 => B_V_2_we0,
        d0 => B_V_3_q0,
        q0 => B_V_2_q0);

    B_V_3_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_0
    generic map (
        DataWidth => 39,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_3_address0,
        ce0 => B_V_3_ce0,
        we0 => B_V_3_we0,
        d0 => B_V_4_q0,
        q0 => B_V_3_q0);

    B_V_4_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_0
    generic map (
        DataWidth => 39,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_4_address0,
        ce0 => B_V_4_ce0,
        we0 => B_V_4_we0,
        d0 => B_V_5_q0,
        q0 => B_V_4_q0);

    B_V_5_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_0
    generic map (
        DataWidth => 39,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_5_address0,
        ce0 => B_V_5_ce0,
        we0 => B_V_5_we0,
        d0 => B_V_6_q0,
        q0 => B_V_5_q0);

    B_V_6_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_0
    generic map (
        DataWidth => 39,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_6_address0,
        ce0 => B_V_6_ce0,
        we0 => B_V_6_we0,
        d0 => B_V_7_q0,
        q0 => B_V_6_q0);

    B_V_7_U : component msm_arr_bucket_unit_csim_sr_Block_split24_proc5_B_V_0
    generic map (
        DataWidth => 39,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => B_V_7_address0,
        ce0 => B_V_7_ce0,
        we0 => B_V_7_we0,
        d0 => B_V_7_d0,
        q0 => B_V_7_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state13) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage19) and (ap_const_boolean_0 = ap_block_pp2_stage19_subdone)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0)))) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1530)) then
                if ((ap_const_boolean_1 = ap_condition_1659)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_E;
                elsif ((ap_const_boolean_1 = ap_condition_1643)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_D;
                elsif ((ap_const_boolean_1 = ap_condition_1628)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_C;
                elsif ((ap_const_boolean_1 = ap_condition_1614)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_B;
                elsif ((ap_const_boolean_1 = ap_condition_1601)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_A;
                elsif ((ap_const_boolean_1 = ap_condition_1589)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_9;
                elsif ((ap_const_boolean_1 = ap_condition_1578)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_8;
                elsif ((ap_const_boolean_1 = ap_condition_1568)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_7;
                elsif ((ap_const_boolean_1 = ap_condition_1559)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_6;
                elsif ((ap_const_boolean_1 = ap_condition_1551)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_5;
                elsif ((ap_const_boolean_1 = ap_condition_1544)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_4;
                elsif ((ap_const_boolean_1 = ap_condition_1538)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_3;
                elsif ((ap_const_boolean_1 = ap_condition_1533)) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001))) then 
                    ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786 <= ap_const_lv4_1;
                end if;
            end if; 
        end if;
    end process;

    count_BF1_V_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                count_BF1_V_fu_212 <= ap_const_lv13_0;
            elsif ((((icmp_ln870_fu_1083_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((icmp_ln870_fu_1083_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
                count_BF1_V_fu_212 <= count_BF1_V_3_fu_1077_p2;
            end if; 
        end if;
    end process;

    count_BF2_V_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                count_BF2_V_fu_208 <= ap_const_lv13_0;
            elsif ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))))) then 
                count_BF2_V_fu_208 <= count_BF2_V_3_fu_993_p2;
            end if; 
        end if;
    end process;

    empty_25_reg_766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                empty_25_reg_766 <= ap_const_lv5_0;
            elsif (((exitcond17_fu_900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                empty_25_reg_766 <= empty_26_fu_894_p2;
            end if; 
        end if;
    end process;

    empty_reg_755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1518_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                empty_reg_755 <= empty_23_fu_877_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                empty_reg_755 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    loop_2_iter_2_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                loop_2_iter_2_fu_216 <= ap_const_lv32_0;
            elsif (((icmp_ln209_1_fu_1229_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln209_reg_1586) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
                loop_2_iter_2_fu_216 <= loop_2_iter_fu_1235_p2;
            end if; 
        end if;
    end process;

    nibble_K_V_2_reg_786_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_801)) then
                if ((ap_const_boolean_1 = ap_condition_843)) then 
                    nibble_K_V_2_reg_786 <= select_ln199_fu_1188_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    nibble_K_V_2_reg_786 <= ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (((((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_fu_1083_p2 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then
                B_V_1_addr_reg_1478 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
                B_V_2_addr_reg_1483 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
                B_V_3_addr_reg_1488 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
                B_V_4_addr_reg_1493 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
                B_V_5_addr_reg_1498 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
                B_V_6_addr_reg_1503 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
                bcount_addr_1_reg_1513 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
                    conv_i59_reg_1473(3 downto 0) <= conv_i59_fu_1105_p1(3 downto 0);
                fill_count_addr_1_reg_1518 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage19) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001))) then
                and_ln209_reg_1586 <= and_ln209_fu_1213_p2;
                    zext_ln534_reg_1579(3 downto 0) <= zext_ln534_fu_1197_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln209_1_fu_1229_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_1 = and_ln209_reg_1586) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                bcount_addr_3_reg_1609 <= zext_ln534_reg_1579(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                    conv3_i439_reg_1307(12 downto 0) <= conv3_i439_fu_911_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                count_BF1_V_2_reg_1392 <= count_BF1_V_fu_212;
                count_BF2_V_2_reg_1387 <= count_BF2_V_fu_208;
                icmp_ln878_1_reg_1401 <= icmp_ln878_1_fu_951_p2;
                icmp_ln878_reg_1397 <= icmp_ln878_fu_945_p2;
                or_ln142_reg_1405 <= or_ln142_fu_956_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_10_reg_1563 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_10_reg_1563 = ap_const_lv1_0) and (icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_11_reg_1567 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_11_reg_1567 = ap_const_lv1_0) and (icmp_ln199_10_reg_1563 = ap_const_lv1_0) and (icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_12_reg_1571 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_12_reg_1571 = ap_const_lv1_0) and (icmp_ln199_11_reg_1567 = ap_const_lv1_0) and (icmp_ln199_10_reg_1563 = ap_const_lv1_0) and (icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_13_reg_1575 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_1_reg_1527 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_2_reg_1531 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_3_reg_1535 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_4_reg_1539 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_5_reg_1543 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_6_reg_1547 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_7_reg_1551 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_8_reg_1555 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_9_reg_1559 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                icmp_ln199_reg_1523 <= grp_fu_868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_1 = and_ln209_reg_1586) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                icmp_ln209_1_reg_1595 <= icmp_ln209_1_fu_1229_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and ((((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then
                icmp_ln870_1_reg_1461 <= icmp_ln870_1_fu_1020_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001))) then
                icmp_ln870_reg_1465 <= icmp_ln870_fu_1083_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_fu_1083_p2 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then
                icmp_ln874_reg_1469 <= icmp_ln874_fu_1099_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and ((((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then
                lhs_V_2_reg_1428 <= BFIFO_2_dout(42 downto 39);
                padd_count_V_addr_16_reg_1433 <= zext_ln708_1_fu_972_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001))) then
                lhs_V_reg_1451 <= BFIFO_1176_dout(42 downto 39);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op147_read_state14 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001))) then
                p_Val2_1_reg_1421 <= BFIFO_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op154_read_state14 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001))) then
                p_Val2_s_reg_1444 <= BFIFO_1176_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_226_p3 = ap_const_lv1_1) and (or_ln142_fu_956_p2 = ap_const_lv1_1) and (icmp_ln878_fu_945_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_6_reg_1413 <= (0=>BFIFO_2_full_n, others=>'-');
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and ((((tmp_nbreadreq_fu_226_p3 = ap_const_lv1_0) and (or_ln142_fu_956_p2 = ap_const_lv1_1) and (icmp_ln878_1_fu_951_p2 = ap_const_lv1_1)) or ((tmp_6_nbwritereq_fu_234_p3 = ap_const_lv1_0) and (or_ln142_fu_956_p2 = ap_const_lv1_1) and (icmp_ln878_1_fu_951_p2 = ap_const_lv1_1))) or ((or_ln142_fu_956_p2 = ap_const_lv1_1) and (icmp_ln878_1_fu_951_p2 = ap_const_lv1_1) and (icmp_ln878_fu_945_p2 = ap_const_lv1_0))))) then
                tmp_9_reg_1417 <= tmp_9_nbreadreq_fu_242_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln142_fu_956_p2 = ap_const_lv1_1) and (icmp_ln878_fu_945_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                tmp_reg_1409 <= tmp_nbreadreq_fu_226_p3;
            end if;
        end if;
    end process;
    conv3_i439_reg_1307(31 downto 13) <= "0000000000000000000";
    conv_i59_reg_1473(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    zext_ln534_reg_1579(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_CS_fsm_state9, ap_CS_fsm_state11, or_ln142_fu_956_p2, ap_block_pp2_stage0_subdone, ap_block_pp2_stage19_subdone, ap_block_pp2_stage1_subdone, exitcond1518_fu_883_p2, exitcond17_fu_900_p2, ap_block_pp2_stage2_subdone, ap_block_pp2_stage3_subdone, ap_block_pp2_stage4_subdone, ap_block_pp2_stage5_subdone, ap_block_pp2_stage6_subdone, ap_block_pp2_stage7_subdone, ap_block_pp2_stage8_subdone, ap_block_pp2_stage9_subdone, ap_block_pp2_stage10_subdone, ap_block_pp2_stage11_subdone, ap_block_pp2_stage12_subdone, ap_block_pp2_stage13_subdone, ap_block_pp2_stage14_subdone, ap_block_pp2_stage15_subdone, ap_block_pp2_stage16_subdone, ap_block_pp2_stage17_subdone, ap_block_pp2_stage18_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((exitcond1518_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((exitcond17_fu_900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((or_ln142_fu_956_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                elsif (((or_ln142_fu_956_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_pp2_stage1 => 
                if ((not(((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage1;
                end if;
            when ap_ST_fsm_pp2_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage2;
                end if;
            when ap_ST_fsm_pp2_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage3;
                end if;
            when ap_ST_fsm_pp2_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage4;
                end if;
            when ap_ST_fsm_pp2_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage5;
                end if;
            when ap_ST_fsm_pp2_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage6;
                end if;
            when ap_ST_fsm_pp2_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage7;
                end if;
            when ap_ST_fsm_pp2_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage8;
                end if;
            when ap_ST_fsm_pp2_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage9;
                end if;
            when ap_ST_fsm_pp2_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage10;
                end if;
            when ap_ST_fsm_pp2_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage11;
                end if;
            when ap_ST_fsm_pp2_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage12;
                end if;
            when ap_ST_fsm_pp2_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage13;
                end if;
            when ap_ST_fsm_pp2_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage14;
                end if;
            when ap_ST_fsm_pp2_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage15;
                end if;
            when ap_ST_fsm_pp2_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage16;
                end if;
            when ap_ST_fsm_pp2_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage17;
                end if;
            when ap_ST_fsm_pp2_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage18;
                end if;
            when ap_ST_fsm_pp2_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp2_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage19;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    BFIFO_1176_blk_n_assign_proc : process(BFIFO_1176_empty_n, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            BFIFO_1176_blk_n <= BFIFO_1176_empty_n;
        else 
            BFIFO_1176_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    BFIFO_1176_read_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_predicate_op154_read_state14, ap_block_pp2_stage1_11001)
    begin
        if (((ap_predicate_op154_read_state14 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            BFIFO_1176_read <= ap_const_logic_1;
        else 
            BFIFO_1176_read <= ap_const_logic_0;
        end if; 
    end process;

    BFIFO_2_din <= ap_const_lv43_0;

    BFIFO_2_i_blk_n_assign_proc : process(BFIFO_2_empty_n, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            BFIFO_2_i_blk_n <= BFIFO_2_empty_n;
        else 
            BFIFO_2_i_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    BFIFO_2_read_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_predicate_op147_read_state14, ap_block_pp2_stage1_11001)
    begin
        if (((ap_predicate_op147_read_state14 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            BFIFO_2_read <= ap_const_logic_1;
        else 
            BFIFO_2_read <= ap_const_logic_0;
        end if; 
    end process;

    BFIFO_2_write <= ap_const_logic_0;

    B_V_0_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage0, conv_i59_reg_1473, zext_ln534_reg_1579, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, ap_block_pp2_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            B_V_0_address0 <= zext_ln534_reg_1579(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            B_V_0_address0 <= conv_i59_reg_1473(4 - 1 downto 0);
        else 
            B_V_0_address0 <= "XXXX";
        end if; 
    end process;


    B_V_0_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            B_V_0_ce0 <= ap_const_logic_1;
        else 
            B_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_0_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_0_we0 <= ap_const_logic_1;
        else 
            B_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, conv_i59_fu_1105_p1, B_V_1_addr_reg_1478, zext_ln534_reg_1579, ap_block_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, ap_block_pp2_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            B_V_1_address0 <= zext_ln534_reg_1579(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            B_V_1_address0 <= B_V_1_addr_reg_1478;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            B_V_1_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
        else 
            B_V_1_address0 <= "XXXX";
        end if; 
    end process;


    B_V_1_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            B_V_1_ce0 <= ap_const_logic_1;
        else 
            B_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_1_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_1_we0 <= ap_const_logic_1;
        else 
            B_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_2_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, conv_i59_fu_1105_p1, B_V_2_addr_reg_1483, ap_block_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3)
    begin
        if ((ap_enable_reg_pp2_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3))) then 
                B_V_2_address0 <= B_V_2_addr_reg_1483;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2))) then 
                B_V_2_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
            else 
                B_V_2_address0 <= "XXXX";
            end if;
        else 
            B_V_2_address0 <= "XXXX";
        end if; 
    end process;


    B_V_2_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            B_V_2_ce0 <= ap_const_logic_1;
        else 
            B_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_2_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_2_we0 <= ap_const_logic_1;
        else 
            B_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_3_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, conv_i59_fu_1105_p1, B_V_3_addr_reg_1488, ap_block_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3)
    begin
        if ((ap_enable_reg_pp2_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3))) then 
                B_V_3_address0 <= B_V_3_addr_reg_1488;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2))) then 
                B_V_3_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
            else 
                B_V_3_address0 <= "XXXX";
            end if;
        else 
            B_V_3_address0 <= "XXXX";
        end if; 
    end process;


    B_V_3_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            B_V_3_ce0 <= ap_const_logic_1;
        else 
            B_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_3_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_3_we0 <= ap_const_logic_1;
        else 
            B_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, conv_i59_fu_1105_p1, B_V_4_addr_reg_1493, ap_block_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3)
    begin
        if ((ap_enable_reg_pp2_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3))) then 
                B_V_4_address0 <= B_V_4_addr_reg_1493;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2))) then 
                B_V_4_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
            else 
                B_V_4_address0 <= "XXXX";
            end if;
        else 
            B_V_4_address0 <= "XXXX";
        end if; 
    end process;


    B_V_4_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            B_V_4_ce0 <= ap_const_logic_1;
        else 
            B_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_4_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_4_we0 <= ap_const_logic_1;
        else 
            B_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_5_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, conv_i59_fu_1105_p1, B_V_5_addr_reg_1498, ap_block_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3)
    begin
        if ((ap_enable_reg_pp2_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3))) then 
                B_V_5_address0 <= B_V_5_addr_reg_1498;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2))) then 
                B_V_5_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
            else 
                B_V_5_address0 <= "XXXX";
            end if;
        else 
            B_V_5_address0 <= "XXXX";
        end if; 
    end process;


    B_V_5_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            B_V_5_ce0 <= ap_const_logic_1;
        else 
            B_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_5_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_5_we0 <= ap_const_logic_1;
        else 
            B_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_6_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, conv_i59_fu_1105_p1, B_V_6_addr_reg_1503, ap_block_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3)
    begin
        if ((ap_enable_reg_pp2_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3))) then 
                B_V_6_address0 <= B_V_6_addr_reg_1503;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2))) then 
                B_V_6_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
            else 
                B_V_6_address0 <= "XXXX";
            end if;
        else 
            B_V_6_address0 <= "XXXX";
        end if; 
    end process;


    B_V_6_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            B_V_6_ce0 <= ap_const_logic_1;
        else 
            B_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_V_6_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_6_we0 <= ap_const_logic_1;
        else 
            B_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_7_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);

    B_V_7_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_fu_1020_p2, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, icmp_ln870_fu_1083_p2, icmp_ln874_fu_1099_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_fu_1083_p2 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_7_ce0 <= ap_const_logic_1;
        else 
            B_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    B_V_7_d0 <= ap_phi_mux_data_V_phi_fu_780_p4(39 - 1 downto 0);

    B_V_7_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_fu_1020_p2, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, icmp_ln870_fu_1083_p2, icmp_ln874_fu_1099_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_fu_1083_p2 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_fu_1099_p2 = ap_const_lv1_0) and (icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))))) then 
            B_V_7_we0 <= ap_const_logic_1;
        else 
            B_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_i_address0_assign_proc : process(zext_ln168_fu_1072_p1, zext_ln151_fu_1169_p1, ap_condition_924, ap_condition_932, ap_condition_918)
    begin
        if ((ap_const_boolean_1 = ap_condition_918)) then
            if ((ap_const_boolean_1 = ap_condition_932)) then 
                B_i_address0 <= zext_ln151_fu_1169_p1(5 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_924)) then 
                B_i_address0 <= zext_ln168_fu_1072_p1(5 - 1 downto 0);
            else 
                B_i_address0 <= "XXXXX";
            end if;
        else 
            B_i_address0 <= "XXXXX";
        end if; 
    end process;


    B_i_address1_assign_proc : process(zext_ln167_fu_1053_p1, zext_ln150_fu_1150_p1, ap_condition_924, ap_condition_932, ap_condition_918)
    begin
        if ((ap_const_boolean_1 = ap_condition_918)) then
            if ((ap_const_boolean_1 = ap_condition_932)) then 
                B_i_address1 <= zext_ln150_fu_1150_p1(5 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_924)) then 
                B_i_address1 <= zext_ln167_fu_1053_p1(5 - 1 downto 0);
            else 
                B_i_address1 <= "XXXXX";
            end if;
        else 
            B_i_address1 <= "XXXXX";
        end if; 
    end process;


    B_i_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_fu_1020_p2, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, icmp_ln870_fu_1083_p2)
    begin
        if ((((icmp_ln870_fu_1083_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))))) then 
            B_i_ce0 <= ap_const_logic_1;
        else 
            B_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    B_i_ce1_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_fu_1020_p2, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, icmp_ln870_fu_1083_p2)
    begin
        if ((((icmp_ln870_fu_1083_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))))) then 
            B_i_ce1 <= ap_const_logic_1;
        else 
            B_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    B_i_d0_assign_proc : process(zext_ln358_3_fu_1061_p1, zext_ln358_1_fu_1158_p1, ap_condition_924, ap_condition_932, ap_condition_918)
    begin
        if ((ap_const_boolean_1 = ap_condition_918)) then
            if ((ap_const_boolean_1 = ap_condition_932)) then 
                B_i_d0 <= zext_ln358_1_fu_1158_p1;
            elsif ((ap_const_boolean_1 = ap_condition_924)) then 
                B_i_d0 <= zext_ln358_3_fu_1061_p1;
            else 
                B_i_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            B_i_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_i_d1_assign_proc : process(zext_ln358_2_fu_1035_p1, zext_ln358_fu_1132_p1, ap_condition_924, ap_condition_932, ap_condition_918)
    begin
        if ((ap_const_boolean_1 = ap_condition_918)) then
            if ((ap_const_boolean_1 = ap_condition_932)) then 
                B_i_d1 <= zext_ln358_fu_1132_p1;
            elsif ((ap_const_boolean_1 = ap_condition_924)) then 
                B_i_d1 <= zext_ln358_2_fu_1035_p1;
            else 
                B_i_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            B_i_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    B_i_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_fu_1020_p2, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, icmp_ln870_fu_1083_p2)
    begin
        if ((((icmp_ln870_fu_1083_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))))) then 
            B_i_we0 <= ap_const_logic_1;
        else 
            B_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    B_i_we1_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_fu_1020_p2, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, icmp_ln870_fu_1083_p2)
    begin
        if ((((icmp_ln870_fu_1083_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))))) then 
            B_i_we1 <= ap_const_logic_1;
        else 
            B_i_we1 <= ap_const_logic_0;
        end if; 
    end process;


    CFIFO_blk_n_assign_proc : process(CFIFO_full_n, ap_CS_fsm_pp2_stage1, ap_block_pp2_stage1, ap_enable_reg_pp2_iter1, and_ln209_reg_1586, icmp_ln209_1_reg_1595)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (icmp_ln209_1_reg_1595 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln209_reg_1586) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            CFIFO_blk_n <= CFIFO_full_n;
        else 
            CFIFO_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    CFIFO_din <= ((nibble_K_V_2_reg_786 & B_V_1_q0) & B_V_0_q0);

    CFIFO_write_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter1, ap_predicate_op358_write_state34, ap_block_pp2_stage1_11001)
    begin
        if (((ap_predicate_op358_write_state34 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001))) then 
            CFIFO_write <= ap_const_logic_1;
        else 
            CFIFO_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln186_fu_1174_p2 <= std_logic_vector(unsigned(bcount_q0) + unsigned(ap_const_lv32_1));
    add_ln187_fu_1181_p2 <= std_logic_vector(unsigned(fill_count_q0) + unsigned(ap_const_lv32_1));
    add_ln212_fu_1246_p2 <= std_logic_vector(unsigned(bcount_q0) + unsigned(ap_const_lv32_FFFFFFFE));
    add_ln691_fu_999_p2 <= std_logic_vector(unsigned(padd_count_V_q0) + unsigned(ap_const_lv13_1));
    and_ln209_fu_1213_p2 <= (icmp_ln874_1_fu_1207_p2 and icmp_ln209_fu_1202_p2);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(12);
    ap_CS_fsm_pp2_stage1 <= ap_CS_fsm(13);
    ap_CS_fsm_pp2_stage10 <= ap_CS_fsm(22);
    ap_CS_fsm_pp2_stage11 <= ap_CS_fsm(23);
    ap_CS_fsm_pp2_stage12 <= ap_CS_fsm(24);
    ap_CS_fsm_pp2_stage13 <= ap_CS_fsm(25);
    ap_CS_fsm_pp2_stage14 <= ap_CS_fsm(26);
    ap_CS_fsm_pp2_stage15 <= ap_CS_fsm(27);
    ap_CS_fsm_pp2_stage16 <= ap_CS_fsm(28);
    ap_CS_fsm_pp2_stage17 <= ap_CS_fsm(29);
    ap_CS_fsm_pp2_stage18 <= ap_CS_fsm(30);
    ap_CS_fsm_pp2_stage19 <= ap_CS_fsm(31);
    ap_CS_fsm_pp2_stage2 <= ap_CS_fsm(14);
    ap_CS_fsm_pp2_stage3 <= ap_CS_fsm(15);
    ap_CS_fsm_pp2_stage4 <= ap_CS_fsm(16);
    ap_CS_fsm_pp2_stage5 <= ap_CS_fsm(17);
    ap_CS_fsm_pp2_stage6 <= ap_CS_fsm(18);
    ap_CS_fsm_pp2_stage7 <= ap_CS_fsm(19);
    ap_CS_fsm_pp2_stage8 <= ap_CS_fsm(20);
    ap_CS_fsm_pp2_stage9 <= ap_CS_fsm(21);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state35 <= ap_CS_fsm(32);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage1_01001_assign_proc : process(BFIFO_1176_empty_n, BFIFO_2_empty_n, CFIFO_full_n, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_predicate_op147_read_state14, ap_predicate_op154_read_state14, ap_predicate_op358_write_state34)
    begin
                ap_block_pp2_stage1_01001 <= (((ap_const_logic_0 = CFIFO_full_n) and (ap_predicate_op358_write_state34 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = BFIFO_1176_empty_n) and (ap_predicate_op154_read_state14 = ap_const_boolean_1)) or ((ap_const_logic_0 = BFIFO_2_empty_n) and (ap_predicate_op147_read_state14 = ap_const_boolean_1)))));
    end process;


    ap_block_pp2_stage1_11001_assign_proc : process(BFIFO_1176_empty_n, BFIFO_2_empty_n, CFIFO_full_n, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_predicate_op147_read_state14, ap_predicate_op154_read_state14, ap_predicate_op358_write_state34)
    begin
                ap_block_pp2_stage1_11001 <= (((ap_const_logic_0 = CFIFO_full_n) and (ap_predicate_op358_write_state34 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = BFIFO_1176_empty_n) and (ap_predicate_op154_read_state14 = ap_const_boolean_1)) or ((ap_const_logic_0 = BFIFO_2_empty_n) and (ap_predicate_op147_read_state14 = ap_const_boolean_1)))));
    end process;


    ap_block_pp2_stage1_subdone_assign_proc : process(BFIFO_1176_empty_n, BFIFO_2_empty_n, CFIFO_full_n, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_predicate_op147_read_state14, ap_predicate_op154_read_state14, ap_predicate_op358_write_state34)
    begin
                ap_block_pp2_stage1_subdone <= (((ap_const_logic_0 = CFIFO_full_n) and (ap_predicate_op358_write_state34 = ap_const_boolean_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((ap_const_logic_0 = BFIFO_1176_empty_n) and (ap_predicate_op154_read_state14 = ap_const_boolean_1)) or ((ap_const_logic_0 = BFIFO_2_empty_n) and (ap_predicate_op147_read_state14 = ap_const_boolean_1)))));
    end process;

        ap_block_pp2_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;

        ap_block_state13_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state14_pp2_stage1_iter0_assign_proc : process(BFIFO_1176_empty_n, BFIFO_2_empty_n, ap_predicate_op147_read_state14, ap_predicate_op154_read_state14)
    begin
                ap_block_state14_pp2_stage1_iter0 <= (((ap_const_logic_0 = BFIFO_1176_empty_n) and (ap_predicate_op154_read_state14 = ap_const_boolean_1)) or ((ap_const_logic_0 = BFIFO_2_empty_n) and (ap_predicate_op147_read_state14 = ap_const_boolean_1)));
    end process;

        ap_block_state15_pp2_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp2_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp2_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp2_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp2_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp2_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp2_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp2_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp2_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp2_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp2_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp2_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp2_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp2_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp2_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp2_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp2_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state34_pp2_stage1_iter1_assign_proc : process(CFIFO_full_n, ap_predicate_op358_write_state34)
    begin
                ap_block_state34_pp2_stage1_iter1 <= ((ap_const_logic_0 = CFIFO_full_n) and (ap_predicate_op358_write_state34 = ap_const_boolean_1));
    end process;


    ap_condition_116_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1)
    begin
                ap_condition_116 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_128_assign_proc : process(or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413)
    begin
                ap_condition_128 <= ((tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1));
    end process;


    ap_condition_149_assign_proc : process(or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417)
    begin
                ap_condition_149 <= ((((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)));
    end process;


    ap_condition_1530_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, grp_fu_868_p2)
    begin
                ap_condition_1530 <= ((grp_fu_868_p2 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_1533_assign_proc : process(icmp_ln199_reg_1523, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001)
    begin
                ap_condition_1533 <= ((icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001));
    end process;


    ap_condition_1538_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001)
    begin
                ap_condition_1538 <= ((icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001));
    end process;


    ap_condition_1544_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001)
    begin
                ap_condition_1544 <= ((icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage8) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001));
    end process;


    ap_condition_1551_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001)
    begin
                ap_condition_1551 <= ((icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage9) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001));
    end process;


    ap_condition_1559_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, ap_CS_fsm_pp2_stage10, ap_block_pp2_stage10_11001)
    begin
                ap_condition_1559 <= ((icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage10) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001));
    end process;


    ap_condition_1568_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001)
    begin
                ap_condition_1568 <= ((icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage11) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001));
    end process;


    ap_condition_1578_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001)
    begin
                ap_condition_1578 <= ((icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage12) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001));
    end process;


    ap_condition_1589_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, icmp_ln199_7_reg_1551, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001)
    begin
                ap_condition_1589 <= ((icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage13) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001));
    end process;


    ap_condition_1601_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, icmp_ln199_7_reg_1551, icmp_ln199_8_reg_1555, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14_11001)
    begin
                ap_condition_1601 <= ((icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage14) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001));
    end process;


    ap_condition_1614_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, icmp_ln199_7_reg_1551, icmp_ln199_8_reg_1555, icmp_ln199_9_reg_1559, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15_11001)
    begin
                ap_condition_1614 <= ((icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage15) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001));
    end process;


    ap_condition_1628_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, icmp_ln199_7_reg_1551, icmp_ln199_8_reg_1555, icmp_ln199_9_reg_1559, icmp_ln199_10_reg_1563, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001)
    begin
                ap_condition_1628 <= ((icmp_ln199_10_reg_1563 = ap_const_lv1_0) and (icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage16) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001));
    end process;


    ap_condition_1643_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, icmp_ln199_7_reg_1551, icmp_ln199_8_reg_1555, icmp_ln199_9_reg_1559, icmp_ln199_10_reg_1563, icmp_ln199_11_reg_1567, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001)
    begin
                ap_condition_1643 <= ((icmp_ln199_11_reg_1567 = ap_const_lv1_0) and (icmp_ln199_10_reg_1563 = ap_const_lv1_0) and (icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage17) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001));
    end process;


    ap_condition_1659_assign_proc : process(icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, icmp_ln199_7_reg_1551, icmp_ln199_8_reg_1555, icmp_ln199_9_reg_1559, icmp_ln199_10_reg_1563, icmp_ln199_11_reg_1567, icmp_ln199_12_reg_1571, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001)
    begin
                ap_condition_1659 <= ((icmp_ln199_12_reg_1571 = ap_const_lv1_0) and (icmp_ln199_11_reg_1567 = ap_const_lv1_0) and (icmp_ln199_10_reg_1563 = ap_const_lv1_0) and (icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage18) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001));
    end process;


    ap_condition_801_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001)
    begin
                ap_condition_801 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage19) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_843_assign_proc : process(or_ln142_reg_1405, icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, icmp_ln199_7_reg_1551, icmp_ln199_8_reg_1555, icmp_ln199_9_reg_1559, icmp_ln199_10_reg_1563, icmp_ln199_11_reg_1567, icmp_ln199_12_reg_1571, icmp_ln199_13_reg_1575)
    begin
                ap_condition_843 <= ((icmp_ln199_13_reg_1575 = ap_const_lv1_0) and (icmp_ln199_12_reg_1571 = ap_const_lv1_0) and (icmp_ln199_11_reg_1567 = ap_const_lv1_0) and (icmp_ln199_10_reg_1563 = ap_const_lv1_0) and (icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1));
    end process;


    ap_condition_918_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2)
    begin
                ap_condition_918 <= ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1));
    end process;


    ap_condition_924_assign_proc : process(or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, icmp_ln870_1_fu_1020_p2)
    begin
                ap_condition_924 <= ((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_1) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)));
    end process;


    ap_condition_932_assign_proc : process(or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln870_fu_1083_p2)
    begin
                ap_condition_932 <= ((icmp_ln870_fu_1083_p2 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1));
    end process;


    ap_condition_pp2_exit_iter0_state13_assign_proc : process(or_ln142_fu_956_p2)
    begin
        if ((or_ln142_fu_956_p2 = ap_const_lv1_0)) then 
            ap_condition_pp2_exit_iter0_state13 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_data_V_phi_fu_780_p4_assign_proc : process(or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, p_Val2_1_reg_1421, p_Val2_s_reg_1444, icmp_ln870_1_fu_1020_p2, icmp_ln870_fu_1083_p2, ap_phi_reg_pp2_iter0_data_V_reg_777)
    begin
        if (((((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln870_1_fu_1020_p2 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))) then 
            ap_phi_mux_data_V_phi_fu_780_p4 <= p_Val2_1_reg_1421;
        elsif (((icmp_ln870_fu_1083_p2 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) then 
            ap_phi_mux_data_V_phi_fu_780_p4 <= p_Val2_s_reg_1444;
        else 
            ap_phi_mux_data_V_phi_fu_780_p4 <= ap_phi_reg_pp2_iter0_data_V_reg_777;
        end if; 
    end process;


    ap_phi_mux_nibble_K_V_2_phi_fu_803_p30_assign_proc : process(or_ln142_reg_1405, icmp_ln199_reg_1523, icmp_ln199_1_reg_1527, icmp_ln199_2_reg_1531, icmp_ln199_3_reg_1535, icmp_ln199_4_reg_1539, icmp_ln199_5_reg_1543, icmp_ln199_6_reg_1547, icmp_ln199_7_reg_1551, icmp_ln199_8_reg_1555, icmp_ln199_9_reg_1559, icmp_ln199_10_reg_1563, icmp_ln199_11_reg_1567, icmp_ln199_12_reg_1571, icmp_ln199_13_reg_1575, ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786, select_ln199_fu_1188_p3)
    begin
        if (((icmp_ln199_13_reg_1575 = ap_const_lv1_0) and (icmp_ln199_12_reg_1571 = ap_const_lv1_0) and (icmp_ln199_11_reg_1567 = ap_const_lv1_0) and (icmp_ln199_10_reg_1563 = ap_const_lv1_0) and (icmp_ln199_9_reg_1559 = ap_const_lv1_0) and (icmp_ln199_8_reg_1555 = ap_const_lv1_0) and (icmp_ln199_7_reg_1551 = ap_const_lv1_0) and (icmp_ln199_6_reg_1547 = ap_const_lv1_0) and (icmp_ln199_5_reg_1543 = ap_const_lv1_0) and (icmp_ln199_4_reg_1539 = ap_const_lv1_0) and (icmp_ln199_3_reg_1535 = ap_const_lv1_0) and (icmp_ln199_2_reg_1531 = ap_const_lv1_0) and (icmp_ln199_1_reg_1527 = ap_const_lv1_0) and (icmp_ln199_reg_1523 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) then 
            ap_phi_mux_nibble_K_V_2_phi_fu_803_p30 <= select_ln199_fu_1188_p3;
        else 
            ap_phi_mux_nibble_K_V_2_phi_fu_803_p30 <= ap_phi_reg_pp2_iter0_nibble_K_V_2_reg_786;
        end if; 
    end process;

    ap_phi_reg_pp2_iter0_data_V_reg_777 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op147_read_state14_assign_proc : process(or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417)
    begin
                ap_predicate_op147_read_state14 <= ((((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)));
    end process;


    ap_predicate_op154_read_state14_assign_proc : process(or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413)
    begin
                ap_predicate_op154_read_state14 <= ((tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1));
    end process;


    ap_predicate_op358_write_state34_assign_proc : process(and_ln209_reg_1586, icmp_ln209_1_reg_1595)
    begin
                ap_predicate_op358_write_state34 <= ((icmp_ln209_1_reg_1595 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln209_reg_1586));
    end process;

    ap_ready <= internal_ap_ready;

    bcount_address0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1, ap_enable_reg_pp2_iter1, ap_CS_fsm_state9, ap_CS_fsm_pp2_stage0, ap_CS_fsm_pp2_stage2, conv_i59_fu_1105_p1, bcount_addr_1_reg_1513, ap_CS_fsm_pp2_stage5, ap_CS_fsm_pp2_stage6, ap_CS_fsm_pp2_stage7, ap_CS_fsm_pp2_stage8, ap_CS_fsm_pp2_stage9, ap_CS_fsm_pp2_stage10, ap_CS_fsm_pp2_stage11, ap_CS_fsm_pp2_stage12, ap_CS_fsm_pp2_stage13, ap_CS_fsm_pp2_stage14, ap_CS_fsm_pp2_stage15, ap_CS_fsm_pp2_stage16, ap_CS_fsm_pp2_stage17, ap_CS_fsm_pp2_stage18, zext_ln534_reg_1579, bcount_addr_3_reg_1609, p_cast_fu_889_p1, ap_block_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, ap_block_pp2_stage0, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4, ap_block_pp2_stage5, ap_block_pp2_stage6, ap_block_pp2_stage7, ap_block_pp2_stage8, ap_block_pp2_stage9, ap_block_pp2_stage10, ap_block_pp2_stage11, ap_block_pp2_stage12, ap_block_pp2_stage13, ap_block_pp2_stage14, ap_block_pp2_stage15, ap_block_pp2_stage16, ap_block_pp2_stage17, ap_block_pp2_stage18)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            bcount_address0 <= bcount_addr_3_reg_1609;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            bcount_address0 <= zext_ln534_reg_1579(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage18) and (ap_const_boolean_0 = ap_block_pp2_stage18) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage17) and (ap_const_boolean_0 = ap_block_pp2_stage17) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage16) and (ap_const_boolean_0 = ap_block_pp2_stage16) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage15) and (ap_const_boolean_0 = ap_block_pp2_stage15) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage14) and (ap_const_boolean_0 = ap_block_pp2_stage14) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage13) and (ap_const_boolean_0 = ap_block_pp2_stage13) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage12) and (ap_const_boolean_0 = ap_block_pp2_stage12) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage11) and (ap_const_boolean_0 = ap_block_pp2_stage11) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage10) and (ap_const_boolean_0 = ap_block_pp2_stage10) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage9) and (ap_const_boolean_0 = ap_block_pp2_stage9) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage8) and (ap_const_boolean_0 = ap_block_pp2_stage8) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_const_boolean_0 = ap_block_pp2_stage7) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_const_boolean_0 = ap_block_pp2_stage6) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_const_boolean_0 = ap_block_pp2_stage5) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_const_boolean_0 = ap_block_pp2_stage4) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= bcount_addr_1_reg_1513;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            bcount_address0 <= p_cast_fu_889_p1(4 - 1 downto 0);
        else 
            bcount_address0 <= "XXXX";
        end if; 
    end process;


    bcount_ce0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1, ap_CS_fsm_state9, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_block_pp2_stage1_11001, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage5, ap_block_pp2_stage5_11001, ap_CS_fsm_pp2_stage6, ap_block_pp2_stage6_11001, ap_CS_fsm_pp2_stage7, ap_block_pp2_stage7_11001, ap_CS_fsm_pp2_stage8, ap_block_pp2_stage8_11001, ap_CS_fsm_pp2_stage9, ap_block_pp2_stage9_11001, ap_CS_fsm_pp2_stage10, ap_block_pp2_stage10_11001, ap_CS_fsm_pp2_stage11, ap_block_pp2_stage11_11001, ap_CS_fsm_pp2_stage12, ap_block_pp2_stage12_11001, ap_CS_fsm_pp2_stage13, ap_block_pp2_stage13_11001, ap_CS_fsm_pp2_stage14, ap_block_pp2_stage14_11001, ap_CS_fsm_pp2_stage15, ap_block_pp2_stage15_11001, ap_CS_fsm_pp2_stage16, ap_block_pp2_stage16_11001, ap_CS_fsm_pp2_stage17, ap_block_pp2_stage17_11001, ap_CS_fsm_pp2_stage18, ap_block_pp2_stage18_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001, ap_CS_fsm_pp2_stage4, ap_block_pp2_stage4_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage18) and (ap_const_boolean_0 = ap_block_pp2_stage18_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage17) and (ap_const_boolean_0 = ap_block_pp2_stage17_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage16) and (ap_const_boolean_0 = ap_block_pp2_stage16_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage15) and (ap_const_boolean_0 = ap_block_pp2_stage15_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage14) and (ap_const_boolean_0 = ap_block_pp2_stage14_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage13) and (ap_const_boolean_0 = ap_block_pp2_stage13_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage12) and (ap_const_boolean_0 = ap_block_pp2_stage12_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage11) and (ap_const_boolean_0 = ap_block_pp2_stage11_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage10) and (ap_const_boolean_0 = ap_block_pp2_stage10_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage9) and (ap_const_boolean_0 = ap_block_pp2_stage9_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage8) and (ap_const_boolean_0 = ap_block_pp2_stage8_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage7) and (ap_const_boolean_0 = ap_block_pp2_stage7_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage6) and (ap_const_boolean_0 = ap_block_pp2_stage6_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage5) and (ap_const_boolean_0 = ap_block_pp2_stage5_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage4) and (ap_const_boolean_0 = ap_block_pp2_stage4_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            bcount_ce0 <= ap_const_logic_1;
        else 
            bcount_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bcount_d0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1, ap_enable_reg_pp2_iter1, ap_CS_fsm_state9, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, add_ln186_fu_1174_p2, add_ln212_fu_1246_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage1))) then 
            bcount_d0 <= add_ln212_fu_1246_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            bcount_d0 <= add_ln186_fu_1174_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            bcount_d0 <= ap_const_lv32_0;
        else 
            bcount_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bcount_we0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, ap_enable_reg_pp2_iter1, and_ln209_reg_1586, icmp_ln209_1_reg_1595, ap_CS_fsm_state9, ap_block_pp2_stage1_11001, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, exitcond1518_fu_883_p2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))) or ((exitcond1518_fu_883_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (icmp_ln209_1_reg_1595 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln209_reg_1586) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001)))) then 
            bcount_we0 <= ap_const_logic_1;
        else 
            bcount_we0 <= ap_const_logic_0;
        end if; 
    end process;

    conv3_i439_fu_911_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(num_padd_ops),32));
    conv_i59_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nibble_K_V_fu_1089_p4),64));
    count_BF1_V_3_fu_1077_p2 <= std_logic_vector(unsigned(count_BF1_V_2_reg_1392) + unsigned(ap_const_lv13_1));
    count_BF2_V_3_fu_993_p2 <= std_logic_vector(unsigned(count_BF2_V_2_reg_1387) + unsigned(ap_const_lv13_1));

    count_B_address0_assign_proc : process(zext_ln708_1_fu_972_p1, zext_ln708_fu_988_p1, ap_condition_149, ap_condition_128, ap_condition_116)
    begin
        if ((ap_const_boolean_1 = ap_condition_116)) then
            if ((ap_const_boolean_1 = ap_condition_128)) then 
                count_B_address0 <= zext_ln708_fu_988_p1(4 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_149)) then 
                count_B_address0 <= zext_ln708_1_fu_972_p1(4 - 1 downto 0);
            else 
                count_B_address0 <= "XXXX";
            end if;
        else 
            count_B_address0 <= "XXXX";
        end if; 
    end process;


    count_B_ce0_assign_proc : process(ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, ap_block_pp2_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            count_B_ce0 <= ap_const_logic_1;
        else 
            count_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_23_fu_877_p2 <= std_logic_vector(unsigned(empty_reg_755) + unsigned(ap_const_lv5_1));
    empty_26_fu_894_p2 <= std_logic_vector(unsigned(empty_25_reg_766) + unsigned(ap_const_lv5_1));
    exitcond1518_fu_883_p2 <= "1" when (empty_reg_755 = ap_const_lv5_10) else "0";
    exitcond17_fu_900_p2 <= "1" when (empty_25_reg_766 = ap_const_lv5_10) else "0";

    fill_count_address0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state11, ap_CS_fsm_pp2_stage2, conv_i59_fu_1105_p1, fill_count_addr_1_reg_1518, zext_ln534_fu_1197_p1, ap_CS_fsm_pp2_stage19, p_cast13_fu_906_p1, ap_block_pp2_stage2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, ap_block_pp2_stage19)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage19) and (ap_const_boolean_0 = ap_block_pp2_stage19) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            fill_count_address0 <= zext_ln534_fu_1197_p1(4 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            fill_count_address0 <= fill_count_addr_1_reg_1518;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            fill_count_address0 <= conv_i59_fu_1105_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            fill_count_address0 <= p_cast13_fu_906_p1(4 - 1 downto 0);
        else 
            fill_count_address0 <= "XXXX";
        end if; 
    end process;


    fill_count_ce0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state11, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_pp2_stage19, ap_block_pp2_stage19_11001, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage19) and (ap_const_boolean_0 = ap_block_pp2_stage19_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then 
            fill_count_ce0 <= ap_const_logic_1;
        else 
            fill_count_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fill_count_d0_assign_proc : process(ap_enable_reg_pp2_iter0, ap_CS_fsm_state11, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3, add_ln187_fu_1181_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            fill_count_d0 <= add_ln187_fu_1181_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            fill_count_d0 <= ap_const_lv32_0;
        else 
            fill_count_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fill_count_we0_assign_proc : process(ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, ap_CS_fsm_state11, icmp_ln870_1_reg_1461, icmp_ln870_reg_1465, icmp_ln874_reg_1469, exitcond17_fu_900_p2, ap_CS_fsm_pp2_stage3, ap_block_pp2_stage3_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp2_stage3) and (ap_const_boolean_0 = ap_block_pp2_stage3_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (((((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_reg_1465 = ap_const_lv1_0) and (tmp_6_reg_1413 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_1) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((icmp_ln874_reg_1469 = ap_const_lv1_0) and (icmp_ln870_1_reg_1461 = ap_const_lv1_0) and (tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))) or ((exitcond17_fu_900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            fill_count_we0 <= ap_const_logic_1;
        else 
            fill_count_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_858_p4 <= bcount_q0(31 downto 1);
    grp_fu_868_p2 <= "1" when (signed(grp_fu_858_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln209_1_fu_1229_p2 <= "1" when (signed(tmp_22_fu_1219_p4) > signed(ap_const_lv29_0)) else "0";
    icmp_ln209_fu_1202_p2 <= "1" when (signed(loop_2_iter_2_fu_216) < signed(conv3_i439_reg_1307)) else "0";
    icmp_ln870_1_fu_1020_p2 <= "1" when (zext_ln870_fu_1006_p1 = ret_V_1_fu_1014_p2) else "0";
    icmp_ln870_fu_1083_p2 <= "1" when (count_B_q0 = ap_const_lv13_1) else "0";
    icmp_ln874_1_fu_1207_p2 <= "0" when (ap_phi_mux_nibble_K_V_2_phi_fu_803_p30 = ap_const_lv4_0) else "1";
    icmp_ln874_fu_1099_p2 <= "1" when (nibble_K_V_fu_1089_p4 = ap_const_lv4_0) else "0";
    icmp_ln878_1_fu_951_p2 <= "1" when (unsigned(count_BF2_V_fu_208) < unsigned(num_padd_ops)) else "0";
    icmp_ln878_fu_945_p2 <= "1" when (tmp_2_fu_935_p4 = ap_const_lv6_0) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_2_fu_962_p4 <= BFIFO_2_dout(42 downto 39);
    lhs_V_fu_978_p4 <= BFIFO_1176_dout(42 downto 39);
    loop_2_iter_fu_1235_p2 <= std_logic_vector(unsigned(loop_2_iter_2_fu_216) + unsigned(ap_const_lv32_1));
    nibble_K_V_fu_1089_p4 <= ap_phi_mux_data_V_phi_fu_780_p4(42 downto 39);
    or_ln142_fu_956_p2 <= (icmp_ln878_fu_945_p2 or icmp_ln878_1_fu_951_p2);
    or_ln151_fu_1163_p2 <= (shl_ln_fu_1142_p3 or ap_const_lv5_1);
    or_ln168_fu_1066_p2 <= (shl_ln1_fu_1045_p3 or ap_const_lv5_1);
    p_Result_3_fu_1026_p4 <= p_Val2_1_reg_1421(38 downto 13);
    p_Result_s_fu_1123_p4 <= p_Val2_s_reg_1444(38 downto 13);
    p_cast13_fu_906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_25_reg_766),64));
    p_cast_fu_889_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_755),64));

    padd_count_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_block_pp2_stage1, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, zext_ln708_1_fu_972_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            padd_count_V_address0 <= zext_ln708_1_fu_972_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            padd_count_V_address0 <= ap_const_lv64_F(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            padd_count_V_address0 <= ap_const_lv64_D(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            padd_count_V_address0 <= ap_const_lv64_B(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            padd_count_V_address0 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            padd_count_V_address0 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            padd_count_V_address0 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padd_count_V_address0 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            padd_count_V_address0 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            padd_count_V_address0 <= "XXXX";
        end if; 
    end process;


    padd_count_V_address1_assign_proc : process(ap_CS_fsm_state1, ap_enable_reg_pp2_iter0, ap_CS_fsm_state8, padd_count_V_addr_16_reg_1433, ap_CS_fsm_pp2_stage2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_block_pp2_stage2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            padd_count_V_address1 <= padd_count_V_addr_16_reg_1433;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            padd_count_V_address1 <= ap_const_lv64_E(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            padd_count_V_address1 <= ap_const_lv64_C(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            padd_count_V_address1 <= ap_const_lv64_A(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            padd_count_V_address1 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            padd_count_V_address1 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            padd_count_V_address1 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            padd_count_V_address1 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            padd_count_V_address1 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            padd_count_V_address1 <= "XXXX";
        end if; 
    end process;


    padd_count_V_ce0_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_pp2_stage1, ap_enable_reg_pp2_iter0, ap_CS_fsm_state8, ap_block_pp2_stage1_11001, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage1) and (ap_const_boolean_0 = ap_block_pp2_stage1_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            padd_count_V_ce0 <= ap_const_logic_1;
        else 
            padd_count_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    padd_count_V_ce1_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ap_enable_reg_pp2_iter0, ap_CS_fsm_state8, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            padd_count_V_ce1 <= ap_const_logic_1;
        else 
            padd_count_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    padd_count_V_d1_assign_proc : process(ap_CS_fsm_state1, ap_enable_reg_pp2_iter0, ap_CS_fsm_state8, ap_CS_fsm_pp2_stage2, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_block_pp2_stage2, add_ln691_fu_999_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            padd_count_V_d1 <= add_ln691_fu_999_p2;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            padd_count_V_d1 <= ap_const_lv13_0;
        else 
            padd_count_V_d1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    padd_count_V_we0_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state8, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state8) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            padd_count_V_we0 <= ap_const_logic_1;
        else 
            padd_count_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    padd_count_V_we1_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, ap_enable_reg_pp2_iter0, or_ln142_reg_1405, icmp_ln878_reg_1397, tmp_reg_1409, tmp_6_reg_1413, icmp_ln878_1_reg_1401, tmp_9_reg_1417, ap_CS_fsm_state8, ap_CS_fsm_pp2_stage2, ap_block_pp2_stage2_11001, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state8) or ((ap_const_logic_1 = ap_CS_fsm_pp2_stage2) and (ap_const_boolean_0 = ap_block_pp2_stage2_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and ((((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_reg_1409 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (tmp_6_reg_1413 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1))) or ((tmp_9_reg_1417 = ap_const_lv1_1) and (icmp_ln878_1_reg_1401 = ap_const_lv1_1) and (icmp_ln878_reg_1397 = ap_const_lv1_0) and (or_ln142_reg_1405 = ap_const_lv1_1)))) or (not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            padd_count_V_we1 <= ap_const_logic_1;
        else 
            padd_count_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    ret_V_1_fu_1014_p2 <= std_logic_vector(unsigned(zext_ln1347_fu_1010_p1) + unsigned(ap_const_lv14_3FFF));
    ret_V_2_fu_1040_p2 <= std_logic_vector(unsigned(lhs_V_2_reg_1428) + unsigned(ap_const_lv4_F));
    ret_V_fu_1137_p2 <= std_logic_vector(unsigned(lhs_V_reg_1451) + unsigned(ap_const_lv4_F));
    select_ln199_fu_1188_p3 <= 
        ap_const_lv4_F when (grp_fu_868_p2(0) = '1') else 
        ap_const_lv4_0;
    shl_ln1_fu_1045_p3 <= (ret_V_2_fu_1040_p2 & ap_const_lv1_0);
    shl_ln_fu_1142_p3 <= (ret_V_fu_1137_p2 & ap_const_lv1_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_22_fu_1219_p4 <= fill_count_q0(31 downto 3);
    tmp_2_fu_935_p4 <= count_BF1_V_fu_212(12 downto 7);
    tmp_6_nbwritereq_fu_234_p3 <= (0=>BFIFO_2_full_n, others=>'-');
    tmp_9_nbreadreq_fu_242_p3 <= (0=>(BFIFO_2_empty_n), others=>'-');
    tmp_nbreadreq_fu_226_p3 <= (0=>(BFIFO_1176_empty_n), others=>'-');
    trunc_ln674_1_fu_1058_p1 <= p_Val2_1_reg_1421(13 - 1 downto 0);
    trunc_ln674_fu_1155_p1 <= p_Val2_s_reg_1444(13 - 1 downto 0);
    zext_ln1347_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_B_q0),14));
    zext_ln150_fu_1150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1142_p3),64));
    zext_ln151_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln151_fu_1163_p2),64));
    zext_ln167_fu_1053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1045_p3),64));
    zext_ln168_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln168_fu_1066_p2),64));
    zext_ln358_1_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln674_fu_1155_p1),32));
    zext_ln358_2_fu_1035_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_1026_p4),32));
    zext_ln358_3_fu_1061_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln674_1_fu_1058_p1),32));
    zext_ln358_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_1123_p4),32));
    zext_ln534_fu_1197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nibble_K_V_2_phi_fu_803_p30),64));
    zext_ln708_1_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_2_fu_962_p4),64));
    zext_ln708_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lhs_V_fu_978_p4),64));
    zext_ln870_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln691_fu_999_p2),14));
end behav;
