#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f7b7cf07310 .scope module, "inverter_test" "inverter_test" 2 9;
 .timescale 0 0;
v0x7f7b7cf1a8c0_0 .var "a", 0 0;
v0x7f7b7cf1a970_0 .net "y", 0 0, L_0x7f7b7cf1aa20;  1 drivers
S_0x7f7b7cf07c20 .scope module, "uut" "inverter" 2 14, 2 1 0, S_0x7f7b7cf07310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x7f7b7cf1aa20 .functor NOT 1, v0x7f7b7cf1a8c0_0, C4<0>, C4<0>, C4<0>;
v0x7f7b7cf07480_0 .net "a", 0 0, v0x7f7b7cf1a8c0_0;  1 drivers
v0x7f7b7cf1a810_0 .net "y", 0 0, L_0x7f7b7cf1aa20;  alias, 1 drivers
    .scope S_0x7f7b7cf07310;
T_0 ;
    %vpi_call 2 17 "$dumpfile", "inverter.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7b7cf07310 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b7cf1a8c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b7cf1a8c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7b7cf1a8c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7b7cf1a8c0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "inverter.v";
