Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon May  9 00:48:22 2022
| Host         : mvh-VirtualBox running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_3_timing_summary_routed.rpt -pb project_3_timing_summary_routed.pb -rpx project_3_timing_summary_routed.rpx -warn_on_violation
| Design       : project_3
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  188         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (188)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (371)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (188)
--------------------------
 There are 116 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: clk_slow_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (371)
--------------------------------------------------
 There are 371 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  375          inf        0.000                      0                  375           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           375 Endpoints
Min Delay           375 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            servo[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 3.966ns (52.012%)  route 3.659ns (47.988%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDSE                         0.000     0.000 r  pwm_reg[1]/C
    SLICE_X62Y31         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  pwm_reg[1]/Q
                         net (fo=1, routed)           3.659     4.115    servo_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         3.510     7.625 r  servo_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.625    servo[1]
    M16                                                               r  servo[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            servo[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.609ns  (logic 3.956ns (51.989%)  route 3.653ns (48.011%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDSE                         0.000     0.000 r  pwm_reg[3]/C
    SLICE_X58Y37         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  pwm_reg[3]/Q
                         net (fo=1, routed)           3.653     4.109    servo_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.500     7.609 r  servo_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.609    servo[3]
    L16                                                               r  servo[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            servo[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 3.955ns (52.123%)  route 3.633ns (47.878%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDSE                         0.000     0.000 r  pwm_reg[2]/C
    SLICE_X63Y42         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  pwm_reg[2]/Q
                         net (fo=1, routed)           3.633     4.089    servo_OBUF[2]
    L15                  OBUF (Prop_obuf_I_O)         3.499     7.587 r  servo_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.587    servo[2]
    L15                                                               r  servo[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            servo[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 3.954ns (53.226%)  route 3.475ns (46.774%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDSE                         0.000     0.000 r  pwm_reg[0]/C
    SLICE_X58Y38         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  pwm_reg[0]/Q
                         net (fo=1, routed)           3.475     3.931    servo_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.498     7.428 r  servo_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.428    servo[0]
    M14                                                               r  servo[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            position_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 1.567ns (26.254%)  route 4.401ns (73.746%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=121, routed)         3.169     4.612    btn_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  position[0]_i_1/O
                         net (fo=18, routed)          1.232     5.968    position[0]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  position_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            position_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 1.567ns (26.254%)  route 4.401ns (73.746%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=121, routed)         3.169     4.612    btn_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  position[0]_i_1/O
                         net (fo=18, routed)          1.232     5.968    position[0]_i_1_n_0
    SLICE_X57Y38         FDRE                                         r  position_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            position_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 1.567ns (26.254%)  route 4.401ns (73.746%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=121, routed)         3.169     4.612    btn_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  position[0]_i_1/O
                         net (fo=18, routed)          1.232     5.968    position[0]_i_1_n_0
    SLICE_X57Y38         FDRE                                         r  position_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            position_reg[17]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 1.567ns (26.254%)  route 4.401ns (73.746%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=121, routed)         3.169     4.612    btn_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  position[0]_i_1/O
                         net (fo=18, routed)          1.232     5.968    position[0]_i_1_n_0
    SLICE_X57Y38         FDRE                                         r  position_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            position_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 1.567ns (26.254%)  route 4.401ns (73.746%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=121, routed)         3.169     4.612    btn_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  position[0]_i_1/O
                         net (fo=18, routed)          1.232     5.968    position[0]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  position_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            position_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.968ns  (logic 1.567ns (26.254%)  route 4.401ns (73.746%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn_IBUF[1]_inst/O
                         net (fo=121, routed)         3.169     4.612    btn_IBUF[1]
    SLICE_X65Y28         LUT6 (Prop_lut6_I4_O)        0.124     4.736 r  position[0]_i_1/O
                         net (fo=18, routed)          1.232     5.968    position[0]_i_1_n_0
    SLICE_X57Y36         FDRE                                         r  position_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 position2_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y40         FDRE                         0.000     0.000 r  position2_reg[2]/C
    SLICE_X65Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  position2_reg[2]/Q
                         net (fo=2, routed)           0.068     0.209    position2_reg[2]
    SLICE_X65Y40         FDRE                                         r  position2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  position_reg[0]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  position_reg[0]/Q
                         net (fo=2, routed)           0.068     0.232    position_reg[0]
    SLICE_X60Y36         FDRE                                         r  position_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  position_reg[1]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  position_reg[1]/Q
                         net (fo=2, routed)           0.068     0.232    position_reg[1]
    SLICE_X60Y36         FDRE                                         r  position_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE                         0.000     0.000 r  position_reg[2]/C
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  position_reg[2]/Q
                         net (fo=2, routed)           0.068     0.232    position_reg[2]
    SLICE_X60Y36         FDRE                                         r  position_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE                         0.000     0.000 r  position3_reg[2]/C
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  position3_reg[2]/Q
                         net (fo=2, routed)           0.122     0.250    position3_reg[2]
    SLICE_X58Y29         FDRE                                         r  position3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.462%)  route 0.126ns (49.538%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  position1_reg[0]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  position1_reg[0]/Q
                         net (fo=2, routed)           0.126     0.254    position1_reg[0]
    SLICE_X63Y30         FDRE                                         r  position1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE                         0.000     0.000 r  position2_reg[1]/C
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  position2_reg[1]/Q
                         net (fo=2, routed)           0.170     0.311    position2_reg[1]
    SLICE_X63Y41         FDRE                                         r  position2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.128ns (40.876%)  route 0.185ns (59.124%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  position1_reg[2]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  position1_reg[2]/Q
                         net (fo=2, routed)           0.185     0.313    position1_reg[2]
    SLICE_X63Y30         FDRE                                         r  position1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            position3_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.128ns (39.526%)  route 0.196ns (60.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDRE                         0.000     0.000 r  position3_reg[1]/C
    SLICE_X58Y29         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  position3_reg[1]/Q
                         net (fo=2, routed)           0.196     0.324    position3_reg[1]
    SLICE_X58Y29         FDRE                                         r  position3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter1_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE                         0.000     0.000 r  counter1_reg[16]/C
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter1_reg[16]/Q
                         net (fo=3, routed)           0.118     0.259    counter1_reg_n_0_[16]
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter1_reg[16]_i_1_n_4
    SLICE_X61Y31         FDRE                                         r  counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------





