0.7
2020.1
May 27 2020
20:09:33
H:/GitHub/lab5/one_second_clock_behaviour.vhd,1661316505,vhdl,,,,one_second_clock_behaviour,,,,,,,,
H:/GitHub/lab5/project_5/project_5.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
H:/GitHub/lab5/project_5/project_5.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd,1661301140,vhdl,,,,c_counter_binary_0,,,,,,,,
H:/GitHub/lab5/project_5/project_5.srcs/sources_1/ip/clk_5MHz/clk_5MHz_sim_netlist.vhdl,1660530445,vhdl,,,,clk_5mhz;clk_5mhz_clk_5mhz_clk_wiz,,,,,,,,
H:/GitHub/lab5/ssd_decoder.vhd,1661141359,vhdl,,,,ssd_decoder,,,,,,,,
