vendor_name = ModelSim
source_file = 1, /home/krishna/GIT/Toplevel/Ir_latch.vhd
source_file = 1, /home/krishna/GIT/Toplevel/Shifter.vhd
source_file = 1, /home/krishna/GIT/Toplevel/DataRegister.vhd
source_file = 1, /home/krishna/GIT/Toplevel/sixteen_bit_nand.vhd
source_file = 1, /home/krishna/GIT/Toplevel/final.vhd
source_file = 1, /home/krishna/GIT/Toplevel/Sign_Extender_by_7.vhd
source_file = 1, /home/krishna/GIT/Toplevel/memory.vhd
source_file = 1, /home/krishna/GIT/Toplevel/sixteen_bit_subtracter.vhd
source_file = 1, /home/krishna/GIT/Toplevel/controller.vhd
source_file = 1, /home/krishna/GIT/Toplevel/mux41.vhd
source_file = 1, /home/krishna/GIT/Toplevel/ALU.vhd
source_file = 1, /home/krishna/GIT/Toplevel/Components.vhd
source_file = 1, /home/krishna/GIT/Toplevel/RegFile.vhd
source_file = 1, /home/krishna/GIT/Toplevel/PriorityEncoder.vhd
source_file = 1, /home/krishna/GIT/Toplevel/mux81.vhd
source_file = 1, /home/krishna/GIT/Toplevel/Sign_Extender_by_10.vhd
source_file = 1, /home/krishna/GIT/Toplevel/sixteen_bit_adder.vhd
source_file = 1, /home/krishna/GIT/Toplevel/Datapath.vhd
source_file = 1, /home/krishna/GIT/Toplevel/mux21.vhd
source_file = 1, /home/krishna/GIT/Toplevel/flag.vhd
source_file = 1, /home/krishna/Quartus_16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/krishna/Quartus_16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/krishna/Quartus_16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/krishna/Quartus_16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/krishna/GIT/Toplevel/db/Final.cbx.xml
design_name = Final
instance = comp, \clock~input\, clock~input, Final, 1
