Classic Timing Analyzer report for PQP
Fri May 17 14:21:12 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+-------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                     ; To                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+-------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.123 ns                        ; ControlUnit:ControlUnit|state.BgtCompare ; MuxMemToRegOut[0]                                     ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 78.09 MHz ( period = 12.806 ns ) ; ControlUnit:ControlUnit|state.BgtCompare ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.Start      ; ControlUnit:ControlUnit|nextstate.WaitMemRead_2039    ; clock      ; clock    ; 276          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                          ;                                                       ;            ;          ; 276          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------+-------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 78.09 MHz ( period = 12.806 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 8.198 ns                ;
; N/A                                     ; 78.31 MHz ( period = 12.770 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 8.146 ns                ;
; N/A                                     ; 78.67 MHz ( period = 12.712 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 8.209 ns                ;
; N/A                                     ; 78.89 MHz ( period = 12.676 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 8.157 ns                ;
; N/A                                     ; 80.05 MHz ( period = 12.492 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 8.034 ns                ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 8.044 ns                ;
; N/A                                     ; 80.63 MHz ( period = 12.402 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_2062          ; ControlUnit:ControlUnit|state.Start                   ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_2016         ; ControlUnit:ControlUnit|state.Decode                  ; clock      ; clock    ; None                        ; None                      ; 0.536 ns                ;
; N/A                                     ; 80.66 MHz ( period = 12.398 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 8.045 ns                ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 8.055 ns                ;
; N/A                                     ; 80.92 MHz ( period = 12.358 ns )                    ; ControlUnit:ControlUnit|nextstate.BgtCompare_1232     ; ControlUnit:ControlUnit|state.BgtCompare              ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 81.01 MHz ( period = 12.344 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_1274     ; ControlUnit:ControlUnit|state.BneCompare              ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 81.01 MHz ( period = 12.344 ns )                    ; ControlUnit:ControlUnit|nextstate.BneCompare_1274     ; ControlUnit:ControlUnit|state.BneCompare~DUPLICATE    ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; ControlUnit:ControlUnit|nextstate.BleCompare_1190     ; ControlUnit:ControlUnit|state.BleCompare              ; clock      ; clock    ; None                        ; None                      ; 0.518 ns                ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.936 ns                ;
; N/A                                     ; 81.16 MHz ( period = 12.322 ns )                    ; ControlUnit:ControlUnit|nextstate.BeqCompare_1316     ; ControlUnit:ControlUnit|state.BeqCompare              ; clock      ; clock    ; None                        ; None                      ; 0.510 ns                ;
; N/A                                     ; 81.29 MHz ( period = 12.302 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.940 ns                ;
; N/A                                     ; 81.34 MHz ( period = 12.294 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.936 ns                ;
; N/A                                     ; 81.67 MHz ( period = 12.244 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.947 ns                ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.905 ns                ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.951 ns                ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.947 ns                ;
; N/A                                     ; 82.39 MHz ( period = 12.138 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.916 ns                ;
; N/A                                     ; 82.90 MHz ( period = 12.062 ns )                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; ControlUnit:ControlUnit|state.OverflowExc             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 83.06 MHz ( period = 12.040 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.809 ns                ;
; N/A                                     ; 83.14 MHz ( period = 12.028 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.803 ns                ;
; N/A                                     ; 83.19 MHz ( period = 12.020 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.797 ns                ;
; N/A                                     ; 83.38 MHz ( period = 11.994 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; ControlUnit:ControlUnit|state.WriteInRegAddi          ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 83.71 MHz ( period = 11.946 ns )                    ; ControlUnit:ControlUnit|state.Ble                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.820 ns                ;
; N/A                                     ; 83.79 MHz ( period = 11.934 ns )                    ; ControlUnit:ControlUnit|state.Beq                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.814 ns                ;
; N/A                                     ; 83.85 MHz ( period = 11.926 ns )                    ; ControlUnit:ControlUnit|state.Break                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.808 ns                ;
; N/A                                     ; 84.53 MHz ( period = 11.830 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 84.56 MHz ( period = 11.826 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_1668   ; ControlUnit:ControlUnit|state.SllvWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.19 MHz ( period = 11.738 ns )                    ; ControlUnit:ControlUnit|nextstate.Bne_1293            ; ControlUnit:ControlUnit|state.Bne                     ; clock      ; clock    ; None                        ; None                      ; 0.532 ns                ;
; N/A                                     ; 85.21 MHz ( period = 11.736 ns )                    ; ControlUnit:ControlUnit|state.And                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.712 ns                ;
; N/A                                     ; 85.46 MHz ( period = 11.702 ns )                    ; ControlUnit:ControlUnit|nextstate.Slt_1398            ; ControlUnit:ControlUnit|state.Slt                     ; clock      ; clock    ; None                        ; None                      ; 0.526 ns                ;
; N/A                                     ; 85.70 MHz ( period = 11.668 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_1884   ; ControlUnit:ControlUnit|state.WaitMemRead2            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.70 MHz ( period = 11.668 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_2039    ; ControlUnit:ControlUnit|state.WaitMemRead             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.70 MHz ( period = 11.668 ns )                    ; ControlUnit:ControlUnit|nextstate.And_1861            ; ControlUnit:ControlUnit|state.And                     ; clock      ; clock    ; None                        ; None                      ; 0.517 ns                ;
; N/A                                     ; 85.70 MHz ( period = 11.668 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_1972     ; ControlUnit:ControlUnit|state.WriteInReg              ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.72 MHz ( period = 11.666 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; ControlUnit:ControlUnit|state.Wait                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.75 MHz ( period = 11.662 ns )                    ; ControlUnit:ControlUnit|nextstate.SravWriteReg_1488   ; ControlUnit:ControlUnit|state.SravWriteReg            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.75 MHz ( period = 11.662 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.620 ns                ;
; N/A                                     ; 85.78 MHz ( period = 11.658 ns )                    ; ControlUnit:ControlUnit|nextstate.SravOp_1511         ; ControlUnit:ControlUnit|state.SravOp                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.78 MHz ( period = 11.658 ns )                    ; ControlUnit:ControlUnit|nextstate.SraWriteReg_1601    ; ControlUnit:ControlUnit|state.SraWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.81 MHz ( period = 11.654 ns )                    ; ControlUnit:ControlUnit|nextstate.SraOp_1624          ; ControlUnit:ControlUnit|state.SraOp                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.85 MHz ( period = 11.648 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.616 ns                ;
; N/A                                     ; 85.91 MHz ( period = 11.640 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_1819          ; ControlUnit:ControlUnit|state.Break                   ; clock      ; clock    ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; 85.95 MHz ( period = 11.634 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_1798      ; ControlUnit:ControlUnit|state.WriteInPC               ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.97 MHz ( period = 11.632 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlOp_1444          ; ControlUnit:ControlUnit|state.SrlOp                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 85.97 MHz ( period = 11.632 ns )                    ; ControlUnit:ControlUnit|nextstate.SllvOp_1578         ; ControlUnit:ControlUnit|state.SllvOp                  ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.06 MHz ( period = 11.620 ns )                    ; ControlUnit:ControlUnit|nextstate.SllOp_1555          ; ControlUnit:ControlUnit|state.SllOp                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.09 MHz ( period = 11.616 ns )                    ; ControlUnit:ControlUnit|nextstate.SllWriteReg_1712    ; ControlUnit:ControlUnit|state.SllWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.10 MHz ( period = 11.614 ns )                    ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_1421    ; ControlUnit:ControlUnit|state.SrlWriteReg             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 86.45 MHz ( period = 11.568 ns )                    ; ControlUnit:ControlUnit|state.Addi                    ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 86.55 MHz ( period = 11.554 ns )                    ; ControlUnit:ControlUnit|state.Start                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.627 ns                ;
; N/A                                     ; 87.55 MHz ( period = 11.422 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_1840            ; ControlUnit:ControlUnit|state.Sub                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 87.77 MHz ( period = 11.394 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.486 ns                ;
; N/A                                     ; 87.84 MHz ( period = 11.384 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 88.50 MHz ( period = 11.300 ns )                    ; ControlUnit:ControlUnit|state.Add                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.497 ns                ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; ControlUnit:ControlUnit|state.Sub                     ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.492 ns                ;
; N/A                                     ; 88.57 MHz ( period = 11.290 ns )                    ; Registrador:B|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.431 ns                ;
; N/A                                     ; 88.73 MHz ( period = 11.270 ns )                    ; ControlUnit:ControlUnit|nextstate.Addiu_1354          ; ControlUnit:ControlUnit|state.Addiu                   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 88.86 MHz ( period = 11.254 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.213 ns                ;
; N/A                                     ; 89.32 MHz ( period = 11.196 ns )                    ; Registrador:B|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.442 ns                ;
; N/A                                     ; 89.61 MHz ( period = 11.160 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.224 ns                ;
; N/A                                     ; 90.99 MHz ( period = 10.990 ns )                    ; ControlUnit:ControlUnit|nextstate.Beq_1335            ; ControlUnit:ControlUnit|state.Beq                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.01 MHz ( period = 10.988 ns )                    ; ControlUnit:ControlUnit|nextstate.Ble_1209            ; ControlUnit:ControlUnit|state.Ble                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.04 MHz ( period = 10.984 ns )                    ; ControlUnit:ControlUnit|nextstate.Bgt_1251            ; ControlUnit:ControlUnit|state.Bgt                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.09 MHz ( period = 10.978 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_1926           ; ControlUnit:ControlUnit|state.Addi                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.09 MHz ( period = 10.978 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_1993            ; ControlUnit:ControlUnit|state.Add                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.24 MHz ( period = 10.960 ns )                    ; ControlUnit:ControlUnit|nextstate.Sra_1645            ; ControlUnit:ControlUnit|state.Sra                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.26 MHz ( period = 10.958 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_1775            ; ControlUnit:ControlUnit|state.Rte                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.29 MHz ( period = 10.954 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_1754             ; ControlUnit:ControlUnit|state.Jr                      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.36 MHz ( period = 10.946 ns )                    ; ControlUnit:ControlUnit|nextstate.Sllv_1689           ; ControlUnit:ControlUnit|state.Sllv                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.37 MHz ( period = 10.944 ns )                    ; ControlUnit:ControlUnit|nextstate.Srl_1465            ; ControlUnit:ControlUnit|state.Srl                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.37 MHz ( period = 10.944 ns )                    ; ControlUnit:ControlUnit|nextstate.Srav_1532           ; ControlUnit:ControlUnit|state.Srav                    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.58 MHz ( period = 10.920 ns )                    ; ControlUnit:ControlUnit|nextstate.Sll_1733            ; ControlUnit:ControlUnit|state.Sll                     ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 91.63 MHz ( period = 10.914 ns )                    ; Registrador:A|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.247 ns                ;
; N/A                                     ; 92.42 MHz ( period = 10.820 ns )                    ; Registrador:A|Saida[0]                                ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.258 ns                ;
; N/A                                     ; 92.53 MHz ( period = 10.807 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 10.659 ns               ;
; N/A                                     ; 92.67 MHz ( period = 10.791 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.644 ns               ;
; N/A                                     ; 92.67 MHz ( period = 10.791 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.644 ns               ;
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 10.643 ns               ;
; N/A                                     ; 92.68 MHz ( period = 10.790 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 10.643 ns               ;
; N/A                                     ; 92.69 MHz ( period = 10.789 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 10.607 ns               ;
; N/A                                     ; 92.80 MHz ( period = 10.776 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.615 ns               ;
; N/A                                     ; 92.80 MHz ( period = 10.776 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.615 ns               ;
; N/A                                     ; 92.82 MHz ( period = 10.773 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.592 ns               ;
; N/A                                     ; 92.82 MHz ( period = 10.773 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.592 ns               ;
; N/A                                     ; 92.83 MHz ( period = 10.772 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.612 ns               ;
; N/A                                     ; 92.83 MHz ( period = 10.772 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 10.591 ns               ;
; N/A                                     ; 92.83 MHz ( period = 10.772 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 10.591 ns               ;
; N/A                                     ; 92.83 MHz ( period = 10.772 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 10.612 ns               ;
; N/A                                     ; 92.83 MHz ( period = 10.772 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.612 ns               ;
; N/A                                     ; 92.92 MHz ( period = 10.762 ns )                    ; Registrador:B|Saida[5]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.149 ns                ;
; N/A                                     ; 92.95 MHz ( period = 10.758 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.563 ns               ;
; N/A                                     ; 92.95 MHz ( period = 10.758 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.563 ns               ;
; N/A                                     ; 92.99 MHz ( period = 10.754 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.560 ns               ;
; N/A                                     ; 92.99 MHz ( period = 10.754 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 10.560 ns               ;
; N/A                                     ; 92.99 MHz ( period = 10.754 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.560 ns               ;
; N/A                                     ; 93.00 MHz ( period = 10.753 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.593 ns               ;
; N/A                                     ; 93.12 MHz ( period = 10.739 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 10.585 ns               ;
; N/A                                     ; 93.12 MHz ( period = 10.739 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 10.585 ns               ;
; N/A                                     ; 93.15 MHz ( period = 10.735 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.541 ns               ;
; N/A                                     ; 93.18 MHz ( period = 10.732 ns )                    ; Registrador:B|Saida[3]                                ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.130 ns                ;
; N/A                                     ; 93.27 MHz ( period = 10.721 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 10.533 ns               ;
; N/A                                     ; 93.27 MHz ( period = 10.721 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 10.533 ns               ;
; N/A                                     ; 93.72 MHz ( period = 10.670 ns )                    ; Registrador:PC|Saida[3]                               ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.106 ns                ;
; N/A                                     ; 93.74 MHz ( period = 10.668 ns )                    ; Registrador:B|Saida[5]                                ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 93.79 MHz ( period = 10.662 ns )                    ; Registrador:PC|Saida[0]                               ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 93.90 MHz ( period = 10.650 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 10.495 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 10.475 ns               ;
; N/A                                     ; 93.91 MHz ( period = 10.648 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 10.475 ns               ;
; N/A                                     ; 93.92 MHz ( period = 10.647 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 10.505 ns               ;
; N/A                                     ; 93.98 MHz ( period = 10.640 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                        ; None                      ; 6.906 ns                ;
; N/A                                     ; 93.99 MHz ( period = 10.639 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.465 ns               ;
; N/A                                     ; 93.99 MHz ( period = 10.639 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 10.465 ns               ;
; N/A                                     ; 94.00 MHz ( period = 10.638 ns )                    ; Registrador:B|Saida[3]                                ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.141 ns                ;
; N/A                                     ; 94.04 MHz ( period = 10.634 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.480 ns               ;
; N/A                                     ; 94.04 MHz ( period = 10.634 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.480 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 94.05 MHz ( period = 10.633 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 10.479 ns               ;
; N/A                                     ; 94.06 MHz ( period = 10.631 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.490 ns               ;
; N/A                                     ; 94.06 MHz ( period = 10.631 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.490 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 10.489 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 10.489 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[14]                              ; clock      ; clock    ; None                        ; None                      ; 10.423 ns               ;
; N/A                                     ; 94.07 MHz ( period = 10.630 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[15]                              ; clock      ; clock    ; None                        ; None                      ; 10.423 ns               ;
; N/A                                     ; 94.15 MHz ( period = 10.621 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 10.446 ns               ;
; N/A                                     ; 94.15 MHz ( period = 10.621 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 10.446 ns               ;
; N/A                                     ; 94.15 MHz ( period = 10.621 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[4]                               ; clock      ; clock    ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 94.15 MHz ( period = 10.621 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[5]                               ; clock      ; clock    ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 94.17 MHz ( period = 10.619 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.451 ns               ;
; N/A                                     ; 94.17 MHz ( period = 10.619 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.451 ns               ;
; N/A                                     ; 94.20 MHz ( period = 10.616 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.461 ns               ;
; N/A                                     ; 94.20 MHz ( period = 10.616 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.461 ns               ;
; N/A                                     ; 94.21 MHz ( period = 10.615 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.448 ns               ;
; N/A                                     ; 94.21 MHz ( period = 10.615 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 10.448 ns               ;
; N/A                                     ; 94.21 MHz ( period = 10.615 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.448 ns               ;
; N/A                                     ; 94.23 MHz ( period = 10.612 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.458 ns               ;
; N/A                                     ; 94.23 MHz ( period = 10.612 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 10.458 ns               ;
; N/A                                     ; 94.23 MHz ( period = 10.612 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.458 ns               ;
; N/A                                     ; 94.31 MHz ( period = 10.603 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[0]                               ; clock      ; clock    ; None                        ; None                      ; 10.394 ns               ;
; N/A                                     ; 94.31 MHz ( period = 10.603 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[1]                               ; clock      ; clock    ; None                        ; None                      ; 10.394 ns               ;
; N/A                                     ; 94.35 MHz ( period = 10.599 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 10.419 ns               ;
; N/A                                     ; 94.38 MHz ( period = 10.596 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.429 ns               ;
; N/A                                     ; 94.40 MHz ( period = 10.593 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.439 ns               ;
; N/A                                     ; 94.46 MHz ( period = 10.587 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.46 MHz ( period = 10.587 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.398 ns               ;
; N/A                                     ; 94.50 MHz ( period = 10.582 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 10.421 ns               ;
; N/A                                     ; 94.50 MHz ( period = 10.582 ns )                    ; ControlUnit:ControlUnit|state.Slt                     ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 10.421 ns               ;
; N/A                                     ; 94.51 MHz ( period = 10.581 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[2]                               ; clock      ; clock    ; None                        ; None                      ; 10.367 ns               ;
; N/A                                     ; 94.53 MHz ( period = 10.579 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[18]                              ; clock      ; clock    ; None                        ; None                      ; 10.431 ns               ;
; N/A                                     ; 94.53 MHz ( period = 10.579 ns )                    ; ControlUnit:ControlUnit|state.BneCompare              ; Registrador:PC|Saida[19]                              ; clock      ; clock    ; None                        ; None                      ; 10.431 ns               ;
; N/A                                     ; 94.55 MHz ( period = 10.576 ns )                    ; Registrador:PC|Saida[3]                               ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 94.58 MHz ( period = 10.573 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 10.397 ns               ;
; N/A                                     ; 94.62 MHz ( period = 10.569 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[17]                              ; clock      ; clock    ; None                        ; None                      ; 10.346 ns               ;
; N/A                                     ; 94.62 MHz ( period = 10.569 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[12]                              ; clock      ; clock    ; None                        ; None                      ; 10.346 ns               ;
; N/A                                     ; 94.63 MHz ( period = 10.568 ns )                    ; Registrador:PC|Saida[0]                               ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 7.128 ns                ;
; N/A                                     ; 94.65 MHz ( period = 10.565 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 10.393 ns               ;
; N/A                                     ; 94.65 MHz ( period = 10.565 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 10.393 ns               ;
; N/A                                     ; 94.72 MHz ( period = 10.557 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.382 ns               ;
; N/A                                     ; 94.72 MHz ( period = 10.557 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.382 ns               ;
; N/A                                     ; 94.73 MHz ( period = 10.556 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 94.73 MHz ( period = 10.556 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 94.74 MHz ( period = 10.555 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 10.401 ns               ;
; N/A                                     ; 94.78 MHz ( period = 10.551 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 10.397 ns               ;
; N/A                                     ; 94.81 MHz ( period = 10.547 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[6]                               ; clock      ; clock    ; None                        ; None                      ; 10.341 ns               ;
; N/A                                     ; 94.81 MHz ( period = 10.547 ns )                    ; ControlUnit:ControlUnit|state.BleCompare              ; Registrador:PC|Saida[7]                               ; clock      ; clock    ; None                        ; None                      ; 10.341 ns               ;
; N/A                                     ; 94.82 MHz ( period = 10.546 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                        ; None                      ; 6.917 ns                ;
; N/A                                     ; 94.86 MHz ( period = 10.542 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 94.86 MHz ( period = 10.542 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.386 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.539 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.386 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 10.385 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 10.385 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 94.89 MHz ( period = 10.538 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.350 ns               ;
; N/A                                     ; 94.92 MHz ( period = 10.535 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[28]                              ; clock      ; clock    ; None                        ; None                      ; 10.382 ns               ;
; N/A                                     ; 94.92 MHz ( period = 10.535 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[29]                              ; clock      ; clock    ; None                        ; None                      ; 10.382 ns               ;
; N/A                                     ; 94.93 MHz ( period = 10.534 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[26]                              ; clock      ; clock    ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 94.93 MHz ( period = 10.534 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[27]                              ; clock      ; clock    ; None                        ; None                      ; 10.381 ns               ;
; N/A                                     ; 94.98 MHz ( period = 10.529 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[31]                              ; clock      ; clock    ; None                        ; None                      ; 10.372 ns               ;
; N/A                                     ; 94.98 MHz ( period = 10.529 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[30]                              ; clock      ; clock    ; None                        ; None                      ; 10.372 ns               ;
; N/A                                     ; 94.98 MHz ( period = 10.529 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[22]                              ; clock      ; clock    ; None                        ; None                      ; 10.371 ns               ;
; N/A                                     ; 94.98 MHz ( period = 10.529 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[23]                              ; clock      ; clock    ; None                        ; None                      ; 10.371 ns               ;
; N/A                                     ; 94.98 MHz ( period = 10.529 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[9]                               ; clock      ; clock    ; None                        ; None                      ; 10.342 ns               ;
; N/A                                     ; 94.98 MHz ( period = 10.528 ns )                    ; ControlUnit:ControlUnit|state.BgtCompare              ; Registrador:PC|Saida[11]                              ; clock      ; clock    ; None                        ; None                      ; 10.342 ns               ;
; N/A                                     ; 95.02 MHz ( period = 10.524 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.357 ns               ;
; N/A                                     ; 95.02 MHz ( period = 10.524 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.357 ns               ;
; N/A                                     ; 95.06 MHz ( period = 10.520 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[3]                               ; clock      ; clock    ; None                        ; None                      ; 10.354 ns               ;
; N/A                                     ; 95.06 MHz ( period = 10.520 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[20]                              ; clock      ; clock    ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 95.06 MHz ( period = 10.520 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[21]                              ; clock      ; clock    ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 95.06 MHz ( period = 10.520 ns )                    ; ControlUnit:ControlUnit|state.Bne                     ; Registrador:PC|Saida[16]                              ; clock      ; clock    ; None                        ; None                      ; 10.366 ns               ;
; N/A                                     ; 95.06 MHz ( period = 10.520 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 10.354 ns               ;
; N/A                                     ; 95.06 MHz ( period = 10.520 ns )                    ; ControlUnit:ControlUnit|state.Addiu                   ; Registrador:PC|Saida[8]                               ; clock      ; clock    ; None                        ; None                      ; 10.354 ns               ;
; N/A                                     ; 95.07 MHz ( period = 10.519 ns )                    ; ControlUnit:ControlUnit|state.BeqCompare              ; Registrador:PC|Saida[13]                              ; clock      ; clock    ; None                        ; None                      ; 10.331 ns               ;
; N/A                                     ; 95.09 MHz ( period = 10.516 ns )                    ; ControlUnit:ControlUnit|state.Bgt                     ; Registrador:PC|Saida[10]                              ; clock      ; clock    ; None                        ; None                      ; 10.350 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WaitMemRead_2039    ; clock      ; clock    ; None                       ; None                       ; 0.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srl                   ; ControlUnit:ControlUnit|nextstate.SrlOp_1444          ; clock      ; clock    ; None                       ; None                       ; 0.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Srav                  ; ControlUnit:ControlUnit|nextstate.SravOp_1511         ; clock      ; clock    ; None                       ; None                       ; 0.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sll                   ; ControlUnit:ControlUnit|nextstate.SllOp_1555          ; clock      ; clock    ; None                       ; None                       ; 0.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead           ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_1884   ; clock      ; clock    ; None                       ; None                       ; 0.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sllv                  ; ControlUnit:ControlUnit|nextstate.SllvOp_1578         ; clock      ; clock    ; None                       ; None                       ; 0.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraOp                 ; ControlUnit:ControlUnit|nextstate.SraWriteReg_1601    ; clock      ; clock    ; None                       ; None                       ; 0.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.BgtCompare_1232     ; clock      ; clock    ; None                       ; None                       ; 0.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sra                   ; ControlUnit:ControlUnit|nextstate.SraOp_1624          ; clock      ; clock    ; None                       ; None                       ; 0.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravOp                ; ControlUnit:ControlUnit|nextstate.SravWriteReg_1488   ; clock      ; clock    ; None                       ; None                       ; 0.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvOp                ; ControlUnit:ControlUnit|nextstate.SllvWriteReg_1668   ; clock      ; clock    ; None                       ; None                       ; 1.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg            ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 0.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllOp                 ; ControlUnit:ControlUnit|nextstate.SllWriteReg_1712    ; clock      ; clock    ; None                       ; None                       ; 0.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait                  ; ControlUnit:ControlUnit|nextstate.Start_2062          ; clock      ; clock    ; None                       ; None                       ; 1.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1972     ; clock      ; clock    ; None                       ; None                       ; 1.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset                 ; ControlUnit:ControlUnit|nextstate.Start_2062          ; clock      ; clock    ; None                       ; None                       ; 1.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.BneCompare_1274     ; clock      ; clock    ; None                       ; None                       ; 1.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.BeqCompare_1316     ; clock      ; clock    ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlOp                 ; ControlUnit:ControlUnit|nextstate.SrlWriteReg_1421    ; clock      ; clock    ; None                       ; None                       ; 1.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.OverflowExc           ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2          ; ControlUnit:ControlUnit|nextstate.Decode_2016         ; clock      ; clock    ; None                       ; None                       ; 1.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 1.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[30]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 1.572 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi        ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 1.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1972     ; clock      ; clock    ; None                       ; None                       ; 1.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 1.835 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi                  ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[29]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInPC_1798      ; clock      ; clock    ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Jr_1754             ; clock      ; clock    ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srl_1465            ; clock      ; clock    ; None                       ; None                       ; 1.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.BleCompare_1190     ; clock      ; clock    ; None                       ; None                       ; 1.951 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sllv_1689           ; clock      ; clock    ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[26]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.234 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srl_1465            ; clock      ; clock    ; None                       ; None                       ; 1.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC             ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 2.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInReg_1972     ; clock      ; clock    ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[28]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Slt_1398            ; clock      ; clock    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.And_1861            ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srl_1465            ; clock      ; clock    ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte                   ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sllv_1689           ; clock      ; clock    ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Slt_1398            ; clock      ; clock    ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Slt_1398            ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Add_1993            ; clock      ; clock    ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sll_1733            ; clock      ; clock    ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr                    ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.And_1861            ; clock      ; clock    ; None                       ; None                       ; 1.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sll_1733            ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Slt_1398            ; clock      ; clock    ; None                       ; None                       ; 1.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Break_1819          ; clock      ; clock    ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[30]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sra_1645            ; clock      ; clock    ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Rte_1775            ; clock      ; clock    ; None                       ; None                       ; 2.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sllv_1689           ; clock      ; clock    ; None                       ; None                       ; 2.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sllv_1689           ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.And_1861            ; clock      ; clock    ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sll_1733            ; clock      ; clock    ; None                       ; None                       ; 2.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Jr_1754             ; clock      ; clock    ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sll_1733            ; clock      ; clock    ; None                       ; None                       ; 2.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sub_1840            ; clock      ; clock    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Rte_1775            ; clock      ; clock    ; None                       ; None                       ; 2.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sra_1645            ; clock      ; clock    ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sll_1733            ; clock      ; clock    ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[25]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srl_1465            ; clock      ; clock    ; None                       ; None                       ; 2.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sllv_1689           ; clock      ; clock    ; None                       ; None                       ; 2.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Jr_1754             ; clock      ; clock    ; None                       ; None                       ; 2.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Rte_1775            ; clock      ; clock    ; None                       ; None                       ; 2.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sra_1645            ; clock      ; clock    ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BeqCompare            ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 2.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Rte_1775            ; clock      ; clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sra_1645            ; clock      ; clock    ; None                       ; None                       ; 2.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Sub_1840            ; clock      ; clock    ; None                       ; None                       ; 2.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Add_1993            ; clock      ; clock    ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Rte_1775            ; clock      ; clock    ; None                       ; None                       ; 2.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sra_1645            ; clock      ; clock    ; None                       ; None                       ; 2.274 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Add_1993            ; clock      ; clock    ; None                       ; None                       ; 2.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BneCompare            ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 2.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Slt                   ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 2.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sll_1733            ; clock      ; clock    ; None                       ; None                       ; 2.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Slt_1398            ; clock      ; clock    ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addiu                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break                 ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srl_1465            ; clock      ; clock    ; None                       ; None                       ; 2.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Beq                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.161 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Ble                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.222 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Break_1819          ; clock      ; clock    ; None                       ; None                       ; 2.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BleCompare            ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 2.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SravWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Jr_1754             ; clock      ; clock    ; None                       ; None                       ; 2.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Rte_1775            ; clock      ; clock    ; None                       ; None                       ; 2.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Sra_1645            ; clock      ; clock    ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.BgtCompare            ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sllv_1689           ; clock      ; clock    ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SraWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 3.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllvWriteReg          ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Srav_1532           ; clock      ; clock    ; None                       ; None                       ; 2.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Break_1819          ; clock      ; clock    ; None                       ; None                       ; 2.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Slt_1398            ; clock      ; clock    ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.And_1861            ; clock      ; clock    ; None                       ; None                       ; 2.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bne                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Bgt                   ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Sub_1840            ; clock      ; clock    ; None                       ; None                       ; 2.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Srav_1532           ; clock      ; clock    ; None                       ; None                       ; 2.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SrlWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 3.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Break_1819          ; clock      ; clock    ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Srav_1532           ; clock      ; clock    ; None                       ; None                       ; 2.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Srl_1465            ; clock      ; clock    ; None                       ; None                       ; 2.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[27]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Sub_1840            ; clock      ; clock    ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.And_1861            ; clock      ; clock    ; None                       ; None                       ; 2.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]          ; ControlUnit:ControlUnit|nextstate.Add_1993            ; clock      ; clock    ; None                       ; None                       ; 2.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.563 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]          ; ControlUnit:ControlUnit|nextstate.Srav_1532           ; clock      ; clock    ; None                       ; None                       ; 2.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.SllWriteReg           ; ControlUnit:ControlUnit|nextstate.Wait_1949           ; clock      ; clock    ; None                       ; None                       ; 3.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[24]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Sub_1840            ; clock      ; clock    ; None                       ; None                       ; 3.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]          ; ControlUnit:ControlUnit|nextstate.Add_1993            ; clock      ; clock    ; None                       ; None                       ; 3.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.712 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.And_1861            ; clock      ; clock    ; None                       ; None                       ; 3.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[28]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Jr_1754             ; clock      ; clock    ; None                       ; None                       ; 3.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Sub_1840            ; clock      ; clock    ; None                       ; None                       ; 3.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 3.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]          ; ControlUnit:ControlUnit|nextstate.Add_1993            ; clock      ; clock    ; None                       ; None                       ; 3.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 3.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 4.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 4.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]          ; ControlUnit:ControlUnit|nextstate.Jr_1754             ; clock      ; clock    ; None                       ; None                       ; 3.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 4.118 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 4.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 4.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 4.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[22]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 4.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 4.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Break_1819          ; clock      ; clock    ; None                       ; None                       ; 3.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[21]                             ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 4.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 4.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]                             ; ControlUnit:ControlUnit|nextstate.OverflowExc_1377    ; clock      ; clock    ; None                       ; None                       ; 4.488 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]          ; ControlUnit:ControlUnit|nextstate.Srav_1532           ; clock      ; clock    ; None                       ; None                       ; 3.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907 ; clock      ; clock    ; None                       ; None                       ; 4.493 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 15.123 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.105 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 15.038 ns  ; ControlUnit:ControlUnit|state.BgtCompare    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 15.020 ns  ; ControlUnit:ControlUnit|state.BleCompare    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.966 ns  ; ControlUnit:ControlUnit|state.Slt           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.963 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.889 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.881 ns  ; ControlUnit:ControlUnit|state.Slt           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.878 ns  ; ControlUnit:ControlUnit|state.BneCompare    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.871 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.867 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.836 ns  ; ControlUnit:ControlUnit|state.Bne           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.804 ns  ; ControlUnit:ControlUnit|state.BeqCompare    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.786 ns  ; ControlUnit:ControlUnit|state.Addiu         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.782 ns  ; ControlUnit:ControlUnit|state.Bgt           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.751 ns  ; ControlUnit:ControlUnit|state.Bne           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.740 ns  ; ControlUnit:ControlUnit|state.Ble           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.734 ns  ; ControlUnit:ControlUnit|state.Beq           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.730 ns  ; ControlUnit:ControlUnit|state.Break         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; ControlUnit:ControlUnit|state.Ble           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.649 ns  ; ControlUnit:ControlUnit|state.Beq           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.645 ns  ; ControlUnit:ControlUnit|state.Break         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.635 ns  ; ControlUnit:ControlUnit|state.And           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.551 ns  ; ControlUnit:ControlUnit|state.Addi          ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.550 ns  ; ControlUnit:ControlUnit|state.And           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.544 ns  ; ControlUnit:ControlUnit|state.Start         ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.466 ns  ; ControlUnit:ControlUnit|state.Addi          ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.459 ns  ; ControlUnit:ControlUnit|state.Start         ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.417 ns  ; ControlUnit:ControlUnit|state.Add           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.412 ns  ; ControlUnit:ControlUnit|state.Sub           ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.365 ns  ; Registrador:B|Saida[0]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.347 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.332 ns  ; ControlUnit:ControlUnit|state.Add           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.327 ns  ; ControlUnit:ControlUnit|state.Sub           ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.280 ns  ; Registrador:B|Saida[0]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.262 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.177 ns  ; Registrador:A|Saida[0]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.101 ns  ; Registrador:B|Saida[5]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.092 ns  ; Registrador:A|Saida[0]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.086 ns  ; Registrador:B|Saida[3]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.055 ns  ; Registrador:PC|Saida[3]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.051 ns  ; Registrador:PC|Saida[0]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.040 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 14.016 ns  ; Registrador:B|Saida[5]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 14.001 ns  ; Registrador:B|Saida[3]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.972 ns  ; Registrador:B|Saida[2]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.970 ns  ; Registrador:PC|Saida[3]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.966 ns  ; Registrador:PC|Saida[0]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.955 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.915 ns  ; Registrador:A|Saida[1]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.907 ns  ; Registrador:A|Saida[5]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.900 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.887 ns  ; Registrador:B|Saida[2]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.838 ns  ; Registrador:B|Saida[1]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.830 ns  ; Registrador:A|Saida[1]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; Registrador:A|Saida[5]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.815 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.800 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.753 ns  ; Registrador:B|Saida[1]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.715 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.678 ns  ; Registrador:A|Saida[2]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.669 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.657 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.622 ns  ; Registrador:B|Saida[4]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.602 ns  ; Registrador:A|Saida[6]~DUPLICATE            ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.593 ns  ; Registrador:A|Saida[2]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.584 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.575 ns  ; Registrador:A|Saida[4]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.574 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.572 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.557 ns  ; Registrador:PC|Saida[1]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.542 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.537 ns  ; Registrador:B|Saida[4]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.523 ns  ; Registrador:A|Saida[3]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.517 ns  ; Registrador:A|Saida[6]~DUPLICATE            ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.490 ns  ; Registrador:A|Saida[4]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.489 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.483 ns  ; Registrador:PC|Saida[5]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.478 ns  ; Registrador:A|Saida[9]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.473 ns  ; Registrador:PC|Saida[2]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.472 ns  ; Registrador:PC|Saida[1]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.457 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.438 ns  ; Registrador:A|Saida[3]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.428 ns  ; Registrador:A|Saida[7]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.398 ns  ; Registrador:PC|Saida[5]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.393 ns  ; Registrador:A|Saida[9]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.388 ns  ; Registrador:PC|Saida[2]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.351 ns  ; Registrador:PC|Saida[4]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.343 ns  ; Registrador:A|Saida[7]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.266 ns  ; Registrador:PC|Saida[4]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.235 ns  ; Registrador:PC|Saida[6]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.231 ns  ; Registrador:PC|Saida[7]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.181 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.158 ns  ; Registrador:B|Saida[6]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.152 ns  ; Registrador:A|Saida[8]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.150 ns  ; Registrador:PC|Saida[6]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.146 ns  ; Registrador:PC|Saida[7]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.138 ns  ; Registrador:PC|Saida[8]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.105 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.096 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.073 ns  ; Registrador:B|Saida[6]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.072 ns  ; Registrador:PC|Saida[9]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.067 ns  ; Registrador:A|Saida[8]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.053 ns  ; Registrador:PC|Saida[8]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.034 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 13.020 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 13.000 ns  ; Registrador:B|Saida[7]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.987 ns  ; Registrador:PC|Saida[9]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.960 ns  ; Registrador:PC|Saida[19]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.949 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.925 ns  ; Registrador:A|Saida[10]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.915 ns  ; Registrador:B|Saida[7]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.907 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.882 ns  ; Registrador:A|Saida[12]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.875 ns  ; Registrador:PC|Saida[19]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.851 ns  ; Registrador:B|Saida[11]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.841 ns  ; Registrador:B|Saida[8]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.840 ns  ; Registrador:A|Saida[10]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.835 ns  ; Registrador:B|Saida[10]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.822 ns  ; Instr_Reg:InstructionRegister|Instr15_0[12] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.815 ns  ; Registrador:A|Saida[11]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.797 ns  ; Registrador:A|Saida[12]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.779 ns  ; Registrador:B|Saida[9]                      ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.766 ns  ; Registrador:B|Saida[11]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.756 ns  ; Registrador:B|Saida[8]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.750 ns  ; Registrador:B|Saida[10]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.748 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.730 ns  ; Registrador:A|Saida[11]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.723 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.696 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.694 ns  ; Registrador:B|Saida[9]                      ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.693 ns  ; Registrador:A|Saida[13]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.663 ns  ; Instr_Reg:InstructionRegister|Instr15_0[13] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.638 ns  ; Instr_Reg:InstructionRegister|Instr15_0[14] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.611 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.608 ns  ; Registrador:A|Saida[13]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.533 ns  ; Registrador:B|Saida[16]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.531 ns  ; Registrador:PC|Saida[21]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.519 ns  ; Registrador:B|Saida[18]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.515 ns  ; Registrador:A|Saida[18]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.448 ns  ; Registrador:B|Saida[16]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.446 ns  ; Registrador:PC|Saida[21]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.445 ns  ; Registrador:PC|Saida[12]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.434 ns  ; Registrador:B|Saida[18]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.430 ns  ; Registrador:A|Saida[18]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.360 ns  ; Registrador:PC|Saida[12]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.358 ns  ; Registrador:A|Saida[15]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.315 ns  ; Registrador:PC|Saida[16]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.273 ns  ; Registrador:A|Saida[15]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.267 ns  ; Registrador:PC|Saida[10]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.266 ns  ; Registrador:A|Saida[14]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.230 ns  ; Registrador:PC|Saida[16]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.198 ns  ; Registrador:B|Saida[15]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.193 ns  ; Registrador:B|Saida[12]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.186 ns  ; Registrador:B|Saida[14]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.182 ns  ; Registrador:PC|Saida[10]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.181 ns  ; Registrador:A|Saida[14]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.157 ns  ; Registrador:A|Saida[17]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.152 ns  ; Registrador:A|Saida[20]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.113 ns  ; Registrador:B|Saida[15]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.108 ns  ; Registrador:B|Saida[12]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.107 ns  ; Registrador:B|Saida[13]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.106 ns  ; Registrador:A|Saida[23]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.101 ns  ; Registrador:B|Saida[14]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.072 ns  ; Registrador:A|Saida[17]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.070 ns  ; Registrador:PC|Saida[11]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.067 ns  ; Registrador:A|Saida[20]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.049 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.036 ns  ; Registrador:PC|Saida[14]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.029 ns  ; Registrador:B|Saida[19]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.024 ns  ; Registrador:B|Saida[22]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 12.022 ns  ; Registrador:B|Saida[13]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.021 ns  ; Registrador:A|Saida[23]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 12.001 ns  ; Registrador:PC|Saida[13]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.985 ns  ; Registrador:PC|Saida[11]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.964 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.951 ns  ; Registrador:PC|Saida[14]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.944 ns  ; Registrador:B|Saida[19]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.939 ns  ; Registrador:B|Saida[22]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.916 ns  ; Registrador:PC|Saida[13]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.896 ns  ; Registrador:B|Saida[20]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.847 ns  ; Registrador:PC|Saida[23]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.842 ns  ; Registrador:A|Saida[16]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.841 ns  ; Registrador:A|Saida[19]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.837 ns  ; Registrador:B|Saida[17]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.811 ns  ; Registrador:B|Saida[20]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.798 ns  ; Registrador:B|Saida[21]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.762 ns  ; Registrador:PC|Saida[23]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.757 ns  ; Registrador:A|Saida[16]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.756 ns  ; Registrador:A|Saida[19]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.752 ns  ; Registrador:B|Saida[17]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.713 ns  ; Registrador:B|Saida[21]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.611 ns  ; Registrador:A|Saida[27]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.602 ns  ; Registrador:PC|Saida[15]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.581 ns  ; Registrador:B|Saida[23]                     ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.548 ns  ; Registrador:PC|Saida[17]                    ; MuxMemToRegOut[0]   ; clock      ;
; N/A                                     ; None                                                ; 11.526 ns  ; Registrador:A|Saida[27]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.517 ns  ; Registrador:PC|Saida[15]                    ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.496 ns  ; Registrador:B|Saida[23]                     ; MenorQueExtended[0] ; clock      ;
; N/A                                     ; None                                                ; 11.463 ns  ; Registrador:PC|Saida[17]                    ; MenorQueExtended[0] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+---------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 14:21:11 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlOp_1444" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravOp_1511" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraOp_1624" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SraWriteReg_1601" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SravWriteReg_1488" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvOp_1578" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllvWriteReg_1668" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sra_1645" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sll_1733" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srl_1465" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sllv_1689" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Srav_1532" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllWriteReg_1712" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SllOp_1555" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.SrlWriteReg_1421" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_1884" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_1754" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BleCompare_1190" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BgtCompare_1232" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Slt_1398" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_2016" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.OverflowExc_1377" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_2039" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BneCompare_1274" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.BeqCompare_1316" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Ble_1209" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bgt_1251" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_1775" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_2062" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Bne_1293" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Beq_1335" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_1926" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_1861" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_1798" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_1972" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_1993" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_1840" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_1819" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addiu_1354" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_1949" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr17~1" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr17~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr17~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Decoder0~2" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.Add~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.SravOp~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector70~0" as buffer
Info: Clock "clock" has Internal fmax of 78.09 MHz between source register "ControlUnit:ControlUnit|state.BgtCompare" and destination register "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907" (period= 12.806 ns)
    Info: + Longest register to register delay is 8.198 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y16_N19; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.BgtCompare'
        Info: 2: + IC(0.668 ns) + CELL(0.346 ns) = 1.014 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 75; COMB Node = 'ControlUnit:ControlUnit|WideOr26~0'
        Info: 3: + IC(0.580 ns) + CELL(0.228 ns) = 1.822 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 5; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux31~0'
        Info: 4: + IC(0.222 ns) + CELL(0.154 ns) = 2.198 ns; Loc. = LCCOMB_X14_Y14_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 5: + IC(0.240 ns) + CELL(0.228 ns) = 2.666 ns; Loc. = LCCOMB_X14_Y14_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 2.941 ns; Loc. = LCCOMB_X14_Y14_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 3.203 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 8: + IC(0.217 ns) + CELL(0.053 ns) = 3.473 ns; Loc. = LCCOMB_X14_Y14_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~5DUPLICATE'
        Info: 9: + IC(0.212 ns) + CELL(0.053 ns) = 3.738 ns; Loc. = LCCOMB_X14_Y14_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[9]~6'
        Info: 10: + IC(0.615 ns) + CELL(0.053 ns) = 4.406 ns; Loc. = LCCOMB_X13_Y16_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[11]~7'
        Info: 11: + IC(0.232 ns) + CELL(0.053 ns) = 4.691 ns; Loc. = LCCOMB_X13_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~8'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.962 ns; Loc. = LCCOMB_X13_Y16_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[15]~9'
        Info: 13: + IC(0.210 ns) + CELL(0.053 ns) = 5.225 ns; Loc. = LCCOMB_X13_Y16_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~10'
        Info: 14: + IC(0.231 ns) + CELL(0.053 ns) = 5.509 ns; Loc. = LCCOMB_X13_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[19]~11'
        Info: 15: + IC(0.224 ns) + CELL(0.053 ns) = 5.786 ns; Loc. = LCCOMB_X13_Y16_N4; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~12'
        Info: 16: + IC(0.222 ns) + CELL(0.053 ns) = 6.061 ns; Loc. = LCCOMB_X13_Y16_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[23]~13DUPLICATE'
        Info: 17: + IC(0.221 ns) + CELL(0.053 ns) = 6.335 ns; Loc. = LCCOMB_X13_Y16_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~14'
        Info: 18: + IC(0.504 ns) + CELL(0.053 ns) = 6.892 ns; Loc. = LCCOMB_X10_Y16_N10; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[27]~15'
        Info: 19: + IC(0.252 ns) + CELL(0.053 ns) = 7.197 ns; Loc. = LCCOMB_X10_Y16_N14; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[29]~16DUPLICATE'
        Info: 20: + IC(0.252 ns) + CELL(0.053 ns) = 7.502 ns; Loc. = LCCOMB_X10_Y16_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[31]~17DUPLICATE'
        Info: 21: + IC(0.221 ns) + CELL(0.225 ns) = 7.948 ns; Loc. = LCCOMB_X10_Y16_N20; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector58~0'
        Info: 22: + IC(0.197 ns) + CELL(0.053 ns) = 8.198 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907'
        Info: Total cell delay = 2.029 ns ( 24.75 % )
        Info: Total interconnect delay = 6.169 ns ( 75.25 % )
    Info: - Smallest clock skew is 2.574 ns
        Info: + Shortest clock path from clock "clock" to destination register is 5.030 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.999 ns) + CELL(0.712 ns) = 2.565 ns; Loc. = LCFF_X5_Y11_N15; Fanout = 11; REG Node = 'ControlUnit:ControlUnit|state.Decode'
            Info: 3: + IC(0.227 ns) + CELL(0.053 ns) = 2.845 ns; Loc. = LCCOMB_X5_Y11_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector70~0'
            Info: 4: + IC(1.044 ns) + CELL(0.000 ns) = 3.889 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'ControlUnit:ControlUnit|Selector70~0clkctrl'
            Info: 5: + IC(0.916 ns) + CELL(0.225 ns) = 5.030 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WriteInRegAddi_1907'
            Info: Total cell delay = 1.844 ns ( 36.66 % )
            Info: Total interconnect delay = 3.186 ns ( 63.34 % )
        Info: - Longest clock path from clock "clock" to source register is 2.456 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1407; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X14_Y16_N19; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.BgtCompare'
            Info: Total cell delay = 1.472 ns ( 59.93 % )
            Info: Total interconnect delay = 0.984 ns ( 40.07 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.685 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.Start" and destination pin or register "ControlUnit:ControlUnit|nextstate.WaitMemRead_2039" for clock "clock" (Hold time is 4.99 ns)
    Info: + Largest clock skew is 5.589 ns
        Info: + Longest clock path from clock "clock" to destination register is 8.048 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.193 ns) + CELL(0.712 ns) = 2.759 ns; Loc. = LCFF_X13_Y14_N13; Fanout = 19; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[1]'
            Info: 3: + IC(0.586 ns) + CELL(0.225 ns) = 3.570 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 4; COMB Node = 'ControlUnit:ControlUnit|Decoder0~2'
            Info: 4: + IC(0.381 ns) + CELL(0.366 ns) = 4.317 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|WideOr17~2'
            Info: 5: + IC(0.851 ns) + CELL(0.366 ns) = 5.534 ns; Loc. = LCCOMB_X5_Y11_N0; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|nextstate.SravOp~0'
            Info: 6: + IC(0.244 ns) + CELL(0.272 ns) = 6.050 ns; Loc. = LCCOMB_X5_Y11_N8; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector70~0'
            Info: 7: + IC(1.044 ns) + CELL(0.000 ns) = 7.094 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'ControlUnit:ControlUnit|Selector70~0clkctrl'
            Info: 8: + IC(0.901 ns) + CELL(0.053 ns) = 8.048 ns; Loc. = LCCOMB_X13_Y15_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead_2039'
            Info: Total cell delay = 2.848 ns ( 35.39 % )
            Info: Total interconnect delay = 5.200 ns ( 64.61 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.459 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1407; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 25; REG Node = 'ControlUnit:ControlUnit|state.Start'
            Info: Total cell delay = 1.472 ns ( 59.86 % )
            Info: Total interconnect delay = 0.987 ns ( 40.14 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.505 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y15_N17; Fanout = 25; REG Node = 'ControlUnit:ControlUnit|state.Start'
        Info: 2: + IC(0.277 ns) + CELL(0.228 ns) = 0.505 ns; Loc. = LCCOMB_X13_Y15_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead_2039'
        Info: Total cell delay = 0.228 ns ( 45.15 % )
        Info: Total interconnect delay = 0.277 ns ( 54.85 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "MuxMemToRegOut[0]" through register "ControlUnit:ControlUnit|state.BgtCompare" is 15.123 ns
    Info: + Longest clock path from clock "clock" to source register is 2.456 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1407; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X14_Y16_N19; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.BgtCompare'
        Info: Total cell delay = 1.472 ns ( 59.93 % )
        Info: Total interconnect delay = 0.984 ns ( 40.07 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.573 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y16_N19; Fanout = 5; REG Node = 'ControlUnit:ControlUnit|state.BgtCompare'
        Info: 2: + IC(0.668 ns) + CELL(0.346 ns) = 1.014 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 75; COMB Node = 'ControlUnit:ControlUnit|WideOr26~0'
        Info: 3: + IC(0.580 ns) + CELL(0.228 ns) = 1.822 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 5; COMB Node = 'MuxALUSrcA:MuxALUSrcA|Mux31~0'
        Info: 4: + IC(0.222 ns) + CELL(0.154 ns) = 2.198 ns; Loc. = LCCOMB_X14_Y14_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~1'
        Info: 5: + IC(0.240 ns) + CELL(0.228 ns) = 2.666 ns; Loc. = LCCOMB_X14_Y14_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~2'
        Info: 6: + IC(0.222 ns) + CELL(0.053 ns) = 2.941 ns; Loc. = LCCOMB_X14_Y14_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[3]~3'
        Info: 7: + IC(0.209 ns) + CELL(0.053 ns) = 3.203 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[5]~4'
        Info: 8: + IC(0.217 ns) + CELL(0.053 ns) = 3.473 ns; Loc. = LCCOMB_X14_Y14_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~5DUPLICATE'
        Info: 9: + IC(0.212 ns) + CELL(0.053 ns) = 3.738 ns; Loc. = LCCOMB_X14_Y14_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[9]~6'
        Info: 10: + IC(0.615 ns) + CELL(0.053 ns) = 4.406 ns; Loc. = LCCOMB_X13_Y16_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[11]~7'
        Info: 11: + IC(0.232 ns) + CELL(0.053 ns) = 4.691 ns; Loc. = LCCOMB_X13_Y16_N20; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~8'
        Info: 12: + IC(0.218 ns) + CELL(0.053 ns) = 4.962 ns; Loc. = LCCOMB_X13_Y16_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[15]~9'
        Info: 13: + IC(0.210 ns) + CELL(0.053 ns) = 5.225 ns; Loc. = LCCOMB_X13_Y16_N14; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~10'
        Info: 14: + IC(0.231 ns) + CELL(0.053 ns) = 5.509 ns; Loc. = LCCOMB_X13_Y16_N16; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[19]~11'
        Info: 15: + IC(0.224 ns) + CELL(0.053 ns) = 5.786 ns; Loc. = LCCOMB_X13_Y16_N4; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[21]~12'
        Info: 16: + IC(0.222 ns) + CELL(0.053 ns) = 6.061 ns; Loc. = LCCOMB_X13_Y16_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[23]~13DUPLICATE'
        Info: 17: + IC(0.221 ns) + CELL(0.053 ns) = 6.335 ns; Loc. = LCCOMB_X13_Y16_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[25]~14'
        Info: 18: + IC(0.504 ns) + CELL(0.053 ns) = 6.892 ns; Loc. = LCCOMB_X10_Y16_N10; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[27]~15'
        Info: 19: + IC(0.252 ns) + CELL(0.053 ns) = 7.197 ns; Loc. = LCCOMB_X10_Y16_N14; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[29]~16DUPLICATE'
        Info: 20: + IC(0.253 ns) + CELL(0.053 ns) = 7.503 ns; Loc. = LCCOMB_X10_Y16_N16; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[31]~17'
        Info: 21: + IC(0.604 ns) + CELL(0.154 ns) = 8.261 ns; Loc. = LCCOMB_X11_Y19_N16; Fanout = 33; COMB Node = 'MuxMemToReg:MuxMemToReg|Mux0~1'
        Info: 22: + IC(2.148 ns) + CELL(2.164 ns) = 12.573 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'MuxMemToRegOut[0]'
        Info: Total cell delay = 4.069 ns ( 32.36 % )
        Info: Total interconnect delay = 8.504 ns ( 67.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 253 megabytes
    Info: Processing ended: Fri May 17 14:21:12 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


