

******* Archived project restoration attempt on Sun Mar 15 16:16:02 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 17:40:06 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 17:40:59 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 17:41:38 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 17:47:34 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 17:58:59 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 17:59:45 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 18:00:24 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 18:08:02 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.


******* Archived project restoration attempt on Sun Mar 15 18:16:53 2020
Source archive file:	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/var_clk_div32.qxp
Archive was extracted into	C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab5/db/dds_and_nios_lab_tmp_qic_import/
		 - successfully.
