/*
 * Copyright (c) 2025 Core Devices LLC
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv8-m.dtsi>
#include <freq.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "arm,cortex-m33";
			reg = <0>;
			#address-cells = <1>;
			#size-cells = <1>;

			mpu: mpu@e000ed90 {
				compatible = "arm,armv8m-mpu";
				reg = <0xe000ed90 0x40>;
			};
		};
	};

	clocks {
		lxt32: lxt32 {
			compatible = "fixed-clock";
			clock-frequency = <32768>;
			#clock-cells = <0>;
			status = "disabled";
		};

		lrc32: lrc32 {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_K(32)>;
			#clock-cells = <0>;
		};

		lrc10: lrc10 {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_K(10)>;
			#clock-cells = <0>;
		};

		hrc48: hrc48 {
			compatible = "fixed-clock";
			clock-frequency = <DT_FREQ_M(48)>;
			#clock-cells = <0>;
		};

		hxt48: hxt48 {
			compatible = "sifli,sf32lb-hxt48";
			clock-frequency = <DT_FREQ_M(48)>;
			#clock-cells = <0>;
			sifli,aon = <&aon>;
			status = "disabled";
		};
	};

	soc {
		cfg: syscon@5000b000 {
			compatible = "sifli,sf32lb-cfg", "syscon";
			reg = <0x5000b000 0x1000>;
		};

		aon: syscon@500c0000 {
			compatible = "sifli,sf32lb-aon", "syscon";
			reg = <0x500c0000 0x1000>;
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <3>;
};
