
*** Running vivado
    with args -log CB4CLED_Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CB4CLED_Top.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CB4CLED_Top.tcl -notrace
Command: link_design -top CB4CLED_Top -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/physical_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/physical_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/physical_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sysclk'. [D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/physical_constr.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports sysclk]'. [D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/physical_constr.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/physical_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 766.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 770.938 ; gain = 410.578
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.795 . Memory (MB): peak = 790.180 ; gain = 19.242

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b6e592d5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.465 ; gain = 524.285

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1457.082 ; gain = 0.000
Ending Logic Optimization Task | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 1457.082 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1457.082 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.082 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.082 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: b6e592d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1457.082 ; gain = 686.145
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/impl_2/CB4CLED_Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CB4CLED_Top_drc_opted.rpt -pb CB4CLED_Top_drc_opted.pb -rpx CB4CLED_Top_drc_opted.rpx
Command: report_drc -file CB4CLED_Top_drc_opted.rpt -pb CB4CLED_Top_drc_opted.pb -rpx CB4CLED_Top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/impl_2/CB4CLED_Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.082 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 65524714

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1457.082 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b31797b9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 128cd1ee3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 128cd1ee3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1457.082 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 128cd1ee3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 128cd1ee3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 10ae69892

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10ae69892

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10ae69892

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 179c5f921

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19f6c81ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19f6c81ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1950d125c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1950d125c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1950d125c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1950d125c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1950d125c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1950d125c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1950d125c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.082 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 14747c1b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14747c1b7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000
Ending Placer Task | Checksum: 843b7b74

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1457.082 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 1468.672 ; gain = 11.590
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/impl_2/CB4CLED_Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CB4CLED_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1468.672 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CB4CLED_Top_utilization_placed.rpt -pb CB4CLED_Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CB4CLED_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1468.672 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term TC has following unbuffered src :  CB4CLED_i/TC_INST_0(LUT5)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term ce has following unbuffered loads :  cePulse_i/CS_reg(FDCE) cePulse_i/ceo_INST_0(LUT3) loadPulse_i/CS[3]_i_1(LUT4)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term ceo has following unbuffered src :  cePulse_i/ceo_INST_0(LUT3)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term clk has following unbuffered loads :  CB4CLED_i/CS_reg[0](FDCE) CB4CLED_i/CS_reg[1](FDCE) CB4CLED_i/CS_reg[2](FDCE) CB4CLED_i/CS_reg[3](FDCE) cePulse_i/CS_reg(FDCE) loadPulse_i/CS_reg(FDCE)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term count[0] has following unbuffered src :  CB4CLED_i/CS_reg[0](FDCE)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term count[1] has following unbuffered src :  CB4CLED_i/CS_reg[1](FDCE)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term count[2] has following unbuffered src :  CB4CLED_i/CS_reg[2](FDCE)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term count[3] has following unbuffered src :  CB4CLED_i/CS_reg[3](FDCE)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term load has following unbuffered loads :  CB4CLED_i/CS[1]_i_1(LUT6) loadPulse_i/CS_reg(FDCE) loadPulse_i/CS[3]_i_3(LUT2) loadPulse_i/CS[0]_i_1(LUT4) loadPulse_i/CS[3]_i_1(LUT4)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term loadDat[0] has following unbuffered loads :  loadPulse_i/CS[0]_i_1(LUT4)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term loadDat[1] has following unbuffered loads :  CB4CLED_i/CS[1]_i_1(LUT6)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term loadDat[2] has following unbuffered loads :  CB4CLED_i/CS[2]_i_1(LUT6)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term loadDat[3] has following unbuffered loads :  CB4CLED_i/CS[3]_i_2(LUT6)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term rst has following unbuffered loads :  CB4CLED_i/CS_reg[0](FDCE) CB4CLED_i/CS_reg[1](FDCE) CB4CLED_i/CS_reg[2](FDCE) CB4CLED_i/CS_reg[3](FDCE) cePulse_i/CS_reg(FDCE) loadPulse_i/CS_reg(FDCE)
ERROR: [DRC PLIO-5] Placement Constraints Check for IO constraints: IO term up has following unbuffered loads :  CB4CLED_i/TC_INST_0(LUT5) CB4CLED_i/CS[3]_i_4(LUT3) CB4CLED_i/CS[2]_i_1(LUT6) CB4CLED_i/CS[1]_i_1(LUT6)
INFO: [Vivado_Tcl 4-198] DRC finished with 15 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-16] Error(s) found during DRC. Router not run.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 2 Critical Warnings and 16 Errors encountered.
route_design failed
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1480.281 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1480.281 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/cb4cled-jn-application_cleaned/CB4CLED/vhdl/xilinxprj/CB4CLED_Top.runs/impl_2/CB4CLED_Top_routed_error.dcp' has been generated.
ERROR: [Common 17-39] 'route_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Oct 12 12:22:17 2023...
