// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2 (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_6_V_read,
        data_7_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
input  [15:0] data_5_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
output  [15:0] ap_return_5;
output  [15:0] ap_return_6;
output  [15:0] ap_return_7;

wire   [0:0] icmp_ln1494_fu_88_p2;
wire   [14:0] trunc_ln81_fu_94_p1;
wire   [14:0] select_ln81_fu_98_p3;
wire   [0:0] icmp_ln1494_1_fu_110_p2;
wire   [14:0] trunc_ln81_1_fu_116_p1;
wire   [14:0] select_ln81_1_fu_120_p3;
wire   [0:0] icmp_ln1494_2_fu_132_p2;
wire   [14:0] trunc_ln81_2_fu_138_p1;
wire   [14:0] select_ln81_2_fu_142_p3;
wire   [0:0] icmp_ln1494_3_fu_154_p2;
wire   [14:0] trunc_ln81_3_fu_160_p1;
wire   [14:0] select_ln81_3_fu_164_p3;
wire   [0:0] icmp_ln1494_4_fu_176_p2;
wire   [14:0] trunc_ln81_4_fu_182_p1;
wire   [14:0] select_ln81_4_fu_186_p3;
wire   [0:0] icmp_ln1494_5_fu_198_p2;
wire   [14:0] trunc_ln81_5_fu_204_p1;
wire   [14:0] select_ln81_5_fu_208_p3;
wire   [0:0] icmp_ln1494_6_fu_220_p2;
wire   [14:0] trunc_ln81_6_fu_226_p1;
wire   [14:0] select_ln81_6_fu_230_p3;
wire   [0:0] icmp_ln1494_7_fu_242_p2;
wire   [14:0] trunc_ln81_7_fu_248_p1;
wire   [14:0] select_ln81_7_fu_252_p3;
wire   [15:0] zext_ln81_fu_106_p1;
wire   [15:0] zext_ln81_1_fu_128_p1;
wire   [15:0] zext_ln81_2_fu_150_p1;
wire   [15:0] zext_ln81_3_fu_172_p1;
wire   [15:0] zext_ln81_4_fu_194_p1;
wire   [15:0] zext_ln81_5_fu_216_p1;
wire   [15:0] zext_ln81_6_fu_238_p1;
wire   [15:0] zext_ln81_7_fu_260_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln81_fu_106_p1;

assign ap_return_1 = zext_ln81_1_fu_128_p1;

assign ap_return_2 = zext_ln81_2_fu_150_p1;

assign ap_return_3 = zext_ln81_3_fu_172_p1;

assign ap_return_4 = zext_ln81_4_fu_194_p1;

assign ap_return_5 = zext_ln81_5_fu_216_p1;

assign ap_return_6 = zext_ln81_6_fu_238_p1;

assign ap_return_7 = zext_ln81_7_fu_260_p1;

assign icmp_ln1494_1_fu_110_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_132_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_154_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_176_p2 = (($signed(data_4_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_198_p2 = (($signed(data_5_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_220_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_242_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_88_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign select_ln81_1_fu_120_p3 = ((icmp_ln1494_1_fu_110_p2[0:0] === 1'b1) ? trunc_ln81_1_fu_116_p1 : 15'd0);

assign select_ln81_2_fu_142_p3 = ((icmp_ln1494_2_fu_132_p2[0:0] === 1'b1) ? trunc_ln81_2_fu_138_p1 : 15'd0);

assign select_ln81_3_fu_164_p3 = ((icmp_ln1494_3_fu_154_p2[0:0] === 1'b1) ? trunc_ln81_3_fu_160_p1 : 15'd0);

assign select_ln81_4_fu_186_p3 = ((icmp_ln1494_4_fu_176_p2[0:0] === 1'b1) ? trunc_ln81_4_fu_182_p1 : 15'd0);

assign select_ln81_5_fu_208_p3 = ((icmp_ln1494_5_fu_198_p2[0:0] === 1'b1) ? trunc_ln81_5_fu_204_p1 : 15'd0);

assign select_ln81_6_fu_230_p3 = ((icmp_ln1494_6_fu_220_p2[0:0] === 1'b1) ? trunc_ln81_6_fu_226_p1 : 15'd0);

assign select_ln81_7_fu_252_p3 = ((icmp_ln1494_7_fu_242_p2[0:0] === 1'b1) ? trunc_ln81_7_fu_248_p1 : 15'd0);

assign select_ln81_fu_98_p3 = ((icmp_ln1494_fu_88_p2[0:0] === 1'b1) ? trunc_ln81_fu_94_p1 : 15'd0);

assign trunc_ln81_1_fu_116_p1 = data_1_V_read[14:0];

assign trunc_ln81_2_fu_138_p1 = data_2_V_read[14:0];

assign trunc_ln81_3_fu_160_p1 = data_3_V_read[14:0];

assign trunc_ln81_4_fu_182_p1 = data_4_V_read[14:0];

assign trunc_ln81_5_fu_204_p1 = data_5_V_read[14:0];

assign trunc_ln81_6_fu_226_p1 = data_6_V_read[14:0];

assign trunc_ln81_7_fu_248_p1 = data_7_V_read[14:0];

assign trunc_ln81_fu_94_p1 = data_0_V_read[14:0];

assign zext_ln81_1_fu_128_p1 = select_ln81_1_fu_120_p3;

assign zext_ln81_2_fu_150_p1 = select_ln81_2_fu_142_p3;

assign zext_ln81_3_fu_172_p1 = select_ln81_3_fu_164_p3;

assign zext_ln81_4_fu_194_p1 = select_ln81_4_fu_186_p3;

assign zext_ln81_5_fu_216_p1 = select_ln81_5_fu_208_p3;

assign zext_ln81_6_fu_238_p1 = select_ln81_6_fu_230_p3;

assign zext_ln81_7_fu_260_p1 = select_ln81_7_fu_252_p3;

assign zext_ln81_fu_106_p1 = select_ln81_fu_98_p3;

endmodule //relu_ap_fixed_ap_fixed_16_8_5_3_0_relu_config2_2
