CORE
../../verilog/SVA/immediate2.sv
--buechi
^\[main\.assume\.1\] assume always 0: ASSUMED$
^\[main\.assert\.2\] always main\.index < 10: PROVED \(.*\)$
^\[main\.assert\.3\] always 0: REFUTED$
^EXIT=10$
^SIGNAL=0$
--
^warning: ignoring
--
