{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552761423962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552761423962 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 02:37:03 2019 " "Processing started: Sun Mar 17 02:37:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552761423962 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1552761423962 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V -c RISC_V --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1552761423962 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1552761424634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rv32i_mul_div.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rv32i_mul_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_mul_div " "Found entity 1: rv32i_mul_div" {  } { { "verilog/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/verilog/rv32i_mul_div.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552761432154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1552761432154 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rv32i_mul_div " "Elaborating entity \"rv32i_mul_div\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1552761432182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rv32i_mul_div.v(103) " "Verilog HDL assignment warning at rv32i_mul_div.v(103): truncated value with size 32 to match size of target (5)" {  } { { "verilog/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/verilog/rv32i_mul_div.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1552761432184 "|rv32i_mul_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rv32i_mul_div.v(109) " "Verilog HDL assignment warning at rv32i_mul_div.v(109): truncated value with size 32 to match size of target (5)" {  } { { "verilog/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/verilog/rv32i_mul_div.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1552761432184 "|rv32i_mul_div"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "rv32i_mul_div.v(113) " "Verilog HDL or VHDL warning at the rv32i_mul_div.v(113): index expression is not wide enough to address all of the elements in the array" {  } { { "verilog/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/verilog/rv32i_mul_div.v" 113 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Design Software" 0 -1 1552761432184 "|rv32i_mul_div"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rv32i_mul_div.v(93) " "Verilog HDL Case Statement information at rv32i_mul_div.v(93): all case item expressions in this case statement are onehot" {  } { { "verilog/rv32i_mul_div.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/verilog/rv32i_mul_div.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1552761432185 "|rv32i_mul_div"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552761432282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 02:37:12 2019 " "Processing ended: Sun Mar 17 02:37:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552761432282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552761432282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552761432282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1552761432282 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1552761432959 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552761433428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552761433434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 02:37:13 2019 " "Processing started: Sun Mar 17 02:37:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552761433434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1552761433434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim RISC_V RISC_V " "Command: quartus_sh -t c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim RISC_V RISC_V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1552761433434 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim RISC_V RISC_V " "Quartus(args): --rtl_sim RISC_V RISC_V" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1552761433434 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1552761433695 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1552761433782 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1552761433783 ""}
{ "Warning" "0" "" "Warning: File RISC_V_run_msim_rtl_verilog.do already exists - backing up current file as RISC_V_run_msim_rtl_verilog.do.bak1" {  } {  } 0 0 "Warning: File RISC_V_run_msim_rtl_verilog.do already exists - backing up current file as RISC_V_run_msim_rtl_verilog.do.bak1" 0 0 "Shell" 0 0 1552761433865 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/simulation/modelsim/RISC_V_run_msim_rtl_verilog.do" {  } { { "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/simulation/modelsim/RISC_V_run_msim_rtl_verilog.do" "0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/simulation/modelsim/RISC_V_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/simulation/modelsim/RISC_V_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1552761433871 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1552761433871 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1552761433881 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1552761433882 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/RISC_V_nativelink_simulation.rpt" {  } { { "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/RISC_V_nativelink_simulation.rpt" "0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/RISC_V_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_mul_div/RISC_V_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1552761433882 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1552761433882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "550 " "Peak virtual memory: 550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552761433882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 02:37:13 2019 " "Processing ended: Sun Mar 17 02:37:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552761433882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552761433882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552761433882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1552761433882 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1552762692853 ""}
