# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_func_synth.v" \
"../../../../../project_4.srcs/sim_1/imports/01_memory_image/testbench.v" \

# Do not sort compile order
nosort
