git clone --depth 1 --no-tags https://github.com/PierreVieira/Datapath-com-controle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215916675
git clone --depth 1 --no-tags https://github.com/michaelescue/Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216858991
git clone --depth 1 --no-tags https://github.com/Mauricio-Bernuy/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210977718
git clone --depth 1 --no-tags https://github.com/daniellu1/UnblockMe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210775689
git clone --depth 1 --no-tags https://github.com/akiitr/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210430196
git clone --depth 1 --no-tags https://github.com/markiyanp/ecompMarkiyan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210377602
git clone --depth 1 --no-tags https://github.com/ChrisArreFall/Disenho-de-SoC-para-reloj-despertador.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214902092
git clone --depth 1 --no-tags https://github.com/lvlb45/Part-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212462918
git clone --depth 1 --no-tags https://github.com/mattwong/Full-adder-test-code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213968885
git clone --depth 1 --no-tags https://github.com/startearjimmy/1.digital-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214669084
git clone --depth 1 --no-tags https://github.com/michaelescue/ECE540Project1-V1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214689912
git clone --depth 1 --no-tags https://github.com/kevanpigott/AntFarmFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217410032
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work1-ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217402698
git clone --depth 1 --no-tags https://github.com/jen10web/TFproc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215425039
git clone --depth 1 --no-tags https://github.com/tyuxiang/Mojo_ALU16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215780535
git clone --depth 1 --no-tags https://github.com/prashyen/Scream-at-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217791889
git clone --depth 1 --no-tags https://github.com/atkm/eth-digital-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217772004
git clone --depth 1 --no-tags https://github.com/bhatasaka/TetrisASIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217633639
git clone --depth 1 --no-tags https://github.com/AV-Coding/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216925719
git clone --depth 1 --no-tags https://github.com/YZ775/sorting-net-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215443000
git clone --depth 1 --no-tags https://github.com/arefafzali/Direct_Mapped_Data_Cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212630917
git clone --depth 1 --no-tags https://github.com/yuyun-haha/IC_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212951905
git clone --depth 1 --no-tags https://github.com/bhargav1236/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214432373
git clone --depth 1 --no-tags https://github.com/Applepi/tft_zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212176081
git clone --depth 1 --no-tags https://github.com/SumantSakhalkar/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212192742
git clone --depth 1 --no-tags https://github.com/ayyyq/myCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213353204
git clone --depth 1 --no-tags https://github.com/youngseok-seo/verilog-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213420055
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/CPENLAB6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216676926
git clone --depth 1 --no-tags https://github.com/vickyabde/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216233427
git clone --depth 1 --no-tags https://github.com/cruelkiddy/MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216192770
git clone --depth 1 --no-tags https://github.com/Shangzewen/Mini_Hardware_Project_Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214638305
git clone --depth 1 --no-tags https://github.com/armanmass/cse140lpa2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214894098
git clone --depth 1 --no-tags https://github.com/LiJiasen-00921/TA-s-Advice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217076602
git clone --depth 1 --no-tags https://github.com/Shadberrow/PhyVParser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215746950
git clone --depth 1 --no-tags https://github.com/MohamedEl-Naggar/RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216675684
git clone --depth 1 --no-tags https://github.com/gauravshilpakar/HoolakiBot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217107835
git clone --depth 1 --no-tags https://github.com/choubobo/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217768367
git clone --depth 1 --no-tags https://github.com/Ahish9009/VLSI-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211674583
git clone --depth 1 --no-tags https://github.com/nadazeini/Computer-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212742572
git clone --depth 1 --no-tags https://github.com/hpp-playground/ComputerExperiments2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214106876
git clone --depth 1 --no-tags https://github.com/tyuxiang/Mojo_Fulladder_Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214371545
git clone --depth 1 --no-tags https://github.com/junhyukso/myVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217673770
git clone --depth 1 --no-tags https://github.com/samiBendou/inthdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211147794
git clone --depth 1 --no-tags https://github.com/Sauravskv07/Designing-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210568640
git clone --depth 1 --no-tags https://github.com/draygon23/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210934496
git clone --depth 1 --no-tags https://github.com/kevingoh/MKRVIDOR4000_Blinky.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210935574
git clone --depth 1 --no-tags https://github.com/Gunjan1235/pipelining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212296562
git clone --depth 1 --no-tags https://github.com/RainEggplant/oscilloscope_pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212347350
git clone --depth 1 --no-tags https://github.com/chengwee/50.002-Computational-Structure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212368510
git clone --depth 1 --no-tags https://github.com/arefafzali/Mips_Multi_Cycle_Stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212631351
git clone --depth 1 --no-tags https://github.com/tanshinjie/ComputationStructure_Adder-Mojo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214323498
git clone --depth 1 --no-tags https://github.com/evgenii-lezhnev/EM049_Sphere_robot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213504945
git clone --depth 1 --no-tags https://github.com/Neboer/FPGA_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212519117
git clone --depth 1 --no-tags https://github.com/JonathanXSG/ICOM4215-ARM_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214879307
git clone --depth 1 --no-tags https://github.com/TAKE72K/VSDHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215300912
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-nios-timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211725709
git clone --depth 1 --no-tags https://github.com/blohmeier/ece_7387-labs-lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211382041
git clone --depth 1 --no-tags https://github.com/pythag/verilog_ws2811.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211634836
git clone --depth 1 --no-tags https://github.com/simratsandhu/Verilog-FSM-patterndetector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216201500
git clone --depth 1 --no-tags https://github.com/YangZhi1/Auto-Checker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214604784
git clone --depth 1 --no-tags https://github.com/simmubhangu/DWT_BSV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217377826
git clone --depth 1 --no-tags https://github.com/asapjules/cscB58-Final-Project-wave-form-visualizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216865455
git clone --depth 1 --no-tags https://github.com/falcon2212/MIPS-Processsor-NON-PIPELINED.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217681244
git clone --depth 1 --no-tags https://github.com/a-tran95/DAC8820EVM_Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217680254
git clone --depth 1 --no-tags https://github.com/CompArchFA19/hw4-miguelii44.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213732806
git clone --depth 1 --no-tags https://github.com/hobbitx/Processor_Ram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215025125
git clone --depth 1 --no-tags https://github.com/yosephwordofa/The-Rebel-ALU-lliance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213759066
git clone --depth 1 --no-tags https://github.com/chimuras/ballgame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215944485
git clone --depth 1 --no-tags https://github.com/paressuex11/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215770568
git clone --depth 1 --no-tags https://github.com/vkmanojk/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213361049
git clone --depth 1 --no-tags https://github.com/eypidan/pipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213377490
git clone --depth 1 --no-tags https://github.com/MaxPettit/ECEN2350_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213257028
git clone --depth 1 --no-tags https://github.com/nicoquinterosc/ArquitecturaDeComputadoras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210678409
git clone --depth 1 --no-tags https://github.com/sreeragh-ar/Verilog-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217096779
git clone --depth 1 --no-tags https://github.com/SamWibatt/ProgLogLessons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217122576
git clone --depth 1 --no-tags https://github.com/skifast/LC-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/216741145
git clone --depth 1 --no-tags https://github.com/llewynhuang/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214957548
git clone --depth 1 --no-tags https://github.com/finncrux/552-pj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214699550
git clone --depth 1 --no-tags https://github.com/cinnamon-rolling/1D-mini-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214579588
git clone --depth 1 --no-tags https://github.com/amanshreshtha1998/Beta-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/217073273
git clone --depth 1 --no-tags https://github.com/kawanon868/project_8FFT.srcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/215436582
git clone --depth 1 --no-tags https://github.com/itba-electro3-2019/tpf-grupo-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212868791
git clone --depth 1 --no-tags https://github.com/drrojasb/ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211584421
git clone --depth 1 --no-tags https://github.com/urmilmodi/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214085869
git clone --depth 1 --no-tags https://github.com/MitchellX/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211032627
git clone --depth 1 --no-tags https://github.com/ei0410/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211878730
git clone --depth 1 --no-tags https://github.com/arefafzali/Regression_Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/212629869
git clone --depth 1 --no-tags https://github.com/lizonghui/Flattened-Priority-Framework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/213289758
git clone --depth 1 --no-tags https://github.com/jsz160130/DigitalLogic-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210444493
git clone --depth 1 --no-tags https://github.com/dnjsgus12321/EE312-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/210554622
git clone --depth 1 --no-tags https://github.com/mclindino/Fast-Adders-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211918373
git clone --depth 1 --no-tags https://github.com/Antfortas31/50.004-FSMAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214463061
git clone --depth 1 --no-tags https://github.com/roshankr1/Slot-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214049201
git clone --depth 1 --no-tags https://github.com/stellaw1/211-Lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/214242747
git clone --depth 1 --no-tags https://github.com/mec391/pulseox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/211984939
