$date
	Mon Oct 15 15:42:27 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_DFF $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$scope module d $end
$var wire 1 # D $end
$var wire 1 " Q $end
$var wire 1 ! Qbar $end
$var wire 1 % R $end
$var wire 1 & S $end
$var wire 1 $ clk $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
0'
1&
1%
0$
1#
x"
x!
$end
#10
0!
1"
0&
1$
#20
0(
1&
1'
0$
0#
#30
0"
1!
0%
1$
#40
1%
0$
#50
0!
1"
0&
1(
1%
0'
1$
1#
#60
1&
0$
#70
0&
1$
#80
1&
0$
#90
0&
1$
#100
0(
1&
1'
0$
0#
#110
0"
1!
0%
1$
#120
1%
0$
#130
0%
1$
#140
1(
0'
1%
0$
1#
#150
0!
1"
0&
1$
#160
0(
1&
1'
0$
0#
#170
0"
1!
0%
1$
#180
1%
0$
#190
0!
1"
0&
1(
1%
0'
1$
1#
#200
0(
1&
1'
0$
0#
