[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"0-minimal/verilog/verilator"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_2",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_enable",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_0",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_debug_read_data",
    "sources":[
      "~Top|Top>io_debug_read_address"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_address",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_1",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_strobe_3",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Top|Top>io_memory_bundle_write_data",
    "sources":[
      "~Top|Top>io_instruction_valid",
      "~Top|Top>io_instruction"
    ]
  }
]