+incdir+$RV_ROOT/testbench
$RV_ROOT/vendor/cvfpu/src/fpnew_pkg.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_cast_multi.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_classifier.sv
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ctrl.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_prepare.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_special.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_top.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_dp.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_frbus.v
$RV_ROOT/vendor/cvfpu/vendor/opene906/E906_RTL_FACTORY/gen_rtl/fpu/rtl/pa_fpu_src_type.v
$RV_ROOT/vendor/cvfpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
$RV_ROOT/vendor/cvfpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
$RV_ROOT/vendor/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
$RV_ROOT/vendor/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
$RV_ROOT/vendor/cvfpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
$RV_ROOT/vendor/cvfpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
$RV_ROOT/vendor/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
$RV_ROOT/vendor/cvfpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
$RV_ROOT/vendor/cvfpu/src/common_cells/src/cf_math_pkg.sv
$RV_ROOT/vendor/cvfpu/src/common_cells/src/rr_arb_tree.sv
$RV_ROOT/vendor/cvfpu/src/common_cells/src/lzc.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_divsqrt_th_32.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_divsqrt_multi.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_fma.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_fma_multi.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_noncomp.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_opgroup_block.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_opgroup_fmt_slice.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_opgroup_multifmt_slice.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_rounding.sv
$RV_ROOT/vendor/cvfpu/src/fpnew_top.sv
$RV_ROOT/design/veer_wrapper.sv
$RV_ROOT/design/mem.sv
$RV_ROOT/design/pic_ctrl.sv
$RV_ROOT/design/veer.sv
$RV_ROOT/design/dma_ctrl.sv
$RV_ROOT/design/ifu/ifu_aln_ctl.sv
$RV_ROOT/design/ifu/ifu_compress_ctl.sv
$RV_ROOT/design/ifu/ifu_ifc_ctl.sv
$RV_ROOT/design/ifu/ifu_bp_ctl.sv
$RV_ROOT/design/ifu/ifu_ic_mem.sv
$RV_ROOT/design/ifu/ifu_mem_ctl.sv
$RV_ROOT/design/ifu/ifu_iccm_mem.sv
$RV_ROOT/design/ifu/ifu.sv
$RV_ROOT/design/dec/dec_decode_ctl.sv
$RV_ROOT/design/dec/dec_gpr_ctl.sv
$RV_ROOT/design/dec/dec_fpr_ctl.sv
$RV_ROOT/design/dec/dec_ib_ctl.sv
$RV_ROOT/design/dec/dec_tlu_ctl.sv
$RV_ROOT/design/dec/dec_trigger.sv
$RV_ROOT/design/dec/dec.sv
$RV_ROOT/design/exu/exu_alu_ctl.sv
$RV_ROOT/design/exu/exu_mul_ctl.sv
$RV_ROOT/design/exu/exu_div_ctl.sv
$RV_ROOT/design/exu/exu_fpu_ctl.sv
$RV_ROOT/design/exu/exu.sv
$RV_ROOT/design/lsu/lsu.sv
$RV_ROOT/design/lsu/lsu_clkdomain.sv
$RV_ROOT/design/lsu/lsu_addrcheck.sv
$RV_ROOT/design/lsu/lsu_lsc_ctl.sv
$RV_ROOT/design/lsu/lsu_stbuf.sv
$RV_ROOT/design/lsu/lsu_bus_buffer.sv
$RV_ROOT/design/lsu/lsu_bus_intf.sv
$RV_ROOT/design/lsu/lsu_ecc.sv
$RV_ROOT/design/lsu/lsu_dccm_mem.sv
$RV_ROOT/design/lsu/lsu_dccm_ctl.sv
$RV_ROOT/design/lsu/lsu_trigger.sv
$RV_ROOT/design/dbg/dbg.sv
$RV_ROOT/design/dmi/dmi_wrapper.v
$RV_ROOT/design/dmi/dmi_jtag_to_core_sync.v
$RV_ROOT/design/dmi/rvjtag_tap.sv
-v $RV_ROOT/design/lib/beh_lib.sv
-v $RV_ROOT/design/lib/mem_lib.sv
-v $RV_ROOT/design/lib/ahb_to_axi4.sv
-v $RV_ROOT/design/lib/axi4_to_ahb.sv
