INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 3B Shift Register/Lab - 3B Shift Register.srcs/sources_1/new/Dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 3B Shift Register/Lab - 3B Shift Register.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Lab - 3B Shift Register/Lab - 3B Shift Register.srcs/sim_1/new/SR_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_tb
