/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Mon Oct 30 15:09:33 EDT 2017
 * 
 */
#include "bluesim_primitives.h"
#include "mkTbPE.h"


/* String declarations */
static std::string const __str_literal_6(" = ", 3u);
static std::string const __str_literal_8(" expected:  ", 12u);
static std::string const __str_literal_7(" result:  ", 10u);
static std::string const __str_literal_5(" x ", 3u);
static std::string const __str_literal_4("%0d", 3u);
static std::string const __str_literal_3("%0d.", 4u);
static std::string const __str_literal_2("-0.", 3u);
static std::string const __str_literal_1("Fail! ", 6u);
static std::string const __str_literal_12("Fail! %d vs. %d, cycle2 %d", 26u);
static std::string const __str_literal_10("Failed nonlinearity!", 20u);
static std::string const __str_literal_9("Passed all dot product tests.", 29u);
static std::string const __str_literal_11("Passed all non-linearity tests.", 31u);
static std::string const __str_literal_13("Passed all r/w weight tests.", 28u);


/* Constructor */
MOD_mkTbPE::MOD_mkTbPE(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_cycle1(simHdl, "cycle1", this, 32u, 0u, (tUInt8)0u),
    INST_cycle2(simHdl, "cycle2", this, 32u, 0u, (tUInt8)0u),
    INST_cycle3(simHdl, "cycle3", this, 32u, 0u, (tUInt8)0u),
    INST_pe1_partialSum(simHdl, "pe1_partialSum", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_step(simHdl, "pe1_step", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_weight_regs_0(simHdl, "pe1_weight_regs_0", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_weight_regs_1(simHdl, "pe1_weight_regs_1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_weight_regs_2(simHdl, "pe1_weight_regs_2", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_weight_regs_3(simHdl, "pe1_weight_regs_3", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_weight_regs_4(simHdl, "pe1_weight_regs_4", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_weight_regs_5(simHdl, "pe1_weight_regs_5", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_weight_regs_6(simHdl, "pe1_weight_regs_6", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe1_weight_regs_7(simHdl, "pe1_weight_regs_7", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_partialSum(simHdl, "pe2_partialSum", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_step(simHdl, "pe2_step", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_weight_regs_0(simHdl, "pe2_weight_regs_0", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_weight_regs_1(simHdl, "pe2_weight_regs_1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_weight_regs_2(simHdl, "pe2_weight_regs_2", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_weight_regs_3(simHdl, "pe2_weight_regs_3", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_weight_regs_4(simHdl, "pe2_weight_regs_4", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_weight_regs_5(simHdl, "pe2_weight_regs_5", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_weight_regs_6(simHdl, "pe2_weight_regs_6", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe2_weight_regs_7(simHdl, "pe2_weight_regs_7", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_partialSum(simHdl, "pe3_partialSum", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_step(simHdl, "pe3_step", this, 4u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_weight_regs_0(simHdl, "pe3_weight_regs_0", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_weight_regs_1(simHdl, "pe3_weight_regs_1", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_weight_regs_2(simHdl, "pe3_weight_regs_2", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_weight_regs_3(simHdl, "pe3_weight_regs_3", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_weight_regs_4(simHdl, "pe3_weight_regs_4", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_weight_regs_5(simHdl, "pe3_weight_regs_5", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_weight_regs_6(simHdl, "pe3_weight_regs_6", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_pe3_weight_regs_7(simHdl, "pe3_weight_regs_7", this, 2u, (tUInt8)0u, (tUInt8)0u),
    INST_psum(simHdl, "psum", this, 8u, (tUInt8)0u, (tUInt8)0u),
    INST_psum2(simHdl, "psum2", this, 8u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387(78u),
    DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378(78u),
    DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369(78u),
    DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360(78u),
    DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320(78u),
    DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311(78u),
    DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302(78u),
    DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293(78u),
    DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253(78u),
    DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244(78u),
    DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235(78u),
    DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226(78u),
    DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178(78u),
    DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169(78u),
    DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160(78u),
    DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151(78u),
    DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383(78u),
    DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374(78u),
    DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365(78u),
    DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357(78u),
    DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316(78u),
    DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307(78u),
    DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298(78u),
    DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290(78u),
    DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249(78u),
    DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240(78u),
    DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231(78u),
    DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223(78u),
    DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174(78u),
    DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165(78u),
    DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156(78u),
    DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148(78u),
    DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354(78u),
    DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287(78u),
    DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220(78u),
    DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145(78u)
{
  symbol_count = 42u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkTbPE::init_symbols_0()
{
  init_symbol(&symbols[0u], "cycle1", SYM_MODULE, &INST_cycle1);
  init_symbol(&symbols[1u], "cycle2", SYM_MODULE, &INST_cycle2);
  init_symbol(&symbols[2u], "cycle3", SYM_MODULE, &INST_cycle3);
  init_symbol(&symbols[3u], "pe1_partialSum", SYM_MODULE, &INST_pe1_partialSum);
  init_symbol(&symbols[4u], "pe1_step", SYM_MODULE, &INST_pe1_step);
  init_symbol(&symbols[5u], "pe1_weight_regs_0", SYM_MODULE, &INST_pe1_weight_regs_0);
  init_symbol(&symbols[6u], "pe1_weight_regs_1", SYM_MODULE, &INST_pe1_weight_regs_1);
  init_symbol(&symbols[7u], "pe1_weight_regs_2", SYM_MODULE, &INST_pe1_weight_regs_2);
  init_symbol(&symbols[8u], "pe1_weight_regs_3", SYM_MODULE, &INST_pe1_weight_regs_3);
  init_symbol(&symbols[9u], "pe1_weight_regs_4", SYM_MODULE, &INST_pe1_weight_regs_4);
  init_symbol(&symbols[10u], "pe1_weight_regs_5", SYM_MODULE, &INST_pe1_weight_regs_5);
  init_symbol(&symbols[11u], "pe1_weight_regs_6", SYM_MODULE, &INST_pe1_weight_regs_6);
  init_symbol(&symbols[12u], "pe1_weight_regs_7", SYM_MODULE, &INST_pe1_weight_regs_7);
  init_symbol(&symbols[13u], "pe2_partialSum", SYM_MODULE, &INST_pe2_partialSum);
  init_symbol(&symbols[14u], "pe2_step", SYM_MODULE, &INST_pe2_step);
  init_symbol(&symbols[15u], "pe2_weight_regs_0", SYM_MODULE, &INST_pe2_weight_regs_0);
  init_symbol(&symbols[16u], "pe2_weight_regs_1", SYM_MODULE, &INST_pe2_weight_regs_1);
  init_symbol(&symbols[17u], "pe2_weight_regs_2", SYM_MODULE, &INST_pe2_weight_regs_2);
  init_symbol(&symbols[18u], "pe2_weight_regs_3", SYM_MODULE, &INST_pe2_weight_regs_3);
  init_symbol(&symbols[19u], "pe2_weight_regs_4", SYM_MODULE, &INST_pe2_weight_regs_4);
  init_symbol(&symbols[20u], "pe2_weight_regs_5", SYM_MODULE, &INST_pe2_weight_regs_5);
  init_symbol(&symbols[21u], "pe2_weight_regs_6", SYM_MODULE, &INST_pe2_weight_regs_6);
  init_symbol(&symbols[22u], "pe2_weight_regs_7", SYM_MODULE, &INST_pe2_weight_regs_7);
  init_symbol(&symbols[23u], "pe3_partialSum", SYM_MODULE, &INST_pe3_partialSum);
  init_symbol(&symbols[24u], "pe3_step", SYM_MODULE, &INST_pe3_step);
  init_symbol(&symbols[25u], "pe3_weight_regs_0", SYM_MODULE, &INST_pe3_weight_regs_0);
  init_symbol(&symbols[26u], "pe3_weight_regs_1", SYM_MODULE, &INST_pe3_weight_regs_1);
  init_symbol(&symbols[27u], "pe3_weight_regs_2", SYM_MODULE, &INST_pe3_weight_regs_2);
  init_symbol(&symbols[28u], "pe3_weight_regs_3", SYM_MODULE, &INST_pe3_weight_regs_3);
  init_symbol(&symbols[29u], "pe3_weight_regs_4", SYM_MODULE, &INST_pe3_weight_regs_4);
  init_symbol(&symbols[30u], "pe3_weight_regs_5", SYM_MODULE, &INST_pe3_weight_regs_5);
  init_symbol(&symbols[31u], "pe3_weight_regs_6", SYM_MODULE, &INST_pe3_weight_regs_6);
  init_symbol(&symbols[32u], "pe3_weight_regs_7", SYM_MODULE, &INST_pe3_weight_regs_7);
  init_symbol(&symbols[33u], "psum", SYM_MODULE, &INST_psum);
  init_symbol(&symbols[34u], "psum2", SYM_MODULE, &INST_psum2);
  init_symbol(&symbols[35u], "RL_test_dot_product", SYM_RULE);
  init_symbol(&symbols[36u], "RL_test_end", SYM_RULE);
  init_symbol(&symbols[37u], "RL_test_nonlinearity", SYM_RULE);
  init_symbol(&symbols[38u], "RL_test_rw_weights", SYM_RULE);
  init_symbol(&symbols[39u], "x__h13978", SYM_DEF, &DEF_x__h13978, 32u);
  init_symbol(&symbols[40u], "x__h13984", SYM_DEF, &DEF_x__h13984, 32u);
  init_symbol(&symbols[41u], "x__h13991", SYM_DEF, &DEF_x__h13991, 32u);
}


/* Rule actions */

void MOD_mkTbPE::RL_test_dot_product()
{
  tUInt8 DEF_pe1_step_4_PLUS_1___d46;
  tUInt8 DEF_x__h5330;
  tUInt32 DEF_x__h10649;
  tUInt64 DEF_y__h7653;
  tUInt64 DEF_y__h7744;
  tUInt64 DEF_y__h7835;
  tUInt64 DEF_y__h8860;
  tUInt64 DEF_y__h8951;
  tUInt64 DEF_y__h9042;
  tUInt64 DEF_y__h9533;
  tUInt64 DEF_y__h9624;
  tUInt64 DEF_y__h9715;
  tUInt64 DEF_y__h10222;
  tUInt64 DEF_y__h10313;
  tUInt64 DEF_y__h10404;
  tUInt8 DEF_cycle1_ULT_9___d23;
  tUInt8 DEF_NOT_cycle1_EQ_1___d21;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_cycle1_EQ_1_OR_cycle1_ULT__ETC___d45;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_cycle1_EQ_1_AND_SEL_ARR_pe_ETC___d28;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d48;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d126;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d132;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d140;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d201;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d207;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d215;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d268;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d274;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d282;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d335;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d341;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d349;
  tUInt8 DEF_NOT_cycle1_EQ_0___d3;
  tUInt8 DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_NOT__ETC___d394;
  tUInt8 DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d19;
  tUInt8 DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112;
  tUInt64 DEF_tx__h7501;
  tUInt64 DEF_tx__h7592;
  tUInt64 DEF_tx__h7683;
  tUInt64 DEF_tx__h7774;
  tUInt64 DEF_tx__h8708;
  tUInt64 DEF_tx__h8799;
  tUInt64 DEF_tx__h8890;
  tUInt64 DEF_tx__h8981;
  tUInt64 DEF_tx__h9381;
  tUInt64 DEF_tx__h9472;
  tUInt64 DEF_tx__h9563;
  tUInt64 DEF_tx__h9654;
  tUInt64 DEF_tx__h10070;
  tUInt64 DEF_tx__h10161;
  tUInt64 DEF_tx__h10252;
  tUInt64 DEF_tx__h10343;
  tUInt64 DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d144;
  tUInt64 DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d219;
  tUInt64 DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d286;
  tUInt64 DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d353;
  tUInt64 DEF_digit__h7434;
  tUInt64 DEF_digit__h7503;
  tUInt64 DEF_digit__h7594;
  tUInt64 DEF_digit__h7685;
  tUInt64 DEF_digit__h7776;
  tUInt64 DEF_digit__h8641;
  tUInt64 DEF_digit__h8710;
  tUInt64 DEF_digit__h8801;
  tUInt64 DEF_digit__h8892;
  tUInt64 DEF_digit__h8983;
  tUInt64 DEF_digit__h9314;
  tUInt64 DEF_digit__h9383;
  tUInt64 DEF_digit__h9474;
  tUInt64 DEF_digit__h9565;
  tUInt64 DEF_digit__h9656;
  tUInt64 DEF_digit__h10003;
  tUInt64 DEF_digit__h10072;
  tUInt64 DEF_digit__h10163;
  tUInt64 DEF_digit__h10254;
  tUInt64 DEF_digit__h10345;
  tUInt8 DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d121;
  tUInt8 DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d196;
  tUInt8 DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_EQ_7___d263;
  tUInt8 DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d330;
  tUInt8 DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_2__ETC___d118;
  tUInt8 DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d327;
  tUInt8 DEF_pe1_partialSum_9_BITS_5_TO_0_09_EQ_0___d260;
  tUInt8 DEF_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cyc_ETC___d193;
  tUInt8 DEF_cycle1_EQ_0___d2;
  tUInt8 DEF_cycle1_EQ_1___d4;
  tUInt8 DEF_y_f__h6560;
  tUInt8 DEF_y_avValue_snd__h7398;
  tUInt8 DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d120;
  tUInt8 DEF_x__h7458;
  tUInt8 DEF_y_avValue_snd__h8605;
  tUInt8 DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d195;
  tUInt8 DEF_x__h8665;
  tUInt8 DEF_y_avValue_snd__h9278;
  tUInt8 DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2__ETC___d262;
  tUInt8 DEF_x__h9338;
  tUInt8 DEF_y_avValue_snd__h9967;
  tUInt8 DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d329;
  tUInt8 DEF_x__h10027;
  tUInt8 DEF_x__h5479;
  tUInt8 DEF_x__h5318;
  tUInt8 DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d18;
  tUInt8 DEF_IF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_ETC___d42;
  tUInt8 DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_C_ETC___d65;
  tUInt8 DEF_x__h6151;
  tUInt8 DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1_2_C_ETC___d61;
  tUInt8 DEF_x__h6132;
  tUInt8 DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d99;
  tUInt8 DEF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_ETC___d93;
  tUInt32 DEF_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1__ETC___d68;
  tUInt8 DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_1_1___d32;
  tUInt32 DEF_x__h5337;
  tUInt8 DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35;
  tUInt32 DEF_x__h7228;
  tUInt8 DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d16;
  tUInt8 DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15;
  tUInt8 DEF_in1_i__h6032;
  tUInt8 DEF_in1_i_BIT_1___h6071;
  tUInt8 DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1___d54;
  tUInt8 DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_B_ETC___d55;
  tUInt8 DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2___d259;
  tUInt32 DEF_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1__ETC___d82;
  tUInt8 DEF_x_BIT_7___h7040;
  tUInt8 DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d86;
  tUInt8 DEF_x_BIT_5___h6367;
  tUInt8 DEF_x_BIT_15___h6177;
  tUInt8 DEF__read_i__h4126;
  tUInt8 DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d104;
  tUInt8 DEF_res_i__h7031;
  tUInt8 DEF_check__h5714;
  tUInt8 DEF__read_f__h4127;
  tUInt8 DEF_x__h5672;
  tUInt8 DEF_res_f__h7032;
  tUInt32 DEF_x__h5841;
  tUInt32 DEF_x__h6013;
  tUInt64 DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d152;
  tUInt64 DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d161;
  tUInt64 DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d170;
  tUInt64 DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d227;
  tUInt64 DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d236;
  tUInt64 DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d245;
  tUInt64 DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d294;
  tUInt64 DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d303;
  tUInt64 DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d312;
  tUInt64 DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d361;
  tUInt64 DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d370;
  tUInt64 DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d379;
  tUInt8 DEF__read__h507;
  tUInt8 DEF__read__h547;
  tUInt8 DEF__read__h587;
  tUInt8 DEF__read__h627;
  tUInt8 DEF__read__h667;
  tUInt8 DEF__read__h707;
  tUInt8 DEF__read__h747;
  tUInt8 DEF__read__h787;
  tUInt8 DEF_x__h5424;
  tUInt8 DEF_x__h5680;
  tUInt8 DEF_x__h4124;
  tUInt8 DEF_signed_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1__ETC___d141;
  tUInt8 DEF_signed_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1__ETC___d134;
  tUInt8 DEF_signed_SEXT_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1__ETC___d184;
  tUInt8 DEF_signed_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0__ETC___d216;
  tUInt8 DEF_signed_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0__ETC___d209;
  tUInt8 DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05___d258;
  tUInt8 DEF_signed_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58___d283;
  tUInt8 DEF_signed_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_5_ETC___d276;
  tUInt8 DEF_signed_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL__ETC___d350;
  tUInt8 DEF_signed_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL__ETC___d343;
  tUInt8 DEF_fpart__h7216;
  tUInt8 DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4___d116;
  tUInt8 DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d117;
  tUInt8 DEF_fpart__h8452;
  tUInt8 DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d188;
  tUInt8 DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d189;
  tUInt8 DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d108;
  tUInt8 DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d325;
  tUInt8 DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d326;
  tUInt8 DEF_cycle1_ULT_10___d22;
  DEF_x__h13984 = INST_cycle1.METH_read();
  DEF_cycle1_ULT_10___d22 = DEF_x__h13984 < 10u;
  DEF_x__h4124 = INST_pe1_partialSum.METH_read();
  DEF_x__h5680 = INST_psum.METH_read();
  DEF_x__h5424 = INST_pe1_step.METH_read();
  DEF__read__h787 = INST_pe1_weight_regs_7.METH_read();
  DEF__read__h747 = INST_pe1_weight_regs_6.METH_read();
  DEF__read__h707 = INST_pe1_weight_regs_5.METH_read();
  DEF__read__h667 = INST_pe1_weight_regs_4.METH_read();
  DEF__read__h627 = INST_pe1_weight_regs_3.METH_read();
  DEF__read__h507 = INST_pe1_weight_regs_0.METH_read();
  DEF__read__h587 = INST_pe1_weight_regs_2.METH_read();
  DEF__read__h547 = INST_pe1_weight_regs_1.METH_read();
  DEF__read_f__h4127 = (tUInt8)((tUInt8)63u & DEF_x__h4124);
  DEF__read_i__h4126 = (tUInt8)(DEF_x__h4124 >> 6u);
  DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05___d258 = primSignExt8(3u,
								 2u,
								 (tUInt8)(DEF__read_i__h4126));
  DEF_signed_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_5_ETC___d276 = (tUInt8)7u & (DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05___d258 + (tUInt8)1u);
  DEF_signed_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58___d283 = DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05___d258;
  DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2___d259 = (tUInt8)(DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05___d258 >> 2u);
  switch (DEF_x__h5424) {
  case (tUInt8)0u:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = DEF__read__h507;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = DEF__read__h547;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = DEF__read__h587;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = DEF__read__h627;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = DEF__read__h667;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = DEF__read__h707;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = DEF__read__h747;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = DEF__read__h787;
    break;
  default:
    DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 = (tUInt8)2u;
  }
  DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d16 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15);
  DEF_x__h7228 = DEF_x__h13984 - 2u;
  switch (DEF_x__h7228) {
  case 0u:
    DEF_fpart__h7216 = (tUInt8)32u;
    break;
  case 1u:
    DEF_fpart__h7216 = (tUInt8)48u;
    break;
  case 2u:
    DEF_fpart__h7216 = (tUInt8)16u;
    break;
  case 3u:
    DEF_fpart__h7216 = (tUInt8)58u;
    break;
  case 4u:
    DEF_fpart__h7216 = (tUInt8)44u;
    break;
  case 5u:
  case 6u:
  case 7u:
    DEF_fpart__h7216 = (tUInt8)0u;
    break;
  default:
    DEF_fpart__h7216 = (tUInt8)42u;
  }
  switch (DEF_x__h7228) {
  case 0u:
  case 2u:
  case 4u:
  case 5u:
  case 6u:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1___d54 = (tUInt8)0u;
    break;
  case 1u:
  case 3u:
  case 7u:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1___d54 = (tUInt8)3u;
    break;
  default:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1___d54 = (tUInt8)2u;
  }
  DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4___d116 = primSignExt8(3u,
									      2u,
									      (tUInt8)(DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1___d54));
  DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d117 = (tUInt8)(DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4___d116 >> 2u);
  DEF_signed_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1__ETC___d134 = (tUInt8)7u & (DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4___d116 + (tUInt8)1u);
  DEF_signed_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1__ETC___d141 = DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4___d116;
  DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_B_ETC___d55 = (tUInt8)(DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1___d54 >> 1u);
  switch (DEF_x__h7228) {
  case 0u:
  case 1u:
  case 4u:
  case 7u:
    DEF_in1_i__h6032 = (tUInt8)1u;
    break;
  case 2u:
  case 5u:
    DEF_in1_i__h6032 = (tUInt8)3u;
    break;
  case 3u:
  case 6u:
    DEF_in1_i__h6032 = (tUInt8)0u;
    break;
  default:
    DEF_in1_i__h6032 = (tUInt8)2u;
  }
  DEF_signed_SEXT_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1__ETC___d184 = primSignExt8(3u,
									      2u,
									      (tUInt8)(DEF_in1_i__h6032));
  DEF_in1_i_BIT_1___h6071 = (tUInt8)(DEF_in1_i__h6032 >> 1u);
  DEF_x__h5337 = DEF_x__h13984 - 1u;
  switch (DEF_x__h5337) {
  case 0u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35 = (tUInt8)32u;
    break;
  case 1u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35 = (tUInt8)48u;
    break;
  case 2u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35 = (tUInt8)16u;
    break;
  case 3u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35 = (tUInt8)58u;
    break;
  case 4u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35 = (tUInt8)44u;
    break;
  case 5u:
  case 6u:
  case 7u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35 = (tUInt8)0u;
    break;
  default:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35 = (tUInt8)42u;
  }
  switch (DEF_x__h5337) {
  case 0u:
  case 2u:
  case 4u:
  case 5u:
  case 6u:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_1_1___d32 = (tUInt8)0u;
    break;
  case 1u:
  case 3u:
  case 7u:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_1_1___d32 = (tUInt8)3u;
    break;
  default:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_1_1___d32 = (tUInt8)2u;
  }
  DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1_2_C_ETC___d61 = (tUInt8)255u & (DEF_in1_i__h6032 << 6u);
  DEF_x__h6132 = DEF_in1_i_BIT_1___h6071 ? (tUInt8)255u & -DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1_2_C_ETC___d61 : DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1_2_C_ETC___d61;
  DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_C_ETC___d65 = (tUInt8)255u & ((DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1___d54 << 6u) | DEF_fpart__h7216);
  DEF_x__h6151 = DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_B_ETC___d55 ? (tUInt8)255u & -DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_C_ETC___d65 : DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_C_ETC___d65;
  DEF_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1__ETC___d68 = 65535u & (((tUInt32)(DEF_x__h6132)) * ((tUInt32)(DEF_x__h6151)));
  DEF_x__h6013 = (DEF_in1_i_BIT_1___h6071 && !DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_B_ETC___d55) || (DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4_B_ETC___d55 && !DEF_in1_i_BIT_1___h6071) ? 65535u & -DEF_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1__ETC___d68 : DEF_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1__ETC___d68;
  DEF_x_BIT_15___h6177 = (tUInt8)(DEF_x__h6013 >> 15u);
  DEF_x_BIT_5___h6367 = (tUInt8)((tUInt8)1u & (DEF_x__h6013 >> 5u));
  DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d18 = DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d16 & ((tUInt8)(DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d15 >> 1u));
  DEF_x__h5479 = (tUInt8)255u & (DEF_x__h4124 + ((tUInt8)255u & ((DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_1_1___d32 << 6u) | DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35)));
  DEF_y_avValue_snd__h9278 = (tUInt8)63u & ((tUInt8)0u - DEF__read_f__h4127);
  DEF_cycle1_EQ_1___d4 = DEF_x__h13984 == 1u;
  DEF_y_avValue_snd__h7398 = (tUInt8)63u & ((tUInt8)0u - DEF_fpart__h7216);
  DEF_y_f__h6560 = DEF_x_BIT_5___h6367 && (DEF_x_BIT_15___h6177 || !(((tUInt8)((tUInt8)31u & DEF_x__h6013)) == (tUInt8)0u)) ? (tUInt8)1u : (tUInt8)0u;
  DEF_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1__ETC___d82 = 1023u & (((tUInt32)(DEF_x__h6013 >> 6u)) + (1023u & ((((tUInt32)((tUInt8)0u)) << 6u) | (tUInt32)(DEF_y_f__h6560))));
  DEF_x__h5841 = !DEF_x_BIT_15___h6177 && (tUInt8)(DEF_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1__ETC___d82 >> 9u) ? 511u : DEF_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MINUS_2_1__ETC___d82;
  DEF_res_f__h7032 = (tUInt8)((tUInt8)63u & DEF_x__h5841);
  DEF_check__h5714 = (tUInt8)(DEF_x__h5841 >> 8u);
  DEF_res_i__h7031 = (tUInt8)((tUInt8)3u & (DEF_x__h5841 >> 6u));
  DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d86 = (tUInt8)(DEF_x__h5841 >> 9u);
  DEF_x_BIT_7___h7040 = (tUInt8)((tUInt8)1u & (DEF_x__h5841 >> 7u));
  DEF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_ETC___d93 = !DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d86 && (DEF_x_BIT_7___h7040 || !(DEF_check__h5714 == (tUInt8)0u));
  DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d99 = DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d86 && (!DEF_x_BIT_7___h7040 || !(((tUInt8)3u & ~DEF_check__h5714) == (tUInt8)0u));
  DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d188 = primSignExt8(3u,
									       2u,
									       (tUInt8)(DEF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_ETC___d93 ? (tUInt8)1u : (DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d99 ? (tUInt8)2u : DEF_res_i__h7031)));
  DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d189 = (tUInt8)(DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d188 >> 2u);
  DEF_fpart__h8452 = DEF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_ETC___d93 ? (tUInt8)63u : (DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d99 ? (tUInt8)0u : DEF_res_f__h7032);
  DEF_signed_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0__ETC___d209 = (tUInt8)7u & (DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d188 + (tUInt8)1u);
  DEF_signed_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0__ETC___d216 = DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d188;
  DEF_x__h5672 = (tUInt8)255u & (DEF_x__h5680 + (DEF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_ETC___d93 ? (tUInt8)127u : (DEF_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1_MIN_ETC___d99 ? (tUInt8)128u : (tUInt8)((tUInt8)255u & DEF_x__h5841))));
  DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d108 = (tUInt8)((tUInt8)63u & DEF_x__h5672);
  DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d104 = (tUInt8)(DEF_x__h5672 >> 6u);
  DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d325 = primSignExt8(3u,
									       2u,
									       (tUInt8)(DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d104));
  DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d326 = (tUInt8)(DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d325 >> 2u);
  DEF_signed_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL__ETC___d343 = (tUInt8)7u & (DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d325 + (tUInt8)1u);
  DEF_signed_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL__ETC___d350 = DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d325;
  DEF_y_avValue_snd__h9967 = (tUInt8)63u & ((tUInt8)0u - DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d108);
  DEF_y_avValue_snd__h8605 = (tUInt8)63u & ((tUInt8)0u - DEF_fpart__h8452);
  DEF_cycle1_EQ_0___d2 = DEF_x__h13984 == 0u;
  DEF_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cyc_ETC___d193 = DEF_fpart__h8452 == (tUInt8)0u;
  DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d195 = DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d189 && !DEF_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cyc_ETC___d193;
  DEF_x__h8665 = DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d195 ? DEF_y_avValue_snd__h8605 : DEF_fpart__h8452;
  DEF_pe1_partialSum_9_BITS_5_TO_0_09_EQ_0___d260 = DEF__read_f__h4127 == (tUInt8)0u;
  DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2__ETC___d262 = DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2___d259 && !DEF_pe1_partialSum_9_BITS_5_TO_0_09_EQ_0___d260;
  DEF_x__h9338 = DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2__ETC___d262 ? DEF_y_avValue_snd__h9278 : DEF__read_f__h4127;
  DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d327 = DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d108 == (tUInt8)0u;
  DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d329 = DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d326 && !DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d327;
  DEF_x__h10027 = DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d329 ? DEF_y_avValue_snd__h9967 : DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d108;
  DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d330 = DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d325 == (tUInt8)7u;
  DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_2__ETC___d118 = DEF_fpart__h7216 == (tUInt8)0u;
  DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d120 = DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d117 && !DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_2__ETC___d118;
  DEF_x__h7458 = DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d120 ? DEF_y_avValue_snd__h7398 : DEF_fpart__h7216;
  DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_EQ_7___d263 = DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05___d258 == (tUInt8)7u;
  DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d196 = DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d188 == (tUInt8)7u;
  DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d121 = DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2_1_4___d116 == (tUInt8)7u;
  DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d353 = 549755813887llu & ((tUInt64)(DEF_x__h10027));
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d353),
	  WideData(39u, 100000llu),
	  DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d353),
	  WideData(39u, 10000llu),
	  DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d353),
	  WideData(39u, 1000llu),
	  DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d353),
	  WideData(39u, 100llu),
	  DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d353),
	  WideData(39u, 10llu),
	  DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354);
  DEF_digit__h10003 = 549755813887llu & ((tUInt64)(DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354.get_bits_in_word8(0u,
																    6u,
																    4u)));
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_digit__h10003),
	  DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360);
  DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d361 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d286 = 549755813887llu & ((tUInt64)(DEF_x__h9338));
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d286),
	  WideData(39u, 100000llu),
	  DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d286),
	  WideData(39u, 10000llu),
	  DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d286),
	  WideData(39u, 1000llu),
	  DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d286),
	  WideData(39u, 100llu),
	  DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d286),
	  WideData(39u, 10llu),
	  DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287);
  DEF_digit__h9314 = 549755813887llu & ((tUInt64)(DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287.get_bits_in_word8(0u,
																   6u,
																   4u)));
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_digit__h9314),
	  DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293);
  DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d294 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d219 = 549755813887llu & ((tUInt64)(DEF_x__h8665));
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d219),
	  WideData(39u, 100000llu),
	  DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d219),
	  WideData(39u, 10000llu),
	  DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d219),
	  WideData(39u, 1000llu),
	  DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d219),
	  WideData(39u, 100llu),
	  DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d219),
	  WideData(39u, 10llu),
	  DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220);
  DEF_digit__h8641 = 549755813887llu & ((tUInt64)(DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220.get_bits_in_word8(0u,
																   6u,
																   4u)));
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_digit__h8641),
	  DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226);
  DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d227 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d144 = 549755813887llu & ((tUInt64)(DEF_x__h7458));
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d144),
	  WideData(39u, 100000llu),
	  DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d144),
	  WideData(39u, 10000llu),
	  DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d144),
	  WideData(39u, 1000llu),
	  DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d144),
	  WideData(39u, 100llu),
	  DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148);
  wop_mul(WideData(39u, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d144),
	  WideData(39u, 10llu),
	  DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145);
  DEF_digit__h7434 = 549755813887llu & ((tUInt64)(DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145.get_bits_in_word8(0u,
																   6u,
																   4u)));
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_digit__h7434),
	  DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151);
  DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d152 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_tx__h10343 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										       78u,
										       DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383,
										       32u,
										       38u,
										       32u,
										       6u));
  DEF_tx__h10252 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										       78u,
										       DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374,
										       32u,
										       38u,
										       32u,
										       6u));
  DEF_tx__h10161 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										       78u,
										       DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365,
										       32u,
										       38u,
										       32u,
										       6u));
  DEF_tx__h9563 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h10070 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										       78u,
										       DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357,
										       32u,
										       38u,
										       32u,
										       6u));
  DEF_digit__h10072 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h10070 - DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d361)))));
  DEF_tx__h9654 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h9472 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h9381 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_digit__h9383 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h9381 - DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d294)))));
  DEF_tx__h8981 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h8890 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h8799 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h8708 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_digit__h8710 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h8708 - DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d227)))));
  DEF_tx__h7774 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h7683 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h7592 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_tx__h7501 = 549755813887llu & ((((tUInt64)((tUInt8)0u)) << 33u) | primExtract64(33u,
										      78u,
										      DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148,
										      32u,
										      38u,
										      32u,
										      6u));
  DEF_digit__h7503 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h7501 - DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d152)))));
  DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 = !(DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d104 == DEF__read_i__h4126) || !(DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d108 == DEF__read_f__h4127);
  DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d19 = DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d18 || DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d16;
  DEF_NOT_cycle1_EQ_0___d3 = !DEF_cycle1_EQ_0___d2;
  DEF_NOT_cycle1_EQ_1___d21 = !DEF_cycle1_EQ_1___d4;
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_NOT__ETC___d394 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && !DEF_cycle1_ULT_10___d22);
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d349 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (!DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d326 || DEF_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_ETC___d327))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d341 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d329 && !DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d330))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d335 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d329 && DEF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d330))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d282 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (!DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2___d259 || DEF_pe1_partialSum_9_BITS_5_TO_0_09_EQ_0___d260))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d274 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2__ETC___d262 && !DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_EQ_7___d263))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d268 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_BIT_2__ETC___d262 && DEF_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58_EQ_7___d263))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d215 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (!DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d189 || DEF_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1_0_cyc_ETC___d193))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d201 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d195 && DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d196))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d207 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d195 && !DEF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0_1_3_0_1__ETC___d196))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d140 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (!DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d117 || DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_2__ETC___d118))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d132 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d120 && !DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d121))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d126 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112 && (DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d120 && DEF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_2__ETC___d121))));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && DEF_NOT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_ETC___d112));
  DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d48 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_NOT_cycle1_EQ_1___d21 && DEF_cycle1_ULT_10___d22);
  DEF_cycle1_ULT_9___d23 = DEF_x__h13984 < 9u;
  DEF_NOT_cycle1_EQ_0_AND_cycle1_EQ_1_AND_SEL_ARR_pe_ETC___d28 = DEF_NOT_cycle1_EQ_0___d3 && ((DEF_cycle1_EQ_1___d4 && DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d19) || (DEF_NOT_cycle1_EQ_1___d21 && (DEF_cycle1_ULT_10___d22 && (DEF_cycle1_ULT_9___d23 && DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d19))));
  DEF_NOT_cycle1_EQ_0_AND_cycle1_EQ_1_OR_cycle1_ULT__ETC___d45 = DEF_NOT_cycle1_EQ_0___d3 && (DEF_cycle1_EQ_1___d4 || (DEF_cycle1_ULT_10___d22 && DEF_cycle1_ULT_9___d23));
  DEF_y__h10222 = 549755813887llu & (DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d361 + DEF_digit__h10072);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h10222),
	  DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369);
  DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d370 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_digit__h10163 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h10161 - DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d370)))));
  DEF_y__h10313 = 549755813887llu & (DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d370 + DEF_digit__h10163);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h10313),
	  DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378);
  DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d379 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_digit__h10254 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h10252 - DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d379)))));
  DEF_y__h10404 = 549755813887llu & (DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d379 + DEF_digit__h10254);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h10404),
	  DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387);
  DEF_digit__h10345 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h10343 - primExtract64(39u,
															     78u,
															     DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387,
															     32u,
															     38u,
															     32u,
															     0u))))));
  DEF_y__h9533 = 549755813887llu & (DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d294 + DEF_digit__h9383);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h9533),
	  DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302);
  DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d303 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_digit__h9474 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h9472 - DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d303)))));
  DEF_y__h9624 = 549755813887llu & (DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d303 + DEF_digit__h9474);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h9624),
	  DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311);
  DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d312 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_digit__h9565 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h9563 - DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d312)))));
  DEF_y__h9715 = 549755813887llu & (DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d312 + DEF_digit__h9565);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h9715),
	  DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320);
  DEF_digit__h9656 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h9654 - primExtract64(39u,
															   78u,
															   DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320,
															   32u,
															   38u,
															   32u,
															   0u))))));
  DEF_y__h8860 = 549755813887llu & (DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d227 + DEF_digit__h8710);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h8860),
	  DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235);
  DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d236 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_digit__h8801 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h8799 - DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d236)))));
  DEF_y__h8951 = 549755813887llu & (DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d236 + DEF_digit__h8801);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h8951),
	  DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244);
  DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d245 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_digit__h8892 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h8890 - DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d245)))));
  DEF_y__h9042 = 549755813887llu & (DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d245 + DEF_digit__h8892);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h9042),
	  DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253);
  DEF_digit__h8983 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h8981 - primExtract64(39u,
															   78u,
															   DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253,
															   32u,
															   38u,
															   32u,
															   0u))))));
  DEF_y__h7653 = 549755813887llu & (DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d152 + DEF_digit__h7503);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h7653),
	  DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160);
  DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d161 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_digit__h7594 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h7592 - DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d161)))));
  DEF_y__h7744 = 549755813887llu & (DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d161 + DEF_digit__h7594);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h7744),
	  DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169);
  DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d170 = primExtract64(39u,
										 78u,
										 DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169,
										 32u,
										 38u,
										 32u,
										 0u);
  DEF_digit__h7685 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h7683 - DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d170)))));
  DEF_y__h7835 = 549755813887llu & (DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d170 + DEF_digit__h7685);
  wop_mul(WideData(39u, 10llu),
	  WideData(39u, DEF_y__h7835),
	  DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178);
  DEF_digit__h7776 = 549755813887llu & ((tUInt64)((tUInt8)((tUInt8)15u & (549755813887llu & (DEF_tx__h7774 - primExtract64(39u,
															   78u,
															   DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178,
															   32u,
															   38u,
															   32u,
															   0u))))));
  DEF_x__h10649 = DEF_x__h13984 + 1u;
  DEF_pe1_step_4_PLUS_1___d46 = (tUInt8)15u & (DEF_x__h5424 + (tUInt8)1u);
  DEF_x__h5330 = (tUInt8)255u & (((tUInt8)255u & ((((tUInt8)3u & ~DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1_MINUS_1_1___d32) << 6u) | ((tUInt8)63u & ~DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle1_MINUS_1_1___d35))) + (tUInt8)1u);
  DEF_x__h5318 = (tUInt8)255u & (DEF_x__h4124 + DEF_x__h5330);
  DEF_IF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_ETC___d42 = DEF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_pe_ETC___d18 ? DEF_x__h5318 : DEF_x__h5479;
  if (DEF_cycle1_EQ_0___d2)
    INST_pe1_weight_regs_0.METH_write((tUInt8)1u);
  if (DEF_cycle1_EQ_0___d2)
    INST_pe1_weight_regs_1.METH_write((tUInt8)1u);
  if (DEF_cycle1_EQ_0___d2)
    INST_pe1_weight_regs_2.METH_write((tUInt8)3u);
  if (DEF_cycle1_EQ_0___d2)
    INST_pe1_weight_regs_3.METH_write((tUInt8)0u);
  if (DEF_cycle1_EQ_0___d2)
    INST_pe1_weight_regs_4.METH_write((tUInt8)1u);
  if (DEF_cycle1_EQ_0___d2)
    INST_pe1_weight_regs_5.METH_write((tUInt8)3u);
  if (DEF_cycle1_EQ_0___d2)
    INST_pe1_weight_regs_6.METH_write((tUInt8)0u);
  if (DEF_cycle1_EQ_0___d2)
    INST_pe1_weight_regs_7.METH_write((tUInt8)1u);
  if (DEF_NOT_cycle1_EQ_0_AND_cycle1_EQ_1_AND_SEL_ARR_pe_ETC___d28)
    INST_pe1_partialSum.METH_write(DEF_IF_SEL_ARR_pe1_weight_regs_0_pe1_weight_regs_1_ETC___d42);
  if (DEF_NOT_cycle1_EQ_0_AND_cycle1_EQ_1_OR_cycle1_ULT__ETC___d45)
    INST_pe1_step.METH_write(DEF_pe1_step_4_PLUS_1___d46);
  if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d48)
    INST_psum.METH_write(DEF_x__h5672);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d126)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d132)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1__ETC___d134);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d140)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle1__ETC___d141);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h7434);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h7503);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h7594);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h7685);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h7776);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s", &__str_literal_5);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle1__ETC___d184);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,33", &__str_literal_4, 0llu);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,33", &__str_literal_4, 0llu);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,33", &__str_literal_4, 0llu);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,33", &__str_literal_4, 0llu);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,33", &__str_literal_4, 0llu);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s", &__str_literal_6);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d201)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d207)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0__ETC___d209);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d215)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1_3_0__ETC___d216);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h8641);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h8710);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h8801);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h8892);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h8983);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s", &__str_literal_7);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d268)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d274)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_5_ETC___d276);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d282)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_pe1_partialSum_9_BITS_7_TO_6_05_58___d283);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h9314);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h9383);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h9474);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h9565);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h9656);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s", &__str_literal_8);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d335)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d341)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL__ETC___d343);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d349)
      dollar_write(sim_hdl,
		   this,
		   "s,-3",
		   &__str_literal_3,
		   DEF_signed_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF_SEL__ETC___d350);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h10003);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h10072);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h10163);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h10254);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_write(sim_hdl, this, "s,39", &__str_literal_4, DEF_digit__h10345);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_display(sim_hdl, this);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_cycl_ETC___d115)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_cycle1_EQ_0_AND_NOT_cycle1_EQ_1_1_AND_NOT__ETC___d394)
      dollar_display(sim_hdl, this, "s", &__str_literal_9);
  }
  INST_cycle1.METH_write(DEF_x__h10649);
}

void MOD_mkTbPE::RL_test_nonlinearity()
{
  tUInt8 DEF_pe3_step_09_PLUS_1___d437;
  tUInt8 DEF_x__h11819;
  tUInt32 DEF_x__h12472;
  tUInt8 DEF_NOT_cycle3_96_ULT_9_99___d416;
  tUInt8 DEF_NOT_cycle3_96_EQ_0_97_98_AND_cycle3_96_ULT_9_99___d436;
  tUInt8 DEF_NOT_cycle3_96_EQ_0_97_98_AND_cycle3_96_ULT_9_9_ETC___d420;
  tUInt8 DEF_NOT_cycle3_96_EQ_0_97_98_AND_NOT_cycle3_96_ULT_ETC___d448;
  tUInt8 DEF_NOT_cycle3_96_EQ_0_97___d398;
  tUInt8 DEF_NOT_cycle3_96_EQ_0_97_98_AND_NOT_cycle3_96_ULT_ETC___d452;
  tUInt8 DEF_NOT_cycle3_96_EQ_9_17___d438;
  tUInt8 DEF_pe3_partialSum_21_BITS_7_TO_6_39_EQ_0___d440;
  tUInt8 DEF_pe3_partialSum_21_BITS_5_TO_0_42_EQ_0___d443;
  tUInt8 DEF_cycle3_96_EQ_0___d397;
  tUInt8 DEF_cycle3_96_EQ_9___d417;
  tUInt8 DEF_x__h11968;
  tUInt8 DEF_x__h11801;
  tUInt8 DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d413;
  tUInt8 DEF_IF_cycle3_96_ULT_9_99_THEN_IF_SEL_ARR_pe3_weig_ETC___d435;
  tUInt8 DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle3_96_MINUS_1_22___d423;
  tUInt32 DEF_x__h11826;
  tUInt8 DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425;
  tUInt8 DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d411;
  tUInt8 DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410;
  tUInt8 DEF_pe3_partialSum_BIT_7___h12157;
  tUInt8 DEF__read_i__h11811;
  tUInt8 DEF__read_f__h11812;
  tUInt8 DEF__read__h1985;
  tUInt8 DEF__read__h2025;
  tUInt8 DEF__read__h2065;
  tUInt8 DEF__read__h2105;
  tUInt8 DEF__read__h2145;
  tUInt8 DEF__read__h2185;
  tUInt8 DEF__read__h2225;
  tUInt8 DEF__read__h2265;
  tUInt8 DEF_x__h11913;
  tUInt8 DEF_pe3_partialSum__h12156;
  tUInt8 DEF_cycle3_96_ULT_9___d399;
  DEF_x__h13978 = INST_cycle3.METH_read();
  DEF_cycle3_96_ULT_9___d399 = DEF_x__h13978 < 9u;
  DEF_pe3_partialSum__h12156 = INST_pe3_partialSum.METH_read();
  DEF_x__h11913 = INST_pe3_step.METH_read();
  DEF__read__h2265 = INST_pe3_weight_regs_7.METH_read();
  DEF__read__h2185 = INST_pe3_weight_regs_5.METH_read();
  DEF__read__h2225 = INST_pe3_weight_regs_6.METH_read();
  DEF__read__h2145 = INST_pe3_weight_regs_4.METH_read();
  DEF__read__h2105 = INST_pe3_weight_regs_3.METH_read();
  DEF__read__h2065 = INST_pe3_weight_regs_2.METH_read();
  DEF__read__h2025 = INST_pe3_weight_regs_1.METH_read();
  DEF__read_f__h11812 = (tUInt8)((tUInt8)63u & DEF_pe3_partialSum__h12156);
  DEF__read__h1985 = INST_pe3_weight_regs_0.METH_read();
  DEF__read_i__h11811 = (tUInt8)(DEF_pe3_partialSum__h12156 >> 6u);
  DEF_pe3_partialSum_BIT_7___h12157 = (tUInt8)(DEF_pe3_partialSum__h12156 >> 7u);
  switch (DEF_x__h11913) {
  case (tUInt8)0u:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = DEF__read__h1985;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = DEF__read__h2025;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = DEF__read__h2065;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = DEF__read__h2105;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = DEF__read__h2145;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = DEF__read__h2185;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = DEF__read__h2225;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = DEF__read__h2265;
    break;
  default:
    DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 = (tUInt8)2u;
  }
  DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d411 = (tUInt8)((tUInt8)1u & DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410);
  DEF_x__h11826 = DEF_x__h13978 - 1u;
  switch (DEF_x__h11826) {
  case 0u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425 = (tUInt8)32u;
    break;
  case 1u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425 = (tUInt8)48u;
    break;
  case 2u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425 = (tUInt8)16u;
    break;
  case 3u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425 = (tUInt8)58u;
    break;
  case 4u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425 = (tUInt8)44u;
    break;
  case 5u:
  case 6u:
  case 7u:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425 = (tUInt8)0u;
    break;
  default:
    DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425 = (tUInt8)42u;
  }
  switch (DEF_x__h11826) {
  case 0u:
  case 2u:
  case 4u:
  case 5u:
  case 6u:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle3_96_MINUS_1_22___d423 = (tUInt8)0u;
    break;
  case 1u:
  case 3u:
  case 7u:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle3_96_MINUS_1_22___d423 = (tUInt8)3u;
    break;
  default:
    DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle3_96_MINUS_1_22___d423 = (tUInt8)2u;
  }
  DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d413 = DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d411 & ((tUInt8)(DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d410 >> 1u));
  DEF_x__h11968 = (tUInt8)255u & (DEF_pe3_partialSum__h12156 + ((tUInt8)255u & ((DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle3_96_MINUS_1_22___d423 << 6u) | DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425)));
  DEF_cycle3_96_EQ_9___d417 = DEF_x__h13978 == 9u;
  DEF_cycle3_96_EQ_0___d397 = DEF_x__h13978 == 0u;
  DEF_pe3_partialSum_21_BITS_5_TO_0_42_EQ_0___d443 = DEF__read_f__h11812 == (tUInt8)0u;
  DEF_pe3_partialSum_21_BITS_7_TO_6_39_EQ_0___d440 = DEF__read_i__h11811 == (tUInt8)0u;
  DEF_NOT_cycle3_96_EQ_9_17___d438 = !DEF_cycle3_96_EQ_9___d417;
  DEF_NOT_cycle3_96_EQ_0_97___d398 = !DEF_cycle3_96_EQ_0___d397;
  DEF_NOT_cycle3_96_EQ_0_97_98_AND_cycle3_96_ULT_9_99___d436 = DEF_NOT_cycle3_96_EQ_0_97___d398 && DEF_cycle3_96_ULT_9___d399;
  DEF_NOT_cycle3_96_ULT_9_99___d416 = !DEF_cycle3_96_ULT_9___d399;
  DEF_NOT_cycle3_96_EQ_0_97_98_AND_NOT_cycle3_96_ULT_ETC___d452 = DEF_NOT_cycle3_96_EQ_0_97___d398 && (DEF_NOT_cycle3_96_ULT_9_99___d416 && (DEF_NOT_cycle3_96_EQ_9_17___d438 && (DEF_pe3_partialSum_21_BITS_7_TO_6_39_EQ_0___d440 && DEF_pe3_partialSum_21_BITS_5_TO_0_42_EQ_0___d443)));
  DEF_NOT_cycle3_96_EQ_0_97_98_AND_NOT_cycle3_96_ULT_ETC___d448 = DEF_NOT_cycle3_96_EQ_0_97___d398 && (DEF_NOT_cycle3_96_ULT_9_99___d416 && (DEF_NOT_cycle3_96_EQ_9_17___d438 && (!DEF_pe3_partialSum_21_BITS_7_TO_6_39_EQ_0___d440 || !DEF_pe3_partialSum_21_BITS_5_TO_0_42_EQ_0___d443)));
  DEF_NOT_cycle3_96_EQ_0_97_98_AND_cycle3_96_ULT_9_9_ETC___d420 = DEF_NOT_cycle3_96_EQ_0_97___d398 && ((DEF_cycle3_96_ULT_9___d399 && (DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d413 || DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d411)) || (DEF_NOT_cycle3_96_ULT_9_99___d416 && DEF_cycle3_96_EQ_9___d417));
  DEF_x__h12472 = DEF_x__h13978 + 1u;
  DEF_x__h11819 = (tUInt8)255u & (((tUInt8)255u & ((((tUInt8)3u & ~DEF_SEL_ARR_0_3_0_3_0_0_0_3_0_cycle3_96_MINUS_1_22___d423) << 6u) | ((tUInt8)63u & ~DEF_SEL_ARR_32_48_16_58_44_0_0_0_4_cycle3_96_MINUS_ETC___d425))) + (tUInt8)1u);
  DEF_x__h11801 = (tUInt8)255u & (DEF_pe3_partialSum__h12156 + DEF_x__h11819);
  DEF_IF_cycle3_96_ULT_9_99_THEN_IF_SEL_ARR_pe3_weig_ETC___d435 = DEF_cycle3_96_ULT_9___d399 ? (DEF_SEL_ARR_pe3_weight_regs_0_00_pe3_weight_regs_1_ETC___d413 ? DEF_x__h11801 : DEF_x__h11968) : (DEF_pe3_partialSum_BIT_7___h12157 ? (tUInt8)0u : DEF_pe3_partialSum__h12156);
  DEF_pe3_step_09_PLUS_1___d437 = (tUInt8)15u & (DEF_x__h11913 + (tUInt8)1u);
  if (DEF_cycle3_96_EQ_0___d397)
    INST_pe3_weight_regs_0.METH_write((tUInt8)1u);
  if (DEF_cycle3_96_EQ_0___d397)
    INST_pe3_weight_regs_1.METH_write((tUInt8)1u);
  if (DEF_cycle3_96_EQ_0___d397)
    INST_pe3_weight_regs_2.METH_write((tUInt8)3u);
  if (DEF_cycle3_96_EQ_0___d397)
    INST_pe3_weight_regs_3.METH_write((tUInt8)0u);
  if (DEF_cycle3_96_EQ_0___d397)
    INST_pe3_weight_regs_4.METH_write((tUInt8)1u);
  if (DEF_cycle3_96_EQ_0___d397)
    INST_pe3_weight_regs_6.METH_write((tUInt8)0u);
  if (DEF_cycle3_96_EQ_0___d397)
    INST_pe3_weight_regs_5.METH_write((tUInt8)3u);
  if (DEF_cycle3_96_EQ_0___d397)
    INST_pe3_weight_regs_7.METH_write((tUInt8)1u);
  if (DEF_NOT_cycle3_96_EQ_0_97_98_AND_cycle3_96_ULT_9_9_ETC___d420)
    INST_pe3_partialSum.METH_write(DEF_IF_cycle3_96_ULT_9_99_THEN_IF_SEL_ARR_pe3_weig_ETC___d435);
  if (DEF_NOT_cycle3_96_EQ_0_97_98_AND_cycle3_96_ULT_9_99___d436)
    INST_pe3_step.METH_write(DEF_pe3_step_09_PLUS_1___d437);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cycle3_96_EQ_0_97_98_AND_NOT_cycle3_96_ULT_ETC___d448)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_cycle3_96_EQ_0_97_98_AND_NOT_cycle3_96_ULT_ETC___d452)
      dollar_display(sim_hdl, this, "s", &__str_literal_11);
  }
  INST_cycle3.METH_write(DEF_x__h12472);
}

void MOD_mkTbPE::RL_test_rw_weights()
{
  tUInt32 DEF_x__h13970;
  tUInt8 DEF_NOT_cycle2_54_EQ_0_56_57_AND_cycle2_54_ULE_8_5_ETC___d474;
  tUInt8 DEF_NOT_cycle2_54_EQ_0_56___d457;
  tUInt8 DEF_NOT_cycle2_54_EQ_0_56_57_AND_NOT_cycle2_54_ULE_ETC___d476;
  tUInt8 DEF_cycle2_54_EQ_0___d456;
  tUInt8 DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle2_54_MINUS_1_68___d470;
  tUInt32 DEF_cycle2_54_MINUS_1___d468;
  tUInt8 DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469;
  DEF_x__h13991 = INST_cycle2.METH_read();
  DEF_cycle2_54_MINUS_1___d468 = DEF_x__h13991 - 1u;
  switch (DEF_cycle2_54_MINUS_1___d468) {
  case 0u:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = INST_pe2_weight_regs_0.METH_read();
    break;
  case 1u:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = INST_pe2_weight_regs_1.METH_read();
    break;
  case 2u:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = INST_pe2_weight_regs_2.METH_read();
    break;
  case 3u:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = INST_pe2_weight_regs_3.METH_read();
    break;
  case 4u:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = INST_pe2_weight_regs_4.METH_read();
    break;
  case 5u:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = INST_pe2_weight_regs_5.METH_read();
    break;
  case 6u:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = INST_pe2_weight_regs_6.METH_read();
    break;
  case 7u:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = INST_pe2_weight_regs_7.METH_read();
    break;
  default:
    DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 = (tUInt8)2u;
  }
  switch (DEF_cycle2_54_MINUS_1___d468) {
  case 0u:
  case 1u:
  case 4u:
  case 7u:
    DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle2_54_MINUS_1_68___d470 = (tUInt8)1u;
    break;
  case 2u:
  case 5u:
    DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle2_54_MINUS_1_68___d470 = (tUInt8)3u;
    break;
  case 3u:
  case 6u:
    DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle2_54_MINUS_1_68___d470 = (tUInt8)0u;
    break;
  default:
    DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle2_54_MINUS_1_68___d470 = (tUInt8)2u;
  }
  DEF_cycle2_54_EQ_0___d456 = DEF_x__h13991 == 0u;
  DEF_NOT_cycle2_54_EQ_0_56___d457 = !DEF_cycle2_54_EQ_0___d456;
  DEF_cycle2_54_ULE_8___d458 = DEF_x__h13991 <= 8u;
  DEF_NOT_cycle2_54_ULE_8_58___d475 = !DEF_cycle2_54_ULE_8___d458;
  DEF_NOT_cycle2_54_EQ_0_56_57_AND_NOT_cycle2_54_ULE_ETC___d476 = DEF_NOT_cycle2_54_EQ_0_56___d457 && DEF_NOT_cycle2_54_ULE_8_58___d475;
  DEF_NOT_cycle2_54_EQ_0_56_57_AND_cycle2_54_ULE_8_5_ETC___d474 = DEF_NOT_cycle2_54_EQ_0_56___d457 && (DEF_cycle2_54_ULE_8___d458 && !(DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469 == DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle2_54_MINUS_1_68___d470));
  DEF_x__h13970 = DEF_x__h13991 + 1u;
  if (DEF_cycle2_54_EQ_0___d456)
    INST_pe2_weight_regs_0.METH_write((tUInt8)1u);
  if (DEF_cycle2_54_EQ_0___d456)
    INST_pe2_weight_regs_1.METH_write((tUInt8)1u);
  if (DEF_cycle2_54_EQ_0___d456)
    INST_pe2_weight_regs_3.METH_write((tUInt8)0u);
  if (DEF_cycle2_54_EQ_0___d456)
    INST_pe2_weight_regs_2.METH_write((tUInt8)3u);
  if (DEF_cycle2_54_EQ_0___d456)
    INST_pe2_weight_regs_4.METH_write((tUInt8)1u);
  if (DEF_cycle2_54_EQ_0___d456)
    INST_pe2_weight_regs_6.METH_write((tUInt8)0u);
  if (DEF_cycle2_54_EQ_0___d456)
    INST_pe2_weight_regs_5.METH_write((tUInt8)3u);
  if (DEF_cycle2_54_EQ_0___d456)
    INST_pe2_weight_regs_7.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_cycle2_54_EQ_0_56_57_AND_cycle2_54_ULE_8_5_ETC___d474)
      dollar_display(sim_hdl,
		     this,
		     "s,2,2,32",
		     &__str_literal_12,
		     DEF_SEL_ARR_pe2_weight_regs_0_59_pe2_weight_regs_1_ETC___d469,
		     DEF_SEL_ARR_1_1_3_0_1_3_0_1_0_cycle2_54_MINUS_1_68___d470,
		     DEF_cycle2_54_MINUS_1___d468);
    if (DEF_NOT_cycle2_54_EQ_0_56_57_AND_cycle2_54_ULE_8_5_ETC___d474)
      dollar_finish(sim_hdl, "32", 1u);
    if (DEF_NOT_cycle2_54_EQ_0_56_57_AND_NOT_cycle2_54_ULE_ETC___d476)
      dollar_display(sim_hdl, this, "s", &__str_literal_13);
  }
  INST_cycle2.METH_write(DEF_x__h13970);
}

void MOD_mkTbPE::RL_test_end()
{
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_finish(sim_hdl, "32", 1u);
}


/* Methods */


/* Reset routines */

void MOD_mkTbPE::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_psum2.reset_RST(ARG_rst_in);
  INST_psum.reset_RST(ARG_rst_in);
  INST_pe3_weight_regs_7.reset_RST(ARG_rst_in);
  INST_pe3_weight_regs_6.reset_RST(ARG_rst_in);
  INST_pe3_weight_regs_5.reset_RST(ARG_rst_in);
  INST_pe3_weight_regs_4.reset_RST(ARG_rst_in);
  INST_pe3_weight_regs_3.reset_RST(ARG_rst_in);
  INST_pe3_weight_regs_2.reset_RST(ARG_rst_in);
  INST_pe3_weight_regs_1.reset_RST(ARG_rst_in);
  INST_pe3_weight_regs_0.reset_RST(ARG_rst_in);
  INST_pe3_step.reset_RST(ARG_rst_in);
  INST_pe3_partialSum.reset_RST(ARG_rst_in);
  INST_pe2_weight_regs_7.reset_RST(ARG_rst_in);
  INST_pe2_weight_regs_6.reset_RST(ARG_rst_in);
  INST_pe2_weight_regs_5.reset_RST(ARG_rst_in);
  INST_pe2_weight_regs_4.reset_RST(ARG_rst_in);
  INST_pe2_weight_regs_3.reset_RST(ARG_rst_in);
  INST_pe2_weight_regs_2.reset_RST(ARG_rst_in);
  INST_pe2_weight_regs_1.reset_RST(ARG_rst_in);
  INST_pe2_weight_regs_0.reset_RST(ARG_rst_in);
  INST_pe2_step.reset_RST(ARG_rst_in);
  INST_pe2_partialSum.reset_RST(ARG_rst_in);
  INST_pe1_weight_regs_7.reset_RST(ARG_rst_in);
  INST_pe1_weight_regs_6.reset_RST(ARG_rst_in);
  INST_pe1_weight_regs_5.reset_RST(ARG_rst_in);
  INST_pe1_weight_regs_4.reset_RST(ARG_rst_in);
  INST_pe1_weight_regs_3.reset_RST(ARG_rst_in);
  INST_pe1_weight_regs_2.reset_RST(ARG_rst_in);
  INST_pe1_weight_regs_1.reset_RST(ARG_rst_in);
  INST_pe1_weight_regs_0.reset_RST(ARG_rst_in);
  INST_pe1_step.reset_RST(ARG_rst_in);
  INST_pe1_partialSum.reset_RST(ARG_rst_in);
  INST_cycle3.reset_RST(ARG_rst_in);
  INST_cycle2.reset_RST(ARG_rst_in);
  INST_cycle1.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkTbPE::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkTbPE::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_cycle1.dump_state(indent + 2u);
  INST_cycle2.dump_state(indent + 2u);
  INST_cycle3.dump_state(indent + 2u);
  INST_pe1_partialSum.dump_state(indent + 2u);
  INST_pe1_step.dump_state(indent + 2u);
  INST_pe1_weight_regs_0.dump_state(indent + 2u);
  INST_pe1_weight_regs_1.dump_state(indent + 2u);
  INST_pe1_weight_regs_2.dump_state(indent + 2u);
  INST_pe1_weight_regs_3.dump_state(indent + 2u);
  INST_pe1_weight_regs_4.dump_state(indent + 2u);
  INST_pe1_weight_regs_5.dump_state(indent + 2u);
  INST_pe1_weight_regs_6.dump_state(indent + 2u);
  INST_pe1_weight_regs_7.dump_state(indent + 2u);
  INST_pe2_partialSum.dump_state(indent + 2u);
  INST_pe2_step.dump_state(indent + 2u);
  INST_pe2_weight_regs_0.dump_state(indent + 2u);
  INST_pe2_weight_regs_1.dump_state(indent + 2u);
  INST_pe2_weight_regs_2.dump_state(indent + 2u);
  INST_pe2_weight_regs_3.dump_state(indent + 2u);
  INST_pe2_weight_regs_4.dump_state(indent + 2u);
  INST_pe2_weight_regs_5.dump_state(indent + 2u);
  INST_pe2_weight_regs_6.dump_state(indent + 2u);
  INST_pe2_weight_regs_7.dump_state(indent + 2u);
  INST_pe3_partialSum.dump_state(indent + 2u);
  INST_pe3_step.dump_state(indent + 2u);
  INST_pe3_weight_regs_0.dump_state(indent + 2u);
  INST_pe3_weight_regs_1.dump_state(indent + 2u);
  INST_pe3_weight_regs_2.dump_state(indent + 2u);
  INST_pe3_weight_regs_3.dump_state(indent + 2u);
  INST_pe3_weight_regs_4.dump_state(indent + 2u);
  INST_pe3_weight_regs_5.dump_state(indent + 2u);
  INST_pe3_weight_regs_6.dump_state(indent + 2u);
  INST_pe3_weight_regs_7.dump_state(indent + 2u);
  INST_psum.dump_state(indent + 2u);
  INST_psum2.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkTbPE::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 77u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_cycle2_54_ULE_8_58___d475", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387", 78u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "cycle2_54_ULE_8___d458", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13978", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13984", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h13991", 32u);
  num = INST_cycle1.dump_VCD_defs(num);
  num = INST_cycle2.dump_VCD_defs(num);
  num = INST_cycle3.dump_VCD_defs(num);
  num = INST_pe1_partialSum.dump_VCD_defs(num);
  num = INST_pe1_step.dump_VCD_defs(num);
  num = INST_pe1_weight_regs_0.dump_VCD_defs(num);
  num = INST_pe1_weight_regs_1.dump_VCD_defs(num);
  num = INST_pe1_weight_regs_2.dump_VCD_defs(num);
  num = INST_pe1_weight_regs_3.dump_VCD_defs(num);
  num = INST_pe1_weight_regs_4.dump_VCD_defs(num);
  num = INST_pe1_weight_regs_5.dump_VCD_defs(num);
  num = INST_pe1_weight_regs_6.dump_VCD_defs(num);
  num = INST_pe1_weight_regs_7.dump_VCD_defs(num);
  num = INST_pe2_partialSum.dump_VCD_defs(num);
  num = INST_pe2_step.dump_VCD_defs(num);
  num = INST_pe2_weight_regs_0.dump_VCD_defs(num);
  num = INST_pe2_weight_regs_1.dump_VCD_defs(num);
  num = INST_pe2_weight_regs_2.dump_VCD_defs(num);
  num = INST_pe2_weight_regs_3.dump_VCD_defs(num);
  num = INST_pe2_weight_regs_4.dump_VCD_defs(num);
  num = INST_pe2_weight_regs_5.dump_VCD_defs(num);
  num = INST_pe2_weight_regs_6.dump_VCD_defs(num);
  num = INST_pe2_weight_regs_7.dump_VCD_defs(num);
  num = INST_pe3_partialSum.dump_VCD_defs(num);
  num = INST_pe3_step.dump_VCD_defs(num);
  num = INST_pe3_weight_regs_0.dump_VCD_defs(num);
  num = INST_pe3_weight_regs_1.dump_VCD_defs(num);
  num = INST_pe3_weight_regs_2.dump_VCD_defs(num);
  num = INST_pe3_weight_regs_3.dump_VCD_defs(num);
  num = INST_pe3_weight_regs_4.dump_VCD_defs(num);
  num = INST_pe3_weight_regs_5.dump_VCD_defs(num);
  num = INST_pe3_weight_regs_6.dump_VCD_defs(num);
  num = INST_pe3_weight_regs_7.dump_VCD_defs(num);
  num = INST_psum.dump_VCD_defs(num);
  num = INST_psum2.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkTbPE::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTbPE &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkTbPE::vcd_defs(tVCDDumpType dt, MOD_mkTbPE &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 78u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_NOT_cycle2_54_ULE_8_58___d475) != DEF_NOT_cycle2_54_ULE_8_58___d475)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_cycle2_54_ULE_8_58___d475, 1u);
	backing.DEF_NOT_cycle2_54_ULE_8_58___d475 = DEF_NOT_cycle2_54_ULE_8_58___d475;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220) != DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223) != DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231) != DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240) != DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249) != DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145) != DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148) != DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156) != DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165) != DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174) != DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287) != DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290) != DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298) != DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307) != DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316) != DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354) != DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357) != DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365) != DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374) != DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383) != DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383, 78u);
	backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383;
      }
      ++num;
      if ((backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226) != DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226, 78u);
	backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226 = DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226;
      }
      ++num;
      if ((backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151) != DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151, 78u);
	backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151 = DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151;
      }
      ++num;
      if ((backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293) != DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293, 78u);
	backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293 = DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293;
      }
      ++num;
      if ((backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360) != DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360, 78u);
	backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360 = DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235) != DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235, 78u);
	backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235 = DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160) != DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160, 78u);
	backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160 = DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302) != DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302, 78u);
	backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302 = DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369) != DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369, 78u);
	backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369 = DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169) != DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169, 78u);
	backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169 = DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244) != DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244, 78u);
	backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244 = DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311) != DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311, 78u);
	backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311 = DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378) != DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378, 78u);
	backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378 = DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178) != DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178, 78u);
	backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178 = DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253) != DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253, 78u);
	backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253 = DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320) != DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320, 78u);
	backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320 = DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320;
      }
      ++num;
      if ((backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387) != DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387)
      {
	vcd_write_val(sim_hdl, num, DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387, 78u);
	backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387 = DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387;
      }
      ++num;
      if ((backing.DEF_cycle2_54_ULE_8___d458) != DEF_cycle2_54_ULE_8___d458)
      {
	vcd_write_val(sim_hdl, num, DEF_cycle2_54_ULE_8___d458, 1u);
	backing.DEF_cycle2_54_ULE_8___d458 = DEF_cycle2_54_ULE_8___d458;
      }
      ++num;
      if ((backing.DEF_x__h13978) != DEF_x__h13978)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13978, 32u);
	backing.DEF_x__h13978 = DEF_x__h13978;
      }
      ++num;
      if ((backing.DEF_x__h13984) != DEF_x__h13984)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13984, 32u);
	backing.DEF_x__h13984 = DEF_x__h13984;
      }
      ++num;
      if ((backing.DEF_x__h13991) != DEF_x__h13991)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h13991, 32u);
	backing.DEF_x__h13991 = DEF_x__h13991;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_NOT_cycle2_54_ULE_8_58___d475, 1u);
      backing.DEF_NOT_cycle2_54_ULE_8_58___d475 = DEF_NOT_cycle2_54_ULE_8_58___d475;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d220;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d223;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d231;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d240;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249 = DEF__0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_IF_SEL_ARR_1_1__ETC___d249;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d145;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d148;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d156;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d165;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174 = DEF__0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_3_0_0_0_3_0_cyc_ETC___d174;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d287;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d290;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d298;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d307;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316 = DEF__0_CONCAT_IF_SEXT_pe1_partialSum_9_BITS_7_TO_6__ETC___d316;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d354;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d357;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d365;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d374;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383, 78u);
      backing.DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383 = DEF__0_CONCAT_IF_SEXT_psum_9_PLUS_IF_NOT_IF_NOT_IF__ETC___d383;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226, 78u);
      backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226 = DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_IF_NOT_ETC___d226;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151, 78u);
      backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151 = DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_ARR_0_3_0_ETC___d151;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293, 78u);
      backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293 = DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_partialSu_ETC___d293;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360, 78u);
      backing.DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360 = DEF__10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_PLUS_I_ETC___d360;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235, 78u);
      backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235 = DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_IF_NOT_ETC___d235;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160, 78u);
      backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160 = DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_SEL_AR_ETC___d160;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302, 78u);
      backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302 = DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_pe1_pa_ETC___d302;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369, 78u);
      backing.DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369 = DEF__10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_psum_9_ETC___d369;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169, 78u);
      backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169 = DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d169;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244, 78u);
      backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244 = DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d244;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311, 78u);
      backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311 = DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d311;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378, 78u);
      backing.DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378 = DEF__10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT_IF_SEXT_ETC___d378;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178, 78u);
      backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178 = DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d178;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253, 78u);
      backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253 = DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d253;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320, 78u);
      backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320 = DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d320;
      vcd_write_val(sim_hdl, num++, DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387, 78u);
      backing.DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387 = DEF__10_MUL_10_MUL_10_MUL_10_MUL_0_CONCAT_0_CONCAT__ETC___d387;
      vcd_write_val(sim_hdl, num++, DEF_cycle2_54_ULE_8___d458, 1u);
      backing.DEF_cycle2_54_ULE_8___d458 = DEF_cycle2_54_ULE_8___d458;
      vcd_write_val(sim_hdl, num++, DEF_x__h13978, 32u);
      backing.DEF_x__h13978 = DEF_x__h13978;
      vcd_write_val(sim_hdl, num++, DEF_x__h13984, 32u);
      backing.DEF_x__h13984 = DEF_x__h13984;
      vcd_write_val(sim_hdl, num++, DEF_x__h13991, 32u);
      backing.DEF_x__h13991 = DEF_x__h13991;
    }
}

void MOD_mkTbPE::vcd_prims(tVCDDumpType dt, MOD_mkTbPE &backing)
{
  INST_cycle1.dump_VCD(dt, backing.INST_cycle1);
  INST_cycle2.dump_VCD(dt, backing.INST_cycle2);
  INST_cycle3.dump_VCD(dt, backing.INST_cycle3);
  INST_pe1_partialSum.dump_VCD(dt, backing.INST_pe1_partialSum);
  INST_pe1_step.dump_VCD(dt, backing.INST_pe1_step);
  INST_pe1_weight_regs_0.dump_VCD(dt, backing.INST_pe1_weight_regs_0);
  INST_pe1_weight_regs_1.dump_VCD(dt, backing.INST_pe1_weight_regs_1);
  INST_pe1_weight_regs_2.dump_VCD(dt, backing.INST_pe1_weight_regs_2);
  INST_pe1_weight_regs_3.dump_VCD(dt, backing.INST_pe1_weight_regs_3);
  INST_pe1_weight_regs_4.dump_VCD(dt, backing.INST_pe1_weight_regs_4);
  INST_pe1_weight_regs_5.dump_VCD(dt, backing.INST_pe1_weight_regs_5);
  INST_pe1_weight_regs_6.dump_VCD(dt, backing.INST_pe1_weight_regs_6);
  INST_pe1_weight_regs_7.dump_VCD(dt, backing.INST_pe1_weight_regs_7);
  INST_pe2_partialSum.dump_VCD(dt, backing.INST_pe2_partialSum);
  INST_pe2_step.dump_VCD(dt, backing.INST_pe2_step);
  INST_pe2_weight_regs_0.dump_VCD(dt, backing.INST_pe2_weight_regs_0);
  INST_pe2_weight_regs_1.dump_VCD(dt, backing.INST_pe2_weight_regs_1);
  INST_pe2_weight_regs_2.dump_VCD(dt, backing.INST_pe2_weight_regs_2);
  INST_pe2_weight_regs_3.dump_VCD(dt, backing.INST_pe2_weight_regs_3);
  INST_pe2_weight_regs_4.dump_VCD(dt, backing.INST_pe2_weight_regs_4);
  INST_pe2_weight_regs_5.dump_VCD(dt, backing.INST_pe2_weight_regs_5);
  INST_pe2_weight_regs_6.dump_VCD(dt, backing.INST_pe2_weight_regs_6);
  INST_pe2_weight_regs_7.dump_VCD(dt, backing.INST_pe2_weight_regs_7);
  INST_pe3_partialSum.dump_VCD(dt, backing.INST_pe3_partialSum);
  INST_pe3_step.dump_VCD(dt, backing.INST_pe3_step);
  INST_pe3_weight_regs_0.dump_VCD(dt, backing.INST_pe3_weight_regs_0);
  INST_pe3_weight_regs_1.dump_VCD(dt, backing.INST_pe3_weight_regs_1);
  INST_pe3_weight_regs_2.dump_VCD(dt, backing.INST_pe3_weight_regs_2);
  INST_pe3_weight_regs_3.dump_VCD(dt, backing.INST_pe3_weight_regs_3);
  INST_pe3_weight_regs_4.dump_VCD(dt, backing.INST_pe3_weight_regs_4);
  INST_pe3_weight_regs_5.dump_VCD(dt, backing.INST_pe3_weight_regs_5);
  INST_pe3_weight_regs_6.dump_VCD(dt, backing.INST_pe3_weight_regs_6);
  INST_pe3_weight_regs_7.dump_VCD(dt, backing.INST_pe3_weight_regs_7);
  INST_psum.dump_VCD(dt, backing.INST_psum);
  INST_psum2.dump_VCD(dt, backing.INST_psum2);
}
