

================================================================
== Vitis HLS Report for 'read_tmp_FT1_1'
================================================================
* Date:           Wed Dec 18 11:38:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp_slr0
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.201 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|       99|  4.545 ns|  0.450 us|    1|   99|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                      |                                                                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                       Instance                                       |                                   Module                                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_tmp_FT1_1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3_fu_60  |read_tmp_FT1_1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3  |       98|       98|  0.445 us|  0.445 us|   98|   98|       no|
        +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      304|     1192|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       23|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      308|     1227|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                       Instance                                       |                                   Module                                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+------+-----+
    |grp_read_tmp_FT1_1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3_fu_60  |read_tmp_FT1_1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3  |        0|   0|  304|  1192|    0|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                                 |                                                                            |        0|   0|  304|  1192|    0|
    +--------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln873_fu_98_p2              |      icmp|   0|  0|  10|           3|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  12|           4|           2|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |fifo_tmp_from_task1_to_task3_read  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  23|          5|    2|          5|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                Name                                               | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                          |  2|   0|    2|          0|
    |grp_read_tmp_FT1_1_Pipeline_VITIS_LOOP_876_1_VITIS_LOOP_878_2_VITIS_LOOP_880_3_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln873_reg_104                                                                                 |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                              |  4|   0|    4|          0|
    +---------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+
|                  RTL Ports                  | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                       |   in|    1|  ap_ctrl_hs|                read_tmp_FT1.1|  return value|
|ap_rst                                       |   in|    1|  ap_ctrl_hs|                read_tmp_FT1.1|  return value|
|ap_start                                     |   in|    1|  ap_ctrl_hs|                read_tmp_FT1.1|  return value|
|ap_done                                      |  out|    1|  ap_ctrl_hs|                read_tmp_FT1.1|  return value|
|ap_idle                                      |  out|    1|  ap_ctrl_hs|                read_tmp_FT1.1|  return value|
|ap_ready                                     |  out|    1|  ap_ctrl_hs|                read_tmp_FT1.1|  return value|
|tmp_0_0_address0                             |  out|   12|   ap_memory|                       tmp_0_0|         array|
|tmp_0_0_ce0                                  |  out|    1|   ap_memory|                       tmp_0_0|         array|
|tmp_0_0_we0                                  |  out|    1|   ap_memory|                       tmp_0_0|         array|
|tmp_0_0_d0                                   |  out|   32|   ap_memory|                       tmp_0_0|         array|
|tmp_0_0_address1                             |  out|   12|   ap_memory|                       tmp_0_0|         array|
|tmp_0_0_ce1                                  |  out|    1|   ap_memory|                       tmp_0_0|         array|
|tmp_0_0_we1                                  |  out|    1|   ap_memory|                       tmp_0_0|         array|
|tmp_0_0_d1                                   |  out|   32|   ap_memory|                       tmp_0_0|         array|
|tmp_0_1_address0                             |  out|   12|   ap_memory|                       tmp_0_1|         array|
|tmp_0_1_ce0                                  |  out|    1|   ap_memory|                       tmp_0_1|         array|
|tmp_0_1_we0                                  |  out|    1|   ap_memory|                       tmp_0_1|         array|
|tmp_0_1_d0                                   |  out|   32|   ap_memory|                       tmp_0_1|         array|
|tmp_0_1_address1                             |  out|   12|   ap_memory|                       tmp_0_1|         array|
|tmp_0_1_ce1                                  |  out|    1|   ap_memory|                       tmp_0_1|         array|
|tmp_0_1_we1                                  |  out|    1|   ap_memory|                       tmp_0_1|         array|
|tmp_0_1_d1                                   |  out|   32|   ap_memory|                       tmp_0_1|         array|
|tmp_0_2_address0                             |  out|   12|   ap_memory|                       tmp_0_2|         array|
|tmp_0_2_ce0                                  |  out|    1|   ap_memory|                       tmp_0_2|         array|
|tmp_0_2_we0                                  |  out|    1|   ap_memory|                       tmp_0_2|         array|
|tmp_0_2_d0                                   |  out|   32|   ap_memory|                       tmp_0_2|         array|
|tmp_0_2_address1                             |  out|   12|   ap_memory|                       tmp_0_2|         array|
|tmp_0_2_ce1                                  |  out|    1|   ap_memory|                       tmp_0_2|         array|
|tmp_0_2_we1                                  |  out|    1|   ap_memory|                       tmp_0_2|         array|
|tmp_0_2_d1                                   |  out|   32|   ap_memory|                       tmp_0_2|         array|
|tmp_0_3_address0                             |  out|   12|   ap_memory|                       tmp_0_3|         array|
|tmp_0_3_ce0                                  |  out|    1|   ap_memory|                       tmp_0_3|         array|
|tmp_0_3_we0                                  |  out|    1|   ap_memory|                       tmp_0_3|         array|
|tmp_0_3_d0                                   |  out|   32|   ap_memory|                       tmp_0_3|         array|
|tmp_0_3_address1                             |  out|   12|   ap_memory|                       tmp_0_3|         array|
|tmp_0_3_ce1                                  |  out|    1|   ap_memory|                       tmp_0_3|         array|
|tmp_0_3_we1                                  |  out|    1|   ap_memory|                       tmp_0_3|         array|
|tmp_0_3_d1                                   |  out|   32|   ap_memory|                       tmp_0_3|         array|
|tmp_1_0_address0                             |  out|   12|   ap_memory|                       tmp_1_0|         array|
|tmp_1_0_ce0                                  |  out|    1|   ap_memory|                       tmp_1_0|         array|
|tmp_1_0_we0                                  |  out|    1|   ap_memory|                       tmp_1_0|         array|
|tmp_1_0_d0                                   |  out|   32|   ap_memory|                       tmp_1_0|         array|
|tmp_1_0_address1                             |  out|   12|   ap_memory|                       tmp_1_0|         array|
|tmp_1_0_ce1                                  |  out|    1|   ap_memory|                       tmp_1_0|         array|
|tmp_1_0_we1                                  |  out|    1|   ap_memory|                       tmp_1_0|         array|
|tmp_1_0_d1                                   |  out|   32|   ap_memory|                       tmp_1_0|         array|
|tmp_1_1_address0                             |  out|   12|   ap_memory|                       tmp_1_1|         array|
|tmp_1_1_ce0                                  |  out|    1|   ap_memory|                       tmp_1_1|         array|
|tmp_1_1_we0                                  |  out|    1|   ap_memory|                       tmp_1_1|         array|
|tmp_1_1_d0                                   |  out|   32|   ap_memory|                       tmp_1_1|         array|
|tmp_1_1_address1                             |  out|   12|   ap_memory|                       tmp_1_1|         array|
|tmp_1_1_ce1                                  |  out|    1|   ap_memory|                       tmp_1_1|         array|
|tmp_1_1_we1                                  |  out|    1|   ap_memory|                       tmp_1_1|         array|
|tmp_1_1_d1                                   |  out|   32|   ap_memory|                       tmp_1_1|         array|
|tmp_1_2_address0                             |  out|   12|   ap_memory|                       tmp_1_2|         array|
|tmp_1_2_ce0                                  |  out|    1|   ap_memory|                       tmp_1_2|         array|
|tmp_1_2_we0                                  |  out|    1|   ap_memory|                       tmp_1_2|         array|
|tmp_1_2_d0                                   |  out|   32|   ap_memory|                       tmp_1_2|         array|
|tmp_1_2_address1                             |  out|   12|   ap_memory|                       tmp_1_2|         array|
|tmp_1_2_ce1                                  |  out|    1|   ap_memory|                       tmp_1_2|         array|
|tmp_1_2_we1                                  |  out|    1|   ap_memory|                       tmp_1_2|         array|
|tmp_1_2_d1                                   |  out|   32|   ap_memory|                       tmp_1_2|         array|
|tmp_1_3_address0                             |  out|   12|   ap_memory|                       tmp_1_3|         array|
|tmp_1_3_ce0                                  |  out|    1|   ap_memory|                       tmp_1_3|         array|
|tmp_1_3_we0                                  |  out|    1|   ap_memory|                       tmp_1_3|         array|
|tmp_1_3_d0                                   |  out|   32|   ap_memory|                       tmp_1_3|         array|
|tmp_1_3_address1                             |  out|   12|   ap_memory|                       tmp_1_3|         array|
|tmp_1_3_ce1                                  |  out|    1|   ap_memory|                       tmp_1_3|         array|
|tmp_1_3_we1                                  |  out|    1|   ap_memory|                       tmp_1_3|         array|
|tmp_1_3_d1                                   |  out|   32|   ap_memory|                       tmp_1_3|         array|
|tmp_2_0_address0                             |  out|   12|   ap_memory|                       tmp_2_0|         array|
|tmp_2_0_ce0                                  |  out|    1|   ap_memory|                       tmp_2_0|         array|
|tmp_2_0_we0                                  |  out|    1|   ap_memory|                       tmp_2_0|         array|
|tmp_2_0_d0                                   |  out|   32|   ap_memory|                       tmp_2_0|         array|
|tmp_2_0_address1                             |  out|   12|   ap_memory|                       tmp_2_0|         array|
|tmp_2_0_ce1                                  |  out|    1|   ap_memory|                       tmp_2_0|         array|
|tmp_2_0_we1                                  |  out|    1|   ap_memory|                       tmp_2_0|         array|
|tmp_2_0_d1                                   |  out|   32|   ap_memory|                       tmp_2_0|         array|
|tmp_2_1_address0                             |  out|   12|   ap_memory|                       tmp_2_1|         array|
|tmp_2_1_ce0                                  |  out|    1|   ap_memory|                       tmp_2_1|         array|
|tmp_2_1_we0                                  |  out|    1|   ap_memory|                       tmp_2_1|         array|
|tmp_2_1_d0                                   |  out|   32|   ap_memory|                       tmp_2_1|         array|
|tmp_2_1_address1                             |  out|   12|   ap_memory|                       tmp_2_1|         array|
|tmp_2_1_ce1                                  |  out|    1|   ap_memory|                       tmp_2_1|         array|
|tmp_2_1_we1                                  |  out|    1|   ap_memory|                       tmp_2_1|         array|
|tmp_2_1_d1                                   |  out|   32|   ap_memory|                       tmp_2_1|         array|
|tmp_2_2_address0                             |  out|   12|   ap_memory|                       tmp_2_2|         array|
|tmp_2_2_ce0                                  |  out|    1|   ap_memory|                       tmp_2_2|         array|
|tmp_2_2_we0                                  |  out|    1|   ap_memory|                       tmp_2_2|         array|
|tmp_2_2_d0                                   |  out|   32|   ap_memory|                       tmp_2_2|         array|
|tmp_2_2_address1                             |  out|   12|   ap_memory|                       tmp_2_2|         array|
|tmp_2_2_ce1                                  |  out|    1|   ap_memory|                       tmp_2_2|         array|
|tmp_2_2_we1                                  |  out|    1|   ap_memory|                       tmp_2_2|         array|
|tmp_2_2_d1                                   |  out|   32|   ap_memory|                       tmp_2_2|         array|
|tmp_2_3_address0                             |  out|   12|   ap_memory|                       tmp_2_3|         array|
|tmp_2_3_ce0                                  |  out|    1|   ap_memory|                       tmp_2_3|         array|
|tmp_2_3_we0                                  |  out|    1|   ap_memory|                       tmp_2_3|         array|
|tmp_2_3_d0                                   |  out|   32|   ap_memory|                       tmp_2_3|         array|
|tmp_2_3_address1                             |  out|   12|   ap_memory|                       tmp_2_3|         array|
|tmp_2_3_ce1                                  |  out|    1|   ap_memory|                       tmp_2_3|         array|
|tmp_2_3_we1                                  |  out|    1|   ap_memory|                       tmp_2_3|         array|
|tmp_2_3_d1                                   |  out|   32|   ap_memory|                       tmp_2_3|         array|
|tmp_3_0_address0                             |  out|   12|   ap_memory|                       tmp_3_0|         array|
|tmp_3_0_ce0                                  |  out|    1|   ap_memory|                       tmp_3_0|         array|
|tmp_3_0_we0                                  |  out|    1|   ap_memory|                       tmp_3_0|         array|
|tmp_3_0_d0                                   |  out|   32|   ap_memory|                       tmp_3_0|         array|
|tmp_3_0_address1                             |  out|   12|   ap_memory|                       tmp_3_0|         array|
|tmp_3_0_ce1                                  |  out|    1|   ap_memory|                       tmp_3_0|         array|
|tmp_3_0_we1                                  |  out|    1|   ap_memory|                       tmp_3_0|         array|
|tmp_3_0_d1                                   |  out|   32|   ap_memory|                       tmp_3_0|         array|
|tmp_3_1_address0                             |  out|   12|   ap_memory|                       tmp_3_1|         array|
|tmp_3_1_ce0                                  |  out|    1|   ap_memory|                       tmp_3_1|         array|
|tmp_3_1_we0                                  |  out|    1|   ap_memory|                       tmp_3_1|         array|
|tmp_3_1_d0                                   |  out|   32|   ap_memory|                       tmp_3_1|         array|
|tmp_3_1_address1                             |  out|   12|   ap_memory|                       tmp_3_1|         array|
|tmp_3_1_ce1                                  |  out|    1|   ap_memory|                       tmp_3_1|         array|
|tmp_3_1_we1                                  |  out|    1|   ap_memory|                       tmp_3_1|         array|
|tmp_3_1_d1                                   |  out|   32|   ap_memory|                       tmp_3_1|         array|
|tmp_3_2_address0                             |  out|   12|   ap_memory|                       tmp_3_2|         array|
|tmp_3_2_ce0                                  |  out|    1|   ap_memory|                       tmp_3_2|         array|
|tmp_3_2_we0                                  |  out|    1|   ap_memory|                       tmp_3_2|         array|
|tmp_3_2_d0                                   |  out|   32|   ap_memory|                       tmp_3_2|         array|
|tmp_3_2_address1                             |  out|   12|   ap_memory|                       tmp_3_2|         array|
|tmp_3_2_ce1                                  |  out|    1|   ap_memory|                       tmp_3_2|         array|
|tmp_3_2_we1                                  |  out|    1|   ap_memory|                       tmp_3_2|         array|
|tmp_3_2_d1                                   |  out|   32|   ap_memory|                       tmp_3_2|         array|
|tmp_3_3_address0                             |  out|   12|   ap_memory|                       tmp_3_3|         array|
|tmp_3_3_ce0                                  |  out|    1|   ap_memory|                       tmp_3_3|         array|
|tmp_3_3_we0                                  |  out|    1|   ap_memory|                       tmp_3_3|         array|
|tmp_3_3_d0                                   |  out|   32|   ap_memory|                       tmp_3_3|         array|
|tmp_3_3_address1                             |  out|   12|   ap_memory|                       tmp_3_3|         array|
|tmp_3_3_ce1                                  |  out|    1|   ap_memory|                       tmp_3_3|         array|
|tmp_3_3_we1                                  |  out|    1|   ap_memory|                       tmp_3_3|         array|
|tmp_3_3_d1                                   |  out|   32|   ap_memory|                       tmp_3_3|         array|
|fifo_tmp_from_task1_to_task3_dout            |   in|  512|     ap_fifo|  fifo_tmp_from_task1_to_task3|       pointer|
|fifo_tmp_from_task1_to_task3_num_data_valid  |   in|   11|     ap_fifo|  fifo_tmp_from_task1_to_task3|       pointer|
|fifo_tmp_from_task1_to_task3_fifo_cap        |   in|   11|     ap_fifo|  fifo_tmp_from_task1_to_task3|       pointer|
|fifo_tmp_from_task1_to_task3_empty_n         |   in|    1|     ap_fifo|  fifo_tmp_from_task1_to_task3|       pointer|
|fifo_tmp_from_task1_to_task3_read            |  out|    1|     ap_fifo|  fifo_tmp_from_task1_to_task3|       pointer|
|j0                                           |   in|    3|     ap_none|                            j0|        scalar|
+---------------------------------------------+-----+-----+------------+------------------------------+--------------+

