// Seed: 2091589234
module module_0;
  logic [7:0] id_2 = id_2[1];
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3
);
  wire id_5;
  module_0();
endmodule
module module_2 (
    input supply0 id_0
);
  assign id_2 = 1'b0;
  module_0();
endmodule
module module_3 (
    input tri1 id_0,
    output supply1 id_1,
    input wor id_2,
    output uwire id_3,
    output tri id_4,
    output tri id_5,
    input tri id_6
    , id_11,
    output supply0 id_7,
    input supply0 id_8,
    output supply0 id_9
);
  assign id_1 = id_11;
  wire id_12;
  assign id_11 = id_8;
  wire id_13;
  module_0(); id_14 :
  assert property (@(posedge 1 or posedge 1'd0 or id_14) 1)
  else;
  wire id_15;
endmodule
