[["Ensemble learning for effective run-time hardware-based malware detection: a comprehensive analysis and classification.", ["Hossein Sayadi", "Nisarg Patel", "Sai Manoj P. D.", "Avesta Sasan", "Setareh Rafatirad", "Houman Homayoun"], "https://doi.org/10.1145/3195970.3196047", 0], ["Deepsecure: scalable provably-secure deep learning.", ["Bita Darvish Rouhani", "M. Sadegh Riazi", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196023", 0], ["DWE: decrypting learning with errors with errors.", ["Song Bian", "Masayuki Hiromoto", "Takashi Sato"], "https://doi.org/10.1145/3195970.3196032", 0], ["Reverse engineering convolutional neural networks through side-channel information leaks.", ["Weizhe Hua", "Zhiru Zhang", "G. Edward Suh"], "https://doi.org/10.1145/3195970.3196105", 0], ["OFTL: ordering-aware FTL for maximizing performance of the journaling file system.", ["Daekyu Park", "Donghyun Kang", "Young Ik Eom"], "https://doi.org/10.1145/3195970.3196082", 0], ["LAWN: boosting the performance of NVMM file system through reducing write amplification.", ["Chundong Wang", "Sudipta Chattopadhyay"], "https://doi.org/10.1145/3195970.3196066", 0], ["FastGC: accelerate garbage collection via an efficient copyback-based data migration in SSDs.", ["Fei Wu", "Jiaona Zhou", "Shunzhuo Wang", "Yajuan Du", "Chengmo Yang", "Changsheng Xie"], "https://doi.org/10.1145/3195970.3196051", 0], ["Dynamic management of key states for reinforcement learning-assisted garbage collection to reduce long tail latency in SSD.", ["Won-Kyung Kang", "Sungjoo Yoo"], "https://doi.org/10.1145/3195970.3196034", 0], ["WB-trees: a meshed tree representation for FinFET analog layout designs.", ["Yu-Sheng Lu", "Yu-Hsuan Chang", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196137", 0], ["Analog placement with current flow and symmetry constraints using PCP-SP.", ["Abhishek Patyal", "Po-Cheng Pan", "K. A. Asha", "Hung-Ming Chen", "Hao-Yu Chi", "Chien-Nan Liu"], "https://doi.org/10.1145/3195970.3195990", 0], ["Multi-objective bayesian optimization for analog/RF circuit synthesis.", ["Wenlong Lyu", "Fan Yang", "Changhao Yan", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3196078", 0], ["Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors.", ["Kaige Jia", "Zheyu Liu", "Qi Wei", "Fei Qiao", "Xinjun Liu", "Yi Yang", "Hua Fan", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196004", 0], ["DPS: dynamic precision scaling for stochastic computing-based deep neural networks.", ["Hyeon Uk Sim", "Saken Kenzhegulov", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196028", 0], ["Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration.", ["Mateja Putic", "Swagath Venkataramani", "Schuyler Eldridge", "Alper Buyuktosunoglu", "Pradip Bose", "Mircea Stan"], "https://doi.org/10.1145/3195970.3196033", 0], ["Exploring the programmability for deep learning processors: from architecture to tensorization.", ["Chixiao Chen", "Huwan Peng", "Xindi Liu", "Hongwei Ding", "C.-J. Richard Shi"], "https://doi.org/10.1145/3195970.3196049", 0], ["LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA.", ["Xinhan Lin", "Shouyi Yin", "Fengbin Tu", "Leibo Liu", "Xiangyu Li", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3196067", 0], ["Ares: a framework for quantifying the resilience of deep neural networks.", ["Brandon Reagen", "Udit Gupta", "Lillian Pentecost", "Paul N. Whatmough", "Sae Kyu Lee", "Niamh Mulholland", "David M. Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3195997", 0], ["DeepN-JPEG: a deep neural network favorable JPEG-based image compression framework.", ["Zihao Liu", "Tao Liu", "Wujie Wen", "Lei Jiang", "Jie Xu", "Yanzhi Wang", "Gang Quan"], "https://doi.org/10.1145/3195970.3196022", 0], ["Thundervolt: enabling aggressive voltage underscaling and timing error resilience for energy efficient deep learning accelerators.", ["Jeff Zhang", "Kartheek Rangineni", "Zahra Ghodsi", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196129", 0], ["Loom: exploiting weight and activation precisions to accelerate convolutional neural networks.", ["Sayeh Sharify", "Alberto Delmas Lascorz", "Kevin Siu", "Patrick Judd", "Andreas Moshovos"], "https://doi.org/10.1145/3195970.3196072", 0], ["Parallelizing SRAM arrays with customized bit-cell for binary neural networks.", ["Rui Liu", "Xiaochen Peng", "Xiaoyu Sun", "Win-San Khwa", "Xin Si", "Jia-Jing Chen", "Jia-Fang Li", "Meng-Fan Chang", "Shimeng Yu"], "https://doi.org/10.1145/3195970.3196089", 0], ["An ultra-low energy internally analog, externally digital vector-matrix multiplier based on NOR flash memory technology.", ["Mohammad Reza Mahmoodi", "Dmitri B. Strukov"], "https://doi.org/10.1145/3195970.3195989", 0], ["Coding approach for low-power 3D interconnects.", ["Lennart Bamberg", "Robert Schmidt", "Alberto Garcia Ortiz"], "https://doi.org/10.1145/3195970.3196010", 0], ["A novel 3D DRAM memory cube architecture for space applications.", ["Anthony Agnesina", "Amanvir Sidana", "James Yamaguchi", "Christian Krutzik", "John Carson", "Jean Yang-Scharlotta", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3195978", 0], ["A general graph based pessimism reduction framework for design optimization of timing closure.", ["Fulin Peng", "Changhao Yan", "Chunyang Feng", "Jianquan Zheng", "Sheng-Guo Wang", "Dian Zhou", "Xuan Zeng"], "https://doi.org/10.1145/3195970.3195973", 0], ["Virtualsync: timing optimization by synchronizing logic waves with sequential and combinational components as delay units.", ["Grace Li Zhang", "Bing Li", "Masanori Hashimoto", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196135", 0], ["Noise-aware DVFS transition sequence optimization for battery-powered IoT devices.", ["Shaoheng Luo", "Cheng Zhuo", "Houle Gan"], "https://doi.org/10.1145/3195970.3196080", 0], ["Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule.", ["Divya Prasad", "Saurabh Sinha", "Brian Cline", "Steve Moore", "Azad Naeemi"], "https://doi.org/10.1145/3195970.3195980", 0], ["Semi-automatic safety analysis and optimization.", ["Peter Munk", "Andreas Abele", "Eike Thaden", "Arne Nordmann", "Rakshith Amarnath", "Markus Schweizer", "Simon Burton"], "https://doi.org/10.1145/3195970.3199857", 0], ["Reasoning about safety of learning-enabled components in autonomous cyber-physical systems.", ["Cumhur Erkan Tuncali", "James Kapinski", "Hisahiro Ito", "Jyotirmoy V. Deshmukh"], "https://doi.org/10.1145/3195970.3199852", 0], ["Runtime monitoring for safety of intelligent vehicles.", ["Kosuke Watanabe", "Eunsuk Kang", "Chung-Wei Lin", "Shinichi Shiraishi"], "https://doi.org/10.1145/3195970.3199856", 0], ["Revisiting context-based authentication in IoT.", ["Markus Miettinen", "Thien Duc Nguyen", "Ahmad-Reza Sadeghi", "N. Asokan"], "https://doi.org/10.1145/3195970.3196106", 0], ["MAXelerator: FPGA accelerator for privacy preserving multiply-accumulate (MAC) on cloud servers.", ["Siam U. Hussain", "Bita Darvish Rouhani", "Mohammad Ghasemzadeh", "Farinaz Koushanfar"], "https://doi.org/10.1145/3195970.3196074", 0], ["Hypernel: a hardware-assisted framework for kernel protection without nested paging.", ["Donghyun Kwon", "Kuenwhee Oh", "Junmo Park", "Seungyong Yang", "Yeongpil Cho", "Brent ByungHoon Kang", "Yunheung Paek"], "https://doi.org/10.1145/3195970.3196061", 0], ["Reducing the overhead of authenticated memory encryption using delta encoding and ECC memory.", ["Salessawi Ferede Yitbarek", "Todd M. Austin"], "https://doi.org/10.1145/3195970.3196102", 0], ["Reducing time and effort in IC implementation: a roadmap of challenges and solutions.", ["Andrew B. Kahng"], "https://doi.org/10.1145/3195970.3199854", 0], ["Efficient reinforcement learning for automating human decision-making in SoC design.", ["Shankar Sadasivam", "Zhuo Chen", "Jinwon Lee", "Rajeev Jain"], "https://doi.org/10.1145/3195970.3199855", 0], ["Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors.", ["Shubham Jain", "Swagath Venkataramani", "Vijayalakshmi Srinivasan", "Jungwook Choi", "Pierce Chuang", "Leland Chang"], "https://doi.org/10.1145/3195970.3196012", 0], ["Thermal-aware optimizations of reRAM-based neuromorphic computing systems.", ["Majed Valad Beigi", "Gokhan Memik"], "https://doi.org/10.1145/3195970.3196128", 0], ["Compiler-guided instruction-level clock scheduling for timing speculative processors.", ["Yuanbo Fan", "Tianyu Jia", "Jie Gu", "Simone Campanoni", "Russ Joseph"], "https://doi.org/10.1145/3195970.3196013", 0], ["SRAM based opportunistic energy efficiency improvement in dual-supply near-threshold processors.", ["Yunfei Gu", "Dengxue Yan", "Vaibhav Verma", "Mircea R. Stan", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196121", 0], ["Enhancing workload-dependent voltage scaling for energy-efficient ultra-low-power embedded systems.", ["Veni Mohan", "Akhilesh Iyer", "John Sartori"], "https://doi.org/10.1145/3195970.3196046", 0], ["Efficient and reliable power delivery in voltage-stacked manycore system with hybrid charge-recycling regulators.", ["An Zou", "Jingwen Leng", "Xin He", "Yazhou Zu", "Vijay Janapa Reddi", "Xuan Zhang"], "https://doi.org/10.1145/3195970.3196037", 0], ["Exact algorithms for delay-bounded steiner arborescences.", ["Stephan Held", "Benjamin Rockel"], "https://doi.org/10.1145/3195970.3196048", 0], ["Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction.", ["Run-Yi Wang", "Chia-Cheng Pai", "Jun-Jie Wang", "Hsiang-Ting Wen", "Yu-Cheng Pai", "Yao-Wen Chang", "James Chien-Mo Li", "Jie-Hong Roland Jiang"], "https://doi.org/10.1145/3195970.3196040", 0], ["Obstacle-avoiding open-net connector with precise shortest distance estimation.", ["Guan-Qi Fang", "Yong Zhong", "Yi-Hao Cheng", "Shao-Yun Fang"], "https://doi.org/10.1145/3195970.3196081", 0], ["COSAT: congestion, obstacle, and slew aware tree construction for multiple power domain design.", ["Chien-Pang Lu", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/3195970.3196016", 0], ["A machine learning framework to identify detailed routing short violations from a placed netlist.", ["Aysa Fakheri Tabrizi", "Nima Karimpour Darav", "Shuchang Xu", "Logan Rakai", "Ismail Bustany", "Andrew A. Kennings", "Laleh Behjat"], "https://doi.org/10.1145/3195970.3195975", 0], ["DSA-friendly detailed routing considering double patterning and DSA template assignments.", ["Hai-Juan Yu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196030", 0], ["Developing synthesis flows without human knowledge.", ["Cunxi Yu", "Houping Xiao", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196026", 0], ["Efficient computation of ECO patch functions.", ["Ai Quoc Dao", "Nian-Ze Lee", "Li-Cheng Chen", "Mark Po-Hung Lin", "Jie-Hong R. Jiang", "Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1145/3195970.3196039", 0], ["Canonical computation without canonical representation.", ["Alan Mishchenko", "Robert K. Brayton", "Ana Petkovska", "Mathias Soeken", "Luca Amaru", "Antun Domic"], "https://doi.org/10.1145/3195970.3196006", 0], ["SAT based exact synthesis using DAG topology families.", ["Winston Haaswijk", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli"], "https://doi.org/10.1145/3195970.3196111", 0], ["Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis.", ["Sanbao Su", "Yi Wu", "Weikang Qian"], "https://doi.org/10.1145/3195970.3196038", 0], ["BLASYS: approximate logic synthesis using boolean matrix factorization.", ["Soheil Hashemi", "Hokchhay Tann", "Sherief Reda"], "https://doi.org/10.1145/3195970.3196001", 0], ["Optimized I/O determinism for emerging NVM-based NVMe SSD in an enterprise system.", ["Seonbong Kim", "Joon-Sung Yang"], "https://doi.org/10.1145/3195970.3196085", 0], ["Improving runtime performance of deduplication system with host-managed SMR storage drives.", ["Chun-Feng Wu", "Ming-Chang Yang", "Yuan-Hao Chang"], "https://doi.org/10.1145/3195970.3196063", 0], ["Wear leveling for crossbar resistive memory.", ["Wen Wen", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196138", 0], ["RADAR: a 3D-reRAM based DNA alignment accelerator architecture.", ["Wenqin Huangfu", "Shuangchen Li", "Xing Hu", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196098", 0], ["Mamba: closing the performance gap in productive hardware development frameworks.", ["Shunning Jiang", "Berkin Ilbeyi", "Christopher Batten"], "https://doi.org/10.1145/3195970.3196073", 0], ["ACED: a hardware library for generating DSP systems.", ["Angie Wang", "Paul Rigge", "Adam M. Izraelevitz", "Chick Markley", "Jonathan Bachrach", "Borivoje Nikolic"], "https://doi.org/10.1145/3195970.3195981", 0], ["PARM: power supply noise aware resource management for NoC based multicore systems in the dark silicon era.", ["Venkata Yaswanth Raparti", "Sudeep Pasricha"], "https://doi.org/10.1145/3195970.3196090", 0], ["Aging-constrained performance optimization for multi cores.", ["Heba Khdr", "Hussam Amrouch", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3195985", 0], ["A measurement system for capacitive PUF-based security enclosures.", ["Johannes Obermaier", "Vincent Immler", "Matthias Hiller", "Georg Sigl"], "https://doi.org/10.1145/3195970.3195976", 0], ["It's hammer time: how to attack (rowhammer-based) DRAM-PUFs.", ["Shaza Zeitouni", "David Gens", "Ahmad-Reza Sadeghi"], "https://doi.org/10.1145/3195970.3196065", 0], ["CamPUF: physically unclonable function based on CMOS image sensor fixed pattern noise.", ["Younghyun Kim", "Yongwoo Lee"], "https://doi.org/10.1145/3195970.3196005", 0], ["Tamper-resistant pin-constrained digital microfluidic biochips.", ["Jack Tang", "Mohamed Ibrahim", "Krishnendu Chakrabarty", "Ramesh Karri"], "https://doi.org/10.1145/3195970.3196125", 0], ["Approximation-aware coordinated power/performance management for heterogeneous multi-cores.", ["Anil Kanduri", "Antonio Miele", "Amir M. Rahmani", "Pasi Liljeberg", "Cristiana Bolchini", "Nikil D. Dutt"], "https://doi.org/10.1145/3195970.3195994", 0], ["QoS-aware stochastic power management for many-cores.", ["Anuj Pathania", "Heba Khdr", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/3195970.3196097", 0], ["Employing classification-based algorithms for general-purpose approximate computing.", ["Geraldo F. Oliveira", "Larissa Rozales Goncalves", "Marcelo Brandalero", "Antonio Carlos Schneider Beck", "Luigi Carro"], "https://doi.org/10.1145/3195970.3196043", 0], ["Using imprecise computing for improved non-preemptive real-time scheduling.", ["Lin Huang", "Youmeng Li", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/3195970.3196134", 0], ["A modular digital VLSI flow for high-productivity SoC design.", ["Brucek Khailany", "Evgeni Khmer", "Rangharajan Venkatesan", "Jason Clemons", "Joel S. Emer", "Matthew Fojtik", "Alicia Klinefelter", "Michael Pellauer", "Nathaniel Ross Pinckney", "Yakun Sophia Shao", "Shreesha Srinath", "Christopher Torng", "Sam Likun Xi", "Yanqing Zhang", "Brian Zimmer"], "https://doi.org/10.1145/3195970.3199846", 0], ["Basejump STL: systemverilog needs a standard template library for hardware design.", ["Michael Bedford Taylor"], "https://doi.org/10.1145/3195970.3199848", 0], ["TRIG: hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs.", ["Gage Hills", "Daniel Bankman", "Bert Moons", "Lita Yang", "Jake Hillard", "Alex Kahng", "Rebecca Park", "Marian Verhelst", "Boris Murmann", "Max M. Shulaker", "H.-S. Philip Wong", "Subhasish Mitra"], "https://doi.org/10.1145/3195970.3196132", 0], ["OPERON: optical-electrical power-efficient route synthesis for on-chip signals.", ["Derong Liu", "Zheng Zhao", "Zheng Wang", "Zhoufeng Ying", "Ray T. Chen", "David Z. Pan"], "https://doi.org/10.1145/3195970.3196084", 0], ["Soft-FET: phase transition material assisted soft switching field effect transistor for supply voltage droop mitigation.", ["Subrahmanya Teja", "Jaydeep P. Kulkarni"], "https://doi.org/10.1145/3195970.3196117", 0], ["Ultralow power acoustic feature-scoring using gaussian I-V transistors.", ["Amit Ranjan Trivedi", "Ahish Shylendra"], "https://doi.org/10.1145/3195970.3196133", 0], ["Test cost reduction for X-value elimination by scan slice correlation analysis.", ["Hyunsu Chae", "Joon-Sung Yang"], "https://doi.org/10.1145/3195970.3196127", 0], ["Cross-layer fault-space pruning for hardware-assisted fault injection.", ["Christian Dietrich", "Achim Schmider", "Oskar Pusz", "Guillermo Paya Vaya", "Daniel Lohmann"], "https://doi.org/10.1145/3195970.3196019", 0], ["A machine learning based hard fault recuperation model for approximate hardware accelerators.", ["Farah Naz Taher", "Joseph Callenes-Sloan", "Benjamin Carrion Schafer"], "https://doi.org/10.1145/3195970.3195974", 0], ["SOTERIA: exploiting process variations to enhance hardware security with photonic NoC architectures.", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Varun Bhat", "Sudeep Pasricha"], "https://doi.org/10.1145/3195970.3196118", 0], ["LEAD: learning-enabled energy-aware dynamic voltage/frequency scaling in NoCs.", ["Mark Clark", "Avinash Kodi", "Razvan C. Bunescu", "Ahmed Louri"], "https://doi.org/10.1145/3195970.3196068", 0], ["Subutai: distributed synchronization primitives in NoC interfaces for legacy parallel-applications.", ["Rodrigo Cataldo", "Ramon Fernandes", "Kevin J. M. Martin", "Johanna Sepulveda", "Altamiro Amadeu Susin", "Cesar A. M. Marcon", "Jean-Philippe Diguet"], "https://doi.org/10.1145/3195970.3196124", 0], ["Packet pump: overcoming network bottleneck in on-chip interconnects for GPGPUs.", ["Xianwei Cheng", "Yang Zhao", "Hui Zhao", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196087", 0], ["STASH: security architecture for smart hybrid memories.", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3196123", 0], ["ACME: advanced counter mode encryption for secure non-volatile memories.", ["Shivam Swami", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3195983", 0], ["CASTLE: compression architecture for secure low latency, low energy, high endurance NVMs.", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1145/3195970.3196007", 0], ["A collaborative defense against wear out attacks in non-volatile processors.", ["Patrick Cronin", "Chengmo Yang", "Yongpan Liu"], "https://doi.org/10.1145/3195970.3196825", 0], ["Protecting the supply chain for automotives and IoTs.", ["Sandip Ray", "Wen Chen", "Rosario Cammarota"], "https://doi.org/10.1145/3195970.3199851", 0], ["Reconciling remote attestation and safety-critical operation on simple IoT devices.", ["Xavier Carpent", "Karim Eldefrawy", "Norrathep Rattanavipanon", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/3195970.3199853", 0], ["Formal security verification of concurrent firmware in SoCs using instruction-level abstraction for hardware.", ["Bo-Yuan Huang", "Sayak Ray", "Aarti Gupta", "Jason M. Fung", "Sharad Malik"], "https://doi.org/10.1145/3195970.3196055", 0], ["Application level hardware tracing for scaling post-silicon debug.", ["Debjit Pal", "Abhishek Sharma", "Sandip Ray", "Flavio M. de Paula", "Shobha Vasudevan"], "https://doi.org/10.1145/3195970.3195992", 0], ["Specification-driven automated conformance checking for virtual prototype and post-silicon designs.", ["Haifeng Gu", "Mingsong Chen", "Tongquan Wei", "Li Lei", "Fei Xie"], "https://doi.org/10.1145/3195970.3196119", 0], ["Formal micro-architectural analysis of on-chip ring networks.", ["Perry van Wesel", "Julien Schmaltz"], "https://doi.org/10.1145/3195970.3196054", 0], ["HFMV: hybridizing formal methods and machine learning for verification of analog and mixed-signal circuits.", ["Hanbin Hu", "Qingran Zheng", "Ya Wang", "Peng Li"], "https://doi.org/10.1145/3195970.3196059", 0], ["Cost-aware patch generation for multi-target function rectification of engineering change orders.", ["He-Teng Zhang", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/3195970.3196017", 0], ["Modelling multicore contention on the AURIXTM TC27x.", ["Enrique Diaz", "Enrico Mezzetti", "Leonidas Kosmidis", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196077", 0], ["Cache side-channel attacks and time-predictability in high-performance critical real-time systems.", ["David Trilla", "Carles Hernandez", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196003", 0], ["Cross-layer dependency analysis with timing dependence graphs.", ["Mischa Mostl", "Rolf Ernst"], "https://doi.org/10.1145/3195970.3196018", 0], ["Brook auto: high-level certification-friendly programming for GPU-powered automotive systems.", ["Matina Maria Trompouki", "Leonidas Kosmidis"], "https://doi.org/10.1145/3195970.3196002", 0], ["Dynamic vehicle software with AUTOCONT.", ["Christine Jakobs", "Peter Troger", "Matthias Werner", "Philipp Mundhenk", "Karsten Schmidt"], "https://doi.org/10.1145/3195970.3196035", 0], ["Automated interpretation and reduction of in-vehicle network traces at a large scale.", ["Artur Mrowca", "Thomas Pramsohler", "Sebastian Steinhorst", "Uwe Baumgarten"], "https://doi.org/10.1145/3195970.3196000", 0], ["Atomlayer: a universal reRAM-based CNN accelerator with atomic layer computation.", ["Ximing Qiao", "Xiong Cao", "Huanrui Yang", "Linghao Song", "Hai Li"], "https://doi.org/10.1145/3195970.3195998", 0], ["Towards accurate and high-speed spiking neuromorphic systems with data quantization-aware deep networks.", ["Fuqiang Liu", "Chenchen Liu"], "https://doi.org/10.1145/3195970.3196131", 0], ["CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator.", ["Shaahin Angizi", "Zhezhi He", "Adnan Siraj Rakin", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196009", 0], ["SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory.", ["Peiqi Wang", "Yu Ji", "Chi Hong", "Yongqiang Lyu", "Dongsheng Wang", "Yuan Xie"], "https://doi.org/10.1145/3195970.3196116", 0], ["Long live TIME: improving lifetime for training-in-memory engines by structured gradient sparsification.", ["Yi Cai", "Yujun Lin", "Lixue Xia", "Xiaoming Chen", "Song Han", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/3195970.3196071", 0], ["Hierarchical hyperdimensional computing for energy efficient classification.", ["Mohsen Imani", "Chenyu Huang", "Deqian Kong", "Tajana Rosing"], "https://doi.org/10.1145/3195970.3196060", 0], ["Dadu-P: a scalable accelerator for robot motion planning in a dynamic environment.", ["Shiqi Lian", "Yinhe Han", "Xiaoming Chen", "Ying Wang", "Hang Xiao"], "https://doi.org/10.1145/3195970.3196020", 0], ["Data prediction for response flows in packet processing cache.", ["Hayato Yamaki", "Hiroaki Nishi", "Shinobu Miwa", "Hiroki Honda"], "https://doi.org/10.1145/3195970.3196021", 0], ["PULP-HD: accelerating brain-inspired high-dimensional computing on a parallel ultra-low power platform.", ["Fabio Montagna", "Abbas Rahimi", "Simone Benatti", "Davide Rossi", "Luca Benini"], "https://doi.org/10.1145/3195970.3196096", 0], ["Active forwarding: eliminate IOMMU address translation for accelerator-rich architectures.", ["Hsueh-Chun Fu", "Po-Han Wang", "Chia-Lin Yang"], "https://doi.org/10.1145/3195970.3195984", 0], ["SARA: self-aware resource allocation for heterogeneous MPSoCs.", ["Yang Song", "Olivier Alavoine", "Bill Lin"], "https://doi.org/10.1145/3195970.3196110", 0], ["PEP: proactive checkpointing for efficient preemption on GPUs.", ["Chen Li", "Andrew Zigerelli", "Jun Yang", "Yang Guo"], "https://doi.org/10.1145/3195970.3196091", 0], ["FMMU: a hardware-accelerated flash map management unit for scalable performance of flash-based SSDs.", ["Yeong-Jae Woo", "Sheayun Lee", "Sang Lyul Min"], "https://doi.org/10.1145/3195970.3196053", 0], ["Minimizing write amplification to enhance lifetime of large-page flash-memory storage devices.", ["Wei-Lin Wang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196076", 0], ["Proactive channel adjustment to improve polar code capability for flash storage devices.", ["Kun-Cheng Hsu", "Che-Wei Tsao", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yu-Ming Huang"], "https://doi.org/10.1145/3195970.3196095", 0], ["Achieving defect-free multilevel 3D flash memories with one-shot program design.", ["Chien-Chung Ho", "Yung-Chun Li", "Yuan-Hao Chang", "Yu-Ming Chang"], "https://doi.org/10.1145/3195970.3195982", 0], ["Power-based side-channel instruction-level disassembler.", ["Jungmin Park", "Xiaolin Xu", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/3195970.3196094", 0], ["Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features.", ["Alessandro Barenghi", "Gerardo Pelosi"], "https://doi.org/10.1145/3195970.3196112", 0], ["Electro-magnetic analysis of GPU-based AES implementation.", ["Yiwen Gao", "Hailong Zhang", "Wei Cheng", "Yongbin Zhou", "Yuchen Cao"], "https://doi.org/10.1145/3195970.3196042", 0], ["GPU obfuscation: attack and defense strategies.", ["Abhishek Chakraborty", "Yang Xie", "Ankur Srivastava"], "https://doi.org/10.1145/3195970.3196058", 0], ["Measurement-based cache representativeness on multipath programs.", ["Suzana Milutinovic", "Jaume Abella", "Enrico Mezzetti", "Francisco J. Cazorla"], "https://doi.org/10.1145/3195970.3196075", 0], ["Resource-aware partitioned scheduling for heterogeneous multicore real-time systems.", ["Jian-Jun Han", "Wen Cai", "Dakai Zhu"], "https://doi.org/10.1145/3195970.3196103", 0], ["Response-time analysis of DAG tasks supporting heterogeneous computing.", ["Maria A. Serrano", "Eduardo Quinones"], "https://doi.org/10.1145/3195970.3196104", 0], ["Duet: an OLED & GPU co-management scheme for dynamic resolution adaptation.", ["Han-Yi Lin", "Chia-Chun Hung", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "https://doi.org/10.1145/3195970.3196031", 0], ["RAMP: resource-aware mapping for CGRAs.", ["Shail Dave", "Mahesh Balasubramanian", "Aviral Shrivastava"], "https://doi.org/10.1145/3195970.3196101", 0], ["An architecture-agnostic integer linear programming approach to CGRA mapping.", ["S. Alexander Chin", "Jason Helge Anderson"], "https://doi.org/10.1145/3195970.3195986", 0], ["Dnestmap: mapping deeply-nested loops on ultra-low power CGRAs.", ["Manupa Karunaratne", "Cheng Tan", "Aditi Kulkarni Mohite", "Tulika Mitra", "Li-Shiuan Peh"], "https://doi.org/10.1145/3195970.3196027", 0], ["Locality aware memory assignment and tiling.", ["Samuel Rogers", "Hamed Tabkhi"], "https://doi.org/10.1145/3195970.3196070", 0], ["GAN-OPC: mask optimization with lithography-guided generative adversarial nets.", ["Haoyu Yang", "Shuhe Li", "Yuzhe Ma", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/3195970.3196056", 0], ["An efficient Bayesian yield estimation method for high dimensional and high sigma SRAM circuits.", ["Jinyuan Zhai", "Changhao Yan", "Sheng-Guo Wang", "Dian Zhou"], "https://doi.org/10.1145/3195970.3195987", 0], ["RAIN: a tool for reliability assessment of interconnect networks - physics to software.", ["Ali Abbasinasab", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/3195970.3196099", 0], ["A fast and robust failure analysis of memory circuits using adaptive importance sampling method.", ["Xiao Shi", "Fengyuan Liu", "Jun Yang", "Lei He"], "https://doi.org/10.1145/3195970.3195972", 0], ["SpWA: an efficient sparse winograd convolutional neural networks accelerator on FPGAs.", ["Liqiang Lu", "Yun Liang"], "https://doi.org/10.1145/3195970.3196120", 0], ["Efficient winograd-based convolution kernel implementation on edge devices.", ["Athanasios Xygkis", "Lazaros Papadopoulos", "David Moloney", "Dimitrios Soudris", "Sofiane Yous"], "https://doi.org/10.1145/3195970.3196041", 0], ["An efficient kernel transformation architecture for binary- and ternary-weight neural network inference.", ["Shixuan Zheng", "Yonggang Liu", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/3195970.3195988", 0], ["Content addressable memory based binarized neural network accelerator using time-domain signal processing.", ["Woong Choi", "Kwanghyo Jeong", "Kyungrak Choi", "Kyeongho Lee", "Jongsun Park"], "https://doi.org/10.1145/3195970.3196014", 0], ["A security vulnerability analysis of SoCFPGA architectures.", ["Sumanta Chaudhuri"], "https://doi.org/10.1145/3195970.3195979", 0], ["Raise your game for split manufacturing: restoring the true functionality through BEOL.", ["Satwik Patnaik", "Mohammed Ashraf", "Johann Knechtel", "Ozgur Sinanoglu"], "https://doi.org/10.1145/3195970.3196100", 0], ["Analysis of security of split manufacturing using machine learning.", ["Boyu Zhang", "Jonathon Crandall Magana", "Azadeh Davoodi"], "https://doi.org/10.1145/3195970.3195991", 0], ["Inducing local timing fault through EM injection.", ["Marjan Ghodrati", "Bilgiday Yuce", "Surabhi Gujar", "Chinmay Deshpande", "Leyla Nazhandali", "Patrick Schaumont"], "https://doi.org/10.1145/3195970.3196064", 0], ["IAfinder: identifying potential implicit assumptions to facilitate validation in medical cyber-physical system.", ["Zhicheng Fu", "Zhao Wang", "Chunhui Guo", "Zhenyu Zhang", "Shangping Ren", "Lui Sha"], "https://doi.org/10.1145/3195970.3196062", 0], ["An efficient timestamp-based monitoring approach to test timing constraints of cyber-physical systems.", ["Mohammadreza Mehrabian", "Mohammad Khayatian", "Ahmed Mousa", "Aviral Shrivastava", "Ya-Shian Li-Baboud", "Patricia Derler", "Edward Griffor", "Hugo A. Andrade", "Marc Weiss", "John C. Eidson", "Dhananjay M. Anand"], "https://doi.org/10.1145/3195970.3196130", 0], ["Runtime adjustment of IoT system-on-chips for minimum energy operation.", ["Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/3195970.3196108", 0], ["Edge-cloud collaborative processing for intelligent internet of things: a case study on smart surveillance.", ["Burhan Ahmad Mudassar", "Jong Hwan Ko", "Saibal Mukhopadhyay"], "https://doi.org/10.1145/3195970.3196036", 0], ["Bandwidth-efficient deep learning.", ["Song Han", "William J. Dally"], "https://doi.org/10.1145/3195970.3199847", 0], ["Co-design of deep neural nets and neural net accelerators for embedded vision applications.", ["Kiseok Kwon", "Alon Amid", "Amir Gholami", "Bichen Wu", "Krste Asanovic", "Kurt Keutzer"], "https://doi.org/10.1145/3195970.3199849", 0], ["Generalized augmented lagrangian and its applications to VLSI global placement.", ["Ziran Zhu", "Jianli Chen", "Zheng Peng", "Wenxing Zhu", "Yao-Wen Chang"], "https://doi.org/10.1145/3195970.3196057", 0], ["Routability-driven and fence-aware legalization for mixed-cell-height circuits.", ["Haocheng Li", "Wing-Kai Chow", "Gengjie Chen", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/3195970.3196107", 0], ["PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip.", ["Yu-Kai Chuang", "Kuan-Jung Chen", "Kun-Lin Lin", "Shao-Yun Fang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196093", 0], ["Similarity-aware spectral sparsification by edge filtering.", ["Zhuo Feng"], "https://doi.org/10.1145/3195970.3196114", 0], ["S2FA: an accelerator automation framework for heterogeneous computing in datacenters.", ["Cody Hao Yu", "Peng Wei", "Max Grossman", "Peng Zhang", "Vivek Sarkar", "Jason Cong"], "https://doi.org/10.1145/3195970.3196109", 0], ["Automated accelerator generation and optimization with composable, parallel and pipeline architecture.", ["Jason Cong", "Peng Wei", "Cody Hao Yu", "Peng Zhang"], "https://doi.org/10.1145/3195970.3195999", 0], ["TAO: techniques for algorithm-level obfuscation during high-level synthesis.", ["Christian Pilato", "Francesco Regazzoni", "Ramesh Karri", "Siddharth Garg"], "https://doi.org/10.1145/3195970.3196126", 0], ["Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph.", ["Juan Escobedo", "Mingjie Lin"], "https://doi.org/10.1145/3195970.3196088", 0], ["SMApproxlib: library of FPGA-based approximate multipliers.", ["Salim Ullah", "Sanjeev Sripadraj Murthy", "Akash Kumar"], "https://doi.org/10.1145/3195970.3196115", 0], ["Sign-magnitude SC: getting 10X accuracy for free in stochastic computing for deep neural networks.", ["Aidyn Zhakatayev", "Sugil Lee", "Hyeon Uk Sim", "Jongeun Lee"], "https://doi.org/10.1145/3195970.3196113", 0], ["Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators.", ["Salim Ullah", "Semeen Rehman", "Bharath Srinivas Prabakaran", "Florian Kriebel", "Muhammad Abdullah Hanif", "Muhammad Shafique", "Akash Kumar"], "https://doi.org/10.1145/3195970.3195996", 0], ["Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.", ["Marcelo Brandalero", "Luigi Carro", "Antonio Carlos Schneider Beck", "Muhammad Shafique"], "https://doi.org/10.1145/3195970.3195993", 0], ["LEMAX: learning-based energy consumption minimization in approximate computing with quality guarantee.", ["Vahideh Akhlaghi", "Sicun Gao", "Rajesh K. Gupta"], "https://doi.org/10.1145/3195970.3196069", 0], ["PIMA-logic: a novel processing-in-memory architecture for highly flexible and energy-efficient logic computation.", ["Shaahin Angizi", "Zhezhi He", "Deliang Fan"], "https://doi.org/10.1145/3195970.3196092", 0], ["Columba S: a scalable co-layout design automation tool for microfluidic large-scale integration.", ["Tsun-Ming Tseng", "Mengchu Li", "Daniel Nestor Freitas", "Amy Mongersun", "Ismail Emre Araci", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196011", 0], ["Design-for-testability for continuous-flow microfluidic biochips.", ["Chunfeng Liu", "Bing Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Ulf Schlichtmann"], "https://doi.org/10.1145/3195970.3196025", 0], ["Design and architectural co-optimization of monolithic 3D liquid state machine-based neuromorphic processor.", ["Bon Woong Ku", "Yu Liu", "Yingyezhe Jin", "Sandeep Kumar Samal", "Peng Li", "Sung Kyu Lim"], "https://doi.org/10.1145/3195970.3196024", 0], ["Enabling a new era of brain-inspired computing: energy-efficient spiking neural network with ring topology.", ["Kangjun Bai", "Jialing Li", "Kian Hamedani", "Yang Yi"], "https://doi.org/10.1145/3195970.3196044", 0], ["A neuromorphic design using chaotic mott memristor with relaxation oscillation.", ["Bonan Yan", "Xiong Cao", "Hai Helen Li"], "https://doi.org/10.1145/3195970.3195977", 0], ["DrAcc: a DRAM based accelerator for accurate CNN inference.", ["Quan Deng", "Lei Jiang", "Youtao Zhang", "Minxuan Zhang", "Jun Yang"], "https://doi.org/10.1145/3195970.3196029", 0], ["On-chip deep neural network storage with multi-level eNVM.", ["Marco Donato", "Brandon Reagen", "Lillian Pentecost", "Udit Gupta", "David Brooks", "Gu-Yeon Wei"], "https://doi.org/10.1145/3195970.3196083", 0], ["Closed yet open DRAM: achieving low latency and high performance in DRAM memory systems.", ["Lavanya Subramanian", "Kaushik Vaidyanathan", "Anant Nori", "Sreenivas Subramoney", "Tanay Karnik", "Hong Wang"], "https://doi.org/10.1145/3195970.3196008", 0], ["VRL-DRAM: improving DRAM performance via variable refresh latency.", ["Anup Das", "Hasan Hassan", "Onur Mutlu"], "https://doi.org/10.1145/3195970.3196136", 0], ["Enabling union page cache to boost file access performance of NVRAM-based storage device.", ["Shuo-Han Chen", "Tseng-Yi Chen", "Yuan-Hao Chang", "Hsin-Wen Wei", "Wei-Kuan Shih"], "https://doi.org/10.1145/3195970.3196045", 0], ["FLOSS: FLOw sensitive scheduling on mobile platforms.", ["Haibo Zhang", "Prasanna Venkatesh Rengasamy", "Nachiappan Chidambaram Nachiappan", "Shulin Zhao", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Chita R. Das"], "https://doi.org/10.1145/3195970.3196052", 0], ["Context-aware dataflow adaptation technique for low-power multi-core embedded systems.", ["Hyeonseok Jung", "Hoeseok Yang"], "https://doi.org/10.1145/3195970.3196015", 0], ["Architecture decomposition in system synthesis of heterogeneous many-core systems.", ["Valentina Richthammer", "Tobias Schwarzer", "Stefan Wildermann", "Jurgen Teich", "Michael Glass"], "https://doi.org/10.1145/3195970.3195995", 0], ["NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks.", ["Jintaek Kang", "Kwanghyun Chung", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/3195970.3196079", 0], ["STAFF: online learning with stabilized adaptive forgetting factor and feature selection algorithm.", ["Ujjwal Gupta", "Manoj Babu", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Umit Y. Ogras"], "https://doi.org/10.1145/3195970.3196122", 0], ["Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.", ["Felipe da Rosa", "Vitor V. Bandeira", "Ricardo Reis", "Luciano Ost"], "https://doi.org/10.1145/3195970.3196050", 0], ["Optimized selection of wireless network topologies and components via efficient pruning of feasible paths.", ["Dmitrii Kirov", "Pierluigi Nuzzo", "Roberto Passerone", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/3195970.3196086", 0]]