# 251031_UART_Verilog

## Block Diagram


<img width="1672" height="1346" alt="image" src="https://github.com/user-attachments/assets/3ddfa56f-f566-4b71-a936-5358e4faeac0" />

## Timing Diagram

### Transmitter
<img width="1596" height="780" alt="image" src="https://github.com/user-attachments/assets/dfbfd0ce-36cb-448b-9a73-46e0e51fec19" />

### Receiver

<img width="1876" height="688" alt="image" src="https://github.com/user-attachments/assets/2dfcff2d-77ed-4e2f-a84e-55bd68ae6ba7" />


