vendor_name = ModelSim
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/CPU.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/double.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/half.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/display4bits.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/somaSubParcial.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/Count8.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/UDC.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/Waveform.vwf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/Waveform1.vwf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/somasub.bdf
source_file = 1, Waveform2.vwf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/mux4x4.qip
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/mux4x4.vhd
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/ula.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/mux2x1.qip
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/mux2x1.vhd
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/reg4bits.bdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/mux2x4.qip
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/mux2x4.vhd
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/rom1.qip
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/rom1.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/db/altsyncram_2c24.tdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/memória02.mif
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/debouncer.v
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/db/mux_40e.tdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/db/mux_a0e.tdf
source_file = 1, C:/Users/13695059/Desktop/sd/cpu_sd/db/mux_70e.tdf
design_name = CPU
instance = comp, \display_mem1[6]~output\, display_mem1[6]~output, CPU, 1
instance = comp, \display_mem1[5]~output\, display_mem1[5]~output, CPU, 1
instance = comp, \display_mem1[4]~output\, display_mem1[4]~output, CPU, 1
instance = comp, \display_mem1[3]~output\, display_mem1[3]~output, CPU, 1
instance = comp, \display_mem1[2]~output\, display_mem1[2]~output, CPU, 1
instance = comp, \display_mem1[1]~output\, display_mem1[1]~output, CPU, 1
instance = comp, \display_mem1[0]~output\, display_mem1[0]~output, CPU, 1
instance = comp, \display_mem2[6]~output\, display_mem2[6]~output, CPU, 1
instance = comp, \display_mem2[5]~output\, display_mem2[5]~output, CPU, 1
instance = comp, \display_mem2[4]~output\, display_mem2[4]~output, CPU, 1
instance = comp, \display_mem2[3]~output\, display_mem2[3]~output, CPU, 1
instance = comp, \display_mem2[2]~output\, display_mem2[2]~output, CPU, 1
instance = comp, \display_mem2[1]~output\, display_mem2[1]~output, CPU, 1
instance = comp, \display_mem2[0]~output\, display_mem2[0]~output, CPU, 1
instance = comp, \display_mem3[6]~output\, display_mem3[6]~output, CPU, 1
instance = comp, \display_mem3[5]~output\, display_mem3[5]~output, CPU, 1
instance = comp, \display_mem3[4]~output\, display_mem3[4]~output, CPU, 1
instance = comp, \display_mem3[3]~output\, display_mem3[3]~output, CPU, 1
instance = comp, \display_mem3[2]~output\, display_mem3[2]~output, CPU, 1
instance = comp, \display_mem3[1]~output\, display_mem3[1]~output, CPU, 1
instance = comp, \display_mem3[0]~output\, display_mem3[0]~output, CPU, 1
instance = comp, \display_mem4[6]~output\, display_mem4[6]~output, CPU, 1
instance = comp, \display_mem4[5]~output\, display_mem4[5]~output, CPU, 1
instance = comp, \display_mem4[4]~output\, display_mem4[4]~output, CPU, 1
instance = comp, \display_mem4[3]~output\, display_mem4[3]~output, CPU, 1
instance = comp, \display_mem4[2]~output\, display_mem4[2]~output, CPU, 1
instance = comp, \display_mem4[1]~output\, display_mem4[1]~output, CPU, 1
instance = comp, \display_mem4[0]~output\, display_mem4[0]~output, CPU, 1
instance = comp, \led[7]~output\, led[7]~output, CPU, 1
instance = comp, \led[6]~output\, led[6]~output, CPU, 1
instance = comp, \led[5]~output\, led[5]~output, CPU, 1
instance = comp, \led[4]~output\, led[4]~output, CPU, 1
instance = comp, \led[3]~output\, led[3]~output, CPU, 1
instance = comp, \led[2]~output\, led[2]~output, CPU, 1
instance = comp, \led[1]~output\, led[1]~output, CPU, 1
instance = comp, \led[0]~output\, led[0]~output, CPU, 1
instance = comp, \REG1_Display[6]~output\, REG1_Display[6]~output, CPU, 1
instance = comp, \REG1_Display[5]~output\, REG1_Display[5]~output, CPU, 1
instance = comp, \REG1_Display[4]~output\, REG1_Display[4]~output, CPU, 1
instance = comp, \REG1_Display[3]~output\, REG1_Display[3]~output, CPU, 1
instance = comp, \REG1_Display[2]~output\, REG1_Display[2]~output, CPU, 1
instance = comp, \REG1_Display[1]~output\, REG1_Display[1]~output, CPU, 1
instance = comp, \REG1_Display[0]~output\, REG1_Display[0]~output, CPU, 1
instance = comp, \REG2_Display[6]~output\, REG2_Display[6]~output, CPU, 1
instance = comp, \REG2_Display[5]~output\, REG2_Display[5]~output, CPU, 1
instance = comp, \REG2_Display[4]~output\, REG2_Display[4]~output, CPU, 1
instance = comp, \REG2_Display[3]~output\, REG2_Display[3]~output, CPU, 1
instance = comp, \REG2_Display[2]~output\, REG2_Display[2]~output, CPU, 1
instance = comp, \REG2_Display[1]~output\, REG2_Display[1]~output, CPU, 1
instance = comp, \REG2_Display[0]~output\, REG2_Display[0]~output, CPU, 1
instance = comp, \rst_key~input\, rst_key~input, CPU, 1
instance = comp, \clock_manual~input\, clock_manual~input, CPU, 1
instance = comp, \inst17|out_key~1\, inst17|out_key~1, CPU, 1
instance = comp, \clock_real~input\, clock_real~input, CPU, 1
instance = comp, \clock_real~inputCLKENA0\, clock_real~inputCLKENA0, CPU, 1
instance = comp, \inst17|intermediate~1\, inst17|intermediate~1, CPU, 1
instance = comp, \inst17|intermediate~_emulated\, inst17|intermediate~_emulated, CPU, 1
instance = comp, \inst17|intermediate~0\, inst17|intermediate~0, CPU, 1
instance = comp, \inst17|Add0~45\, inst17|Add0~45, CPU, 1
instance = comp, \inst17|always0~0\, inst17|always0~0, CPU, 1
instance = comp, \inst17|counter[0]\, inst17|counter[0], CPU, 1
instance = comp, \inst17|Add0~17\, inst17|Add0~17, CPU, 1
instance = comp, \inst17|counter[1]\, inst17|counter[1], CPU, 1
instance = comp, \inst17|Add0~13\, inst17|Add0~13, CPU, 1
instance = comp, \inst17|counter[2]\, inst17|counter[2], CPU, 1
instance = comp, \inst17|Add0~9\, inst17|Add0~9, CPU, 1
instance = comp, \inst17|counter[3]\, inst17|counter[3], CPU, 1
instance = comp, \inst17|Add0~5\, inst17|Add0~5, CPU, 1
instance = comp, \inst17|counter[4]\, inst17|counter[4], CPU, 1
instance = comp, \inst17|out_key~5\, inst17|out_key~5, CPU, 1
instance = comp, \inst17|Add0~41\, inst17|Add0~41, CPU, 1
instance = comp, \inst17|counter[5]\, inst17|counter[5], CPU, 1
instance = comp, \inst17|Add0~37\, inst17|Add0~37, CPU, 1
instance = comp, \inst17|counter[6]\, inst17|counter[6], CPU, 1
instance = comp, \inst17|Add0~33\, inst17|Add0~33, CPU, 1
instance = comp, \inst17|counter[7]\, inst17|counter[7], CPU, 1
instance = comp, \inst17|Add0~29\, inst17|Add0~29, CPU, 1
instance = comp, \inst17|counter[8]\, inst17|counter[8], CPU, 1
instance = comp, \inst17|Add0~25\, inst17|Add0~25, CPU, 1
instance = comp, \inst17|counter[9]\, inst17|counter[9], CPU, 1
instance = comp, \inst17|Add0~21\, inst17|Add0~21, CPU, 1
instance = comp, \inst17|counter[10]\, inst17|counter[10], CPU, 1
instance = comp, \inst17|Add0~1\, inst17|Add0~1, CPU, 1
instance = comp, \inst17|counter[11]\, inst17|counter[11], CPU, 1
instance = comp, \inst17|out_key~6\, inst17|out_key~6, CPU, 1
instance = comp, \inst17|Add0~61\, inst17|Add0~61, CPU, 1
instance = comp, \inst17|counter[12]\, inst17|counter[12], CPU, 1
instance = comp, \inst17|Add0~57\, inst17|Add0~57, CPU, 1
instance = comp, \inst17|counter[13]\, inst17|counter[13], CPU, 1
instance = comp, \inst17|Add0~53\, inst17|Add0~53, CPU, 1
instance = comp, \inst17|counter[14]\, inst17|counter[14], CPU, 1
instance = comp, \inst17|Add0~49\, inst17|Add0~49, CPU, 1
instance = comp, \inst17|counter[15]\, inst17|counter[15], CPU, 1
instance = comp, \inst17|out_key~7\, inst17|out_key~7, CPU, 1
instance = comp, \inst17|out_key~8\, inst17|out_key~8, CPU, 1
instance = comp, \inst17|out_key~3\, inst17|out_key~3, CPU, 1
instance = comp, \inst17|out_key~_emulated\, inst17|out_key~_emulated, CPU, 1
instance = comp, \inst17|out_key~2\, inst17|out_key~2, CPU, 1
instance = comp, \master_clr~input\, master_clr~input, CPU, 1
instance = comp, \inst4|inst4~0\, inst4|inst4~0, CPU, 1
instance = comp, \inst4|inst4\, inst4|inst4, CPU, 1
instance = comp, \inst4|inst5~0\, inst4|inst5~0, CPU, 1
instance = comp, \inst4|inst5\, inst4|inst5, CPU, 1
instance = comp, \inst4|inst22\, inst4|inst22, CPU, 1
instance = comp, \inst4|inst6~0\, inst4|inst6~0, CPU, 1
instance = comp, \inst4|inst6\, inst4|inst6, CPU, 1
instance = comp, \inst4|inst7~0\, inst4|inst7~0, CPU, 1
instance = comp, \inst4|inst7\, inst4|inst7, CPU, 1
instance = comp, \inst|altsyncram_component|auto_generated|ram_block1a0\, inst|altsyncram_component|auto_generated|ram_block1a0, CPU, 1
instance = comp, \inst4|inst30\, inst4|inst30, CPU, 1
instance = comp, \inst4|inst32\, inst4|inst32, CPU, 1
instance = comp, \inst4|inst3~1\, inst4|inst3~1, CPU, 1
instance = comp, \inst4|inst3~3\, inst4|inst3~3, CPU, 1
instance = comp, \inst4|inst3~0\, inst4|inst3~0, CPU, 1
instance = comp, \inst4|inst3~_emulated\, inst4|inst3~_emulated, CPU, 1
instance = comp, \inst4|inst3~2\, inst4|inst3~2, CPU, 1
instance = comp, \inst4|inst27\, inst4|inst27, CPU, 1
instance = comp, \inst4|inst25\, inst4|inst25, CPU, 1
instance = comp, \inst4|inst2~1\, inst4|inst2~1, CPU, 1
instance = comp, \inst4|inst2~3\, inst4|inst2~3, CPU, 1
instance = comp, \inst4|inst2~0\, inst4|inst2~0, CPU, 1
instance = comp, \inst4|inst2~_emulated\, inst4|inst2~_emulated, CPU, 1
instance = comp, \inst4|inst2~2\, inst4|inst2~2, CPU, 1
instance = comp, \inst4|inst17\, inst4|inst17, CPU, 1
instance = comp, \inst4|inst15\, inst4|inst15, CPU, 1
instance = comp, \inst4|inst1~1\, inst4|inst1~1, CPU, 1
instance = comp, \inst4|inst1~3\, inst4|inst1~3, CPU, 1
instance = comp, \inst4|inst1~0\, inst4|inst1~0, CPU, 1
instance = comp, \inst4|inst1~_emulated\, inst4|inst1~_emulated, CPU, 1
instance = comp, \inst4|inst1~2\, inst4|inst1~2, CPU, 1
instance = comp, \inst8|inst62~0\, inst8|inst62~0, CPU, 1
instance = comp, \inst4|inst10\, inst4|inst10, CPU, 1
instance = comp, \inst4|inst12\, inst4|inst12, CPU, 1
instance = comp, \inst4|inst~1\, inst4|inst~1, CPU, 1
instance = comp, \inst4|inst~3\, inst4|inst~3, CPU, 1
instance = comp, \inst4|inst~0\, inst4|inst~0, CPU, 1
instance = comp, \inst4|inst~_emulated\, inst4|inst~_emulated, CPU, 1
instance = comp, \inst4|inst~2\, inst4|inst~2, CPU, 1
instance = comp, \inst6|inst54~0\, inst6|inst54~0, CPU, 1
instance = comp, \inst6|inst74~0\, inst6|inst74~0, CPU, 1
instance = comp, \inst6|inst55~0\, inst6|inst55~0, CPU, 1
instance = comp, \inst6|inst46~0\, inst6|inst46~0, CPU, 1
instance = comp, \inst6|inst47~0\, inst6|inst47~0, CPU, 1
instance = comp, \inst6|inst53~0\, inst6|inst53~0, CPU, 1
instance = comp, \inst6|inst40~0\, inst6|inst40~0, CPU, 1
instance = comp, \inst7|inst54~0\, inst7|inst54~0, CPU, 1
instance = comp, \inst7|inst74~0\, inst7|inst74~0, CPU, 1
instance = comp, \inst7|inst55~0\, inst7|inst55~0, CPU, 1
instance = comp, \inst7|inst46~0\, inst7|inst46~0, CPU, 1
instance = comp, \inst7|inst47~0\, inst7|inst47~0, CPU, 1
instance = comp, \inst7|inst53~0\, inst7|inst53~0, CPU, 1
instance = comp, \inst7|inst40~0\, inst7|inst40~0, CPU, 1
instance = comp, \inst8|inst54~0\, inst8|inst54~0, CPU, 1
instance = comp, \inst8|inst74~0\, inst8|inst74~0, CPU, 1
instance = comp, \inst8|inst55~0\, inst8|inst55~0, CPU, 1
instance = comp, \inst8|inst46~0\, inst8|inst46~0, CPU, 1
instance = comp, \inst8|inst47~0\, inst8|inst47~0, CPU, 1
instance = comp, \inst8|inst53~0\, inst8|inst53~0, CPU, 1
instance = comp, \inst8|inst40~0\, inst8|inst40~0, CPU, 1
instance = comp, \inst9|inst54~0\, inst9|inst54~0, CPU, 1
instance = comp, \inst9|inst74~0\, inst9|inst74~0, CPU, 1
instance = comp, \inst9|inst55~0\, inst9|inst55~0, CPU, 1
instance = comp, \inst9|inst46~0\, inst9|inst46~0, CPU, 1
instance = comp, \inst9|inst47~0\, inst9|inst47~0, CPU, 1
instance = comp, \inst9|inst53~0\, inst9|inst53~0, CPU, 1
instance = comp, \inst9|inst40~0\, inst9|inst40~0, CPU, 1
instance = comp, \inst10|inst\, inst10|inst, CPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0\, inst15|LPM_MUX_component|auto_generated|l1_w0_n0_mux_dataout~0, CPU, 1
instance = comp, \inst22|inst1|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0\, inst22|inst1|LPM_MUX_component|auto_generated|l2_w0_n0_mux_dataout~0, CPU, 1
instance = comp, \inst2|inst\, inst2|inst, CPU, 1
instance = comp, \inst10|inst1\, inst10|inst1, CPU, 1
instance = comp, \inst22|inst|inst6|inst1~0\, inst22|inst|inst6|inst1~0, CPU, 1
instance = comp, \inst22|inst1|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0\, inst22|inst1|LPM_MUX_component|auto_generated|l2_w1_n0_mux_dataout~0, CPU, 1
instance = comp, \inst2|inst1\, inst2|inst1, CPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0\, inst15|LPM_MUX_component|auto_generated|l1_w1_n0_mux_dataout~0, CPU, 1
instance = comp, \inst10|inst2\, inst10|inst2, CPU, 1
instance = comp, \inst22|inst|inst7|inst1~0\, inst22|inst|inst7|inst1~0, CPU, 1
instance = comp, \inst22|inst5|inst7|inst1\, inst22|inst5|inst7|inst1, CPU, 1
instance = comp, \inst22|inst|inst7|inst1\, inst22|inst|inst7|inst1, CPU, 1
instance = comp, \inst22|inst1|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0\, inst22|inst1|LPM_MUX_component|auto_generated|l2_w2_n0_mux_dataout~0, CPU, 1
instance = comp, \inst2|inst2\, inst2|inst2, CPU, 1
instance = comp, \inst15|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0\, inst15|LPM_MUX_component|auto_generated|l1_w2_n0_mux_dataout~0, CPU, 1
instance = comp, \inst22|inst|inst7|inst7~0\, inst22|inst|inst7|inst7~0, CPU, 1
instance = comp, \inst10|inst3\, inst10|inst3, CPU, 1
instance = comp, \inst22|inst|inst8|inst1~0\, inst22|inst|inst8|inst1~0, CPU, 1
instance = comp, \inst22|inst5|inst7|inst7~0\, inst22|inst5|inst7|inst7~0, CPU, 1
instance = comp, \inst22|inst1|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0\, inst22|inst1|LPM_MUX_component|auto_generated|l2_w3_n0_mux_dataout~0, CPU, 1
instance = comp, \inst2|inst3\, inst2|inst3, CPU, 1
instance = comp, \inst18|inst54~0\, inst18|inst54~0, CPU, 1
instance = comp, \inst18|inst74~0\, inst18|inst74~0, CPU, 1
instance = comp, \inst18|inst55~0\, inst18|inst55~0, CPU, 1
instance = comp, \inst18|inst46~0\, inst18|inst46~0, CPU, 1
instance = comp, \inst18|inst47~0\, inst18|inst47~0, CPU, 1
instance = comp, \inst18|inst53~0\, inst18|inst53~0, CPU, 1
instance = comp, \inst18|inst40~0\, inst18|inst40~0, CPU, 1
instance = comp, \inst19|inst54~0\, inst19|inst54~0, CPU, 1
instance = comp, \inst19|inst74~0\, inst19|inst74~0, CPU, 1
instance = comp, \inst19|inst55~0\, inst19|inst55~0, CPU, 1
instance = comp, \inst19|inst46~0\, inst19|inst46~0, CPU, 1
instance = comp, \inst19|inst47~0\, inst19|inst47~0, CPU, 1
instance = comp, \inst19|inst53~0\, inst19|inst53~0, CPU, 1
instance = comp, \inst19|inst40~0\, inst19|inst40~0, CPU, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, CPU, 1
