<stg><name>convDSPOpt</name>


<trans_list>

<trans id="499" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="12" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="32">
<![CDATA[
entry:0  %firPartialRes0_V_0_3 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_0_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="32">
<![CDATA[
entry:1  %firPartialRes0_V_1_3 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_1_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="32">
<![CDATA[
entry:2  %firPartialRes0_V_2_3 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_2_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="32">
<![CDATA[
entry:3  %firPartialRes0_V_3_3 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_3_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="32">
<![CDATA[
entry:4  %firPartialRes1_0_V_7 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="32">
<![CDATA[
entry:5  %firPartialRes1_1_V_7 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="32">
<![CDATA[
entry:6  %firPartialRes1_2_V_3 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="32">
<![CDATA[
entry:7  %firPartialRes1_3_V_3 = alloca i18

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="32">
<![CDATA[
entry:8  %outPartialArr0_0_V_7 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V_7"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="32">
<![CDATA[
entry:9  %outPartialArr0_1_V_7 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V_7"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="32">
<![CDATA[
entry:10  %outPartialArr0_2_V_3 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="32">
<![CDATA[
entry:11  %outPartialArr0_3_V_3 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="32">
<![CDATA[
entry:12  %outPartialArr1_V_0_3 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_0_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="32">
<![CDATA[
entry:13  %outPartialArr1_V_1_3 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_1_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="32">
<![CDATA[
entry:14  %outPartialArr1_V_2_3 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_2_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="32">
<![CDATA[
entry:15  %outPartialArr1_V_3_3 = alloca i18

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_3_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19  %reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)

]]></Node>
<StgValue><ssdm name="reps_read"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16  call void (...)* @_ssdm_op_SpecInterface(i64* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18  call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:20  %shl_ln392 = shl i32 %reps_read, 4

]]></Node>
<StgValue><ssdm name="shl_ln392"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21  %shl_ln392_7 = shl i32 %reps_read, 2

]]></Node>
<StgValue><ssdm name="shl_ln392_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22  %add_ln392 = add i32 %shl_ln392_7, %shl_ln392

]]></Node>
<StgValue><ssdm name="add_ln392"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
entry:23  %p_shl = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %add_ln392, i13 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="39" op_0_bw="39" op_1_bw="32" op_2_bw="7">
<![CDATA[
entry:24  %tmp_s = call i39 @_ssdm_op_BitConcatenate.i39.i32.i7(i32 %add_ln392, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="45" op_0_bw="39">
<![CDATA[
entry:25  %p_shl408 = zext i39 %tmp_s to i45

]]></Node>
<StgValue><ssdm name="p_shl408"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
entry:26  %bound74 = sub i45 %p_shl, %p_shl408

]]></Node>
<StgValue><ssdm name="bound74"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
entry:27  br label %.preheader324.i

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="45" op_0_bw="45" op_1_bw="0" op_2_bw="45" op_3_bw="0">
<![CDATA[
.preheader324.i:0  %indvar_flatten237 = phi i45 [ 0, %entry ], [ %add_ln392_7, %hls_label_45_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten237"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader324.i:1  %indvar_flatten53 = phi i14 [ 0, %entry ], [ %select_ln393_163, %hls_label_45_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader324.i:2  %peIdx_0_i = phi i5 [ 0, %entry ], [ %select_ln393_162, %hls_label_45_end ]

]]></Node>
<StgValue><ssdm name="peIdx_0_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader324.i:3  %indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln394_7, %hls_label_45_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader324.i:5  %infoldIdx_0_i = phi i5 [ 0, %entry ], [ %infoldIdx, %hls_label_45_end ]

]]></Node>
<StgValue><ssdm name="infoldIdx_0_i"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="5">
<![CDATA[
.preheader324.i:6  %trunc_ln404 = trunc i5 %peIdx_0_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln404"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="5">
<![CDATA[
.preheader324.i:12  %zext_ln458 = zext i5 %peIdx_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln458"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:13  %conv_3_inc_new_V_0_a = getelementptr [16 x i10]* @conv_3_inc_new_V_0, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_0_a"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="4">
<![CDATA[
.preheader324.i:14  %conv_3_inc_new_V_0_l = load i10* %conv_3_inc_new_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_0_l"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:15  %conv_3_bias_new_V_0_s = getelementptr [16 x i19]* @conv_3_bias_new_V_0, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_0_s"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="4">
<![CDATA[
.preheader324.i:16  %conv_3_bias_new_V_0_1 = load i19* %conv_3_bias_new_V_0_s, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:17  %conv_3_inc_new_V_1_a = getelementptr [16 x i10]* @conv_3_inc_new_V_1, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_1_a"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="4">
<![CDATA[
.preheader324.i:18  %conv_3_inc_new_V_1_l = load i10* %conv_3_inc_new_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_1_l"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:19  %conv_3_bias_new_V_1_s = getelementptr [16 x i20]* @conv_3_bias_new_V_1, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_1_s"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="4">
<![CDATA[
.preheader324.i:20  %conv_3_bias_new_V_1_1 = load i20* %conv_3_bias_new_V_1_s, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:21  %conv_3_inc_new_V_2_a = getelementptr [16 x i10]* @conv_3_inc_new_V_2, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_2_a"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="4">
<![CDATA[
.preheader324.i:22  %conv_3_inc_new_V_2_l = load i10* %conv_3_inc_new_V_2_a, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_2_l"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:23  %conv_3_bias_new_V_2_s = getelementptr [16 x i20]* @conv_3_bias_new_V_2, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_2_s"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="4">
<![CDATA[
.preheader324.i:24  %conv_3_bias_new_V_2_1 = load i20* %conv_3_bias_new_V_2_s, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_2_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:25  %conv_3_inc_new_V_3_a = getelementptr [16 x i10]* @conv_3_inc_new_V_3, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_3_a"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="4">
<![CDATA[
.preheader324.i:26  %conv_3_inc_new_V_3_l = load i10* %conv_3_inc_new_V_3_a, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_3_l"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader324.i:27  %conv_3_bias_new_V_3_s = getelementptr [16 x i20]* @conv_3_bias_new_V_3, i64 0, i64 %zext_ln458

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_3_s"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="4">
<![CDATA[
.preheader324.i:28  %conv_3_bias_new_V_3_1 = load i20* %conv_3_bias_new_V_3_s, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_3_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader324.i:33  %icmp_ln392 = icmp eq i45 %indvar_flatten237, %bound74

]]></Node>
<StgValue><ssdm name="icmp_ln392"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
.preheader324.i:34  %add_ln392_7 = add i45 1, %indvar_flatten237

]]></Node>
<StgValue><ssdm name="add_ln392_7"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_45_begin:16  %icmp_ln393 = icmp eq i14 %indvar_flatten53, 8064

]]></Node>
<StgValue><ssdm name="icmp_ln393"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_45_begin:17  %select_ln393 = select i1 %icmp_ln393, i5 0, i5 %peIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln393"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:31  %xor_ln393 = xor i1 %icmp_ln393, true

]]></Node>
<StgValue><ssdm name="xor_ln393"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_45_begin:34  %icmp_ln395 = icmp eq i5 %infoldIdx_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:35  %and_ln393_25 = and i1 %icmp_ln395, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393_25"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_45_begin:36  %icmp_ln394 = icmp eq i10 %indvar_flatten, 504

]]></Node>
<StgValue><ssdm name="icmp_ln394"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:37  %and_ln393_26 = and i1 %icmp_ln394, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393_26"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_45_begin:38  %peIdx = add i5 1, %select_ln393

]]></Node>
<StgValue><ssdm name="peIdx"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:39  %or_ln393 = or i1 %and_ln393_26, %icmp_ln393

]]></Node>
<StgValue><ssdm name="or_ln393"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="5">
<![CDATA[
hls_label_45_begin:41  %trunc_ln404_7 = trunc i5 %peIdx to i4

]]></Node>
<StgValue><ssdm name="trunc_ln404_7"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:93  %xor_ln393_7 = xor i1 %icmp_ln394, true

]]></Node>
<StgValue><ssdm name="xor_ln393_7"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:94  %or_ln393_7 = or i1 %icmp_ln393, %xor_ln393_7

]]></Node>
<StgValue><ssdm name="or_ln393_7"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:96  %and_ln393_28 = and i1 %and_ln393_25, %or_ln393_7

]]></Node>
<StgValue><ssdm name="and_ln393_28"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_45_begin:97  %select_ln393_162 = select i1 %and_ln393_26, i5 %peIdx, i5 %select_ln393

]]></Node>
<StgValue><ssdm name="select_ln393_162"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:99  %or_ln399 = or i1 %and_ln393_28, %and_ln393_26

]]></Node>
<StgValue><ssdm name="or_ln399"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:100  %or_ln399_7 = or i1 %or_ln399, %icmp_ln393

]]></Node>
<StgValue><ssdm name="or_ln399_7"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_45_begin:101  %select_ln399 = select i1 %or_ln399_7, i5 0, i5 %infoldIdx_0_i

]]></Node>
<StgValue><ssdm name="select_ln399"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_45_begin:106  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49998)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_45_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49998, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_45_end:1  %infoldIdx = add i5 %select_ln399, 1

]]></Node>
<StgValue><ssdm name="infoldIdx"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_45_end:2  %add_ln394_7 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln394_7"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_end:3  %select_ln394_7 = select i1 %or_ln393, i10 1, i10 %add_ln394_7

]]></Node>
<StgValue><ssdm name="select_ln394_7"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_45_end:4  %add_ln393_7 = add i14 %indvar_flatten53, 1

]]></Node>
<StgValue><ssdm name="add_ln393_7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
hls_label_45_end:5  %select_ln393_163 = select i1 %icmp_ln393, i14 1, i14 %add_ln393_7

]]></Node>
<StgValue><ssdm name="select_ln393_163"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
hls_label_45_end:6  br label %.preheader324.i

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader324.i:4  %w_0_i = phi i6 [ 0, %entry ], [ %select_ln394, %hls_label_45_end ]

]]></Node>
<StgValue><ssdm name="w_0_i"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
.preheader324.i:7  %shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln404, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="9">
<![CDATA[
.preheader324.i:8  %zext_ln404 = zext i9 %shl_ln to i10

]]></Node>
<StgValue><ssdm name="zext_ln404"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader324.i:9  %shl_ln404_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln404, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="7">
<![CDATA[
.preheader324.i:10  %zext_ln404_1 = zext i7 %shl_ln404_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln404_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader324.i:11  %sub_ln404 = sub i10 %zext_ln404, %zext_ln404_1

]]></Node>
<StgValue><ssdm name="sub_ln404"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="4">
<![CDATA[
.preheader324.i:14  %conv_3_inc_new_V_0_l = load i10* %conv_3_inc_new_V_0_a, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_0_l"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="19" op_0_bw="4">
<![CDATA[
.preheader324.i:16  %conv_3_bias_new_V_0_1 = load i19* %conv_3_bias_new_V_0_s, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_0_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="4">
<![CDATA[
.preheader324.i:18  %conv_3_inc_new_V_1_l = load i10* %conv_3_inc_new_V_1_a, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_1_l"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="4">
<![CDATA[
.preheader324.i:20  %conv_3_bias_new_V_1_1 = load i20* %conv_3_bias_new_V_1_s, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_1_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="4">
<![CDATA[
.preheader324.i:22  %conv_3_inc_new_V_2_l = load i10* %conv_3_inc_new_V_2_a, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_2_l"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="20" op_0_bw="4">
<![CDATA[
.preheader324.i:24  %conv_3_bias_new_V_2_1 = load i20* %conv_3_bias_new_V_2_s, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_2_1"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="4">
<![CDATA[
.preheader324.i:26  %conv_3_inc_new_V_3_l = load i10* %conv_3_inc_new_V_3_a, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_3_l"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="4">
<![CDATA[
.preheader324.i:28  %conv_3_bias_new_V_3_1 = load i20* %conv_3_bias_new_V_3_s, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_3_1"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader324.i:29  %add_ln1353 = add i19 16384, %conv_3_bias_new_V_0_1

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader324.i:30  %add_ln1353_6 = add i20 16384, %conv_3_bias_new_V_1_1

]]></Node>
<StgValue><ssdm name="add_ln1353_6"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader324.i:31  %add_ln1353_12 = add i20 16384, %conv_3_bias_new_V_2_1

]]></Node>
<StgValue><ssdm name="add_ln1353_12"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln393" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader324.i:32  %add_ln1353_18 = add i20 16384, %conv_3_bias_new_V_3_1

]]></Node>
<StgValue><ssdm name="add_ln1353_18"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader324.i:35  br i1 %icmp_ln392, label %.exit, label %hls_label_45_begin

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:18  %select_ln393_135 = select i1 %icmp_ln393, i10 0, i10 %sub_ln404

]]></Node>
<StgValue><ssdm name="select_ln393_135"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_45_begin:32  %icmp_ln399603 = icmp ne i6 %w_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399603"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:33  %and_ln393 = and i1 %icmp_ln399603, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_45_begin:40  %select_ln393_148 = select i1 %or_ln393, i6 0, i6 %w_0_i

]]></Node>
<StgValue><ssdm name="select_ln393_148"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
hls_label_45_begin:42  %shl_ln404_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln404_7, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_mid1"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="9">
<![CDATA[
hls_label_45_begin:43  %zext_ln404_17 = zext i9 %shl_ln404_mid1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln404_17"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_45_begin:44  %shl_ln404_1_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln404_7, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln404_1_mid1"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="7">
<![CDATA[
hls_label_45_begin:45  %zext_ln404_18 = zext i7 %shl_ln404_1_mid1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln404_18"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_45_begin:46  %sub_ln404_7 = sub i10 %zext_ln404_17, %zext_ln404_18

]]></Node>
<StgValue><ssdm name="sub_ln404_7"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:47  %select_ln393_149 = select i1 %and_ln393_26, i10 %sub_ln404_7, i10 %select_ln393_135

]]></Node>
<StgValue><ssdm name="select_ln393_149"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="5">
<![CDATA[
hls_label_45_begin:48  %zext_ln458_7 = zext i5 %peIdx to i64

]]></Node>
<StgValue><ssdm name="zext_ln458_7"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:49  %conv_3_inc_new_V_0_a_1 = getelementptr [16 x i10]* @conv_3_inc_new_V_0, i64 0, i64 %zext_ln458_7

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_0_a_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="4">
<![CDATA[
hls_label_45_begin:50  %conv_3_inc_new_V_0_l_1 = load i10* %conv_3_inc_new_V_0_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_0_l_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:51  %conv_3_bias_new_V_0_2 = getelementptr [16 x i19]* @conv_3_bias_new_V_0, i64 0, i64 %zext_ln458_7

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_0_2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="19" op_0_bw="4">
<![CDATA[
hls_label_45_begin:52  %conv_3_bias_new_V_0_3 = load i19* %conv_3_bias_new_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:53  %conv_3_inc_new_V_1_a_1 = getelementptr [16 x i10]* @conv_3_inc_new_V_1, i64 0, i64 %zext_ln458_7

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_1_a_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="4">
<![CDATA[
hls_label_45_begin:54  %conv_3_inc_new_V_1_l_1 = load i10* %conv_3_inc_new_V_1_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_1_l_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:55  %conv_3_bias_new_V_1_2 = getelementptr [16 x i20]* @conv_3_bias_new_V_1, i64 0, i64 %zext_ln458_7

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_1_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="20" op_0_bw="4">
<![CDATA[
hls_label_45_begin:56  %conv_3_bias_new_V_1_3 = load i20* %conv_3_bias_new_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:57  %conv_3_inc_new_V_2_a_1 = getelementptr [16 x i10]* @conv_3_inc_new_V_2, i64 0, i64 %zext_ln458_7

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_2_a_1"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="4">
<![CDATA[
hls_label_45_begin:58  %conv_3_inc_new_V_2_l_1 = load i10* %conv_3_inc_new_V_2_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_2_l_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:59  %conv_3_bias_new_V_2_2 = getelementptr [16 x i20]* @conv_3_bias_new_V_2, i64 0, i64 %zext_ln458_7

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_2_2"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="4">
<![CDATA[
hls_label_45_begin:60  %conv_3_bias_new_V_2_3 = load i20* %conv_3_bias_new_V_2_2, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_2_3"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:61  %conv_3_inc_new_V_3_a_1 = getelementptr [16 x i10]* @conv_3_inc_new_V_3, i64 0, i64 %zext_ln458_7

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_3_a_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="4">
<![CDATA[
hls_label_45_begin:62  %conv_3_inc_new_V_3_l_1 = load i10* %conv_3_inc_new_V_3_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_3_l_1"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:63  %conv_3_bias_new_V_3_2 = getelementptr [16 x i20]* @conv_3_bias_new_V_3, i64 0, i64 %zext_ln458_7

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_3_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="20" op_0_bw="4">
<![CDATA[
hls_label_45_begin:64  %conv_3_bias_new_V_3_3 = load i20* %conv_3_bias_new_V_3_2, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_3_3"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:95  %and_ln393_27 = and i1 %and_ln393, %or_ln393_7

]]></Node>
<StgValue><ssdm name="and_ln393_27"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_45_begin:98  %w = add i6 2, %select_ln393_148

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_45_begin:102  %icmp_ln399 = icmp ne i6 %w, 0

]]></Node>
<StgValue><ssdm name="icmp_ln399"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_45_begin:103  %select_ln399_7 = select i1 %and_ln393_28, i1 %icmp_ln399, i1 %and_ln393_27

]]></Node>
<StgValue><ssdm name="select_ln399_7"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_45_begin:104  %select_ln394 = select i1 %and_ln393_28, i6 %w, i6 %select_ln393_148

]]></Node>
<StgValue><ssdm name="select_ln394"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="5">
<![CDATA[
hls_label_45_begin:105  %zext_ln395 = zext i5 %select_ln399 to i10

]]></Node>
<StgValue><ssdm name="zext_ln395"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_45_begin:109  %icmp_ln399_1 = icmp eq i5 %select_ln399, -9

]]></Node>
<StgValue><ssdm name="icmp_ln399_1"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_45_begin:110  %o_out = and i1 %icmp_ln399_1, %select_ln399_7

]]></Node>
<StgValue><ssdm name="o_out"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_45_begin:136  %add_ln404 = add i10 %select_ln393_149, %zext_ln395

]]></Node>
<StgValue><ssdm name="add_ln404"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="10">
<![CDATA[
hls_label_45_begin:137  %sext_ln404 = sext i10 %add_ln404 to i32

]]></Node>
<StgValue><ssdm name="sext_ln404"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="32">
<![CDATA[
hls_label_45_begin:138  %zext_ln404_2 = zext i32 %sext_ln404 to i64

]]></Node>
<StgValue><ssdm name="zext_ln404_2"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:139  %conv_3_w_new_V_0_2_a = getelementptr [384 x i32]* @conv_3_w_new_V_0_2, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_2_a"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:140  %conv_3_w_new_V_0_2_l = load i32* %conv_3_w_new_V_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_2_l"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:141  %conv_3_w_new_V_0_1_a = getelementptr [384 x i32]* @conv_3_w_new_V_0_1, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_1_a"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:142  %conv_3_w_new_V_0_1_l = load i32* %conv_3_w_new_V_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_1_l"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:143  %conv_3_w_new_V_0_0_a = getelementptr [384 x i32]* @conv_3_w_new_V_0_0, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_0_a"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:144  %conv_3_w_new_V_0_0_l = load i32* %conv_3_w_new_V_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_0_l"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:154  %conv_3_w_new_V_1_2_a = getelementptr [384 x i32]* @conv_3_w_new_V_1_2, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_2_a"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:155  %conv_3_w_new_V_1_2_l = load i32* %conv_3_w_new_V_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_2_l"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:156  %conv_3_w_new_V_1_1_a = getelementptr [384 x i32]* @conv_3_w_new_V_1_1, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_1_a"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:157  %conv_3_w_new_V_1_1_l = load i32* %conv_3_w_new_V_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_1_l"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:158  %conv_3_w_new_V_1_0_a = getelementptr [384 x i32]* @conv_3_w_new_V_1_0, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_0_a"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:159  %conv_3_w_new_V_1_0_l = load i32* %conv_3_w_new_V_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_0_l"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:169  %conv_3_w_new_V_2_2_a = getelementptr [384 x i32]* @conv_3_w_new_V_2_2, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_2_a"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:170  %conv_3_w_new_V_2_2_l = load i32* %conv_3_w_new_V_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_2_l"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:171  %conv_3_w_new_V_2_1_a = getelementptr [384 x i32]* @conv_3_w_new_V_2_1, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_1_a"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:172  %conv_3_w_new_V_2_1_l = load i32* %conv_3_w_new_V_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_1_l"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:173  %conv_3_w_new_V_2_0_a = getelementptr [384 x i32]* @conv_3_w_new_V_2_0, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_0_a"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:174  %conv_3_w_new_V_2_0_l = load i32* %conv_3_w_new_V_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_0_l"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:184  %conv_3_w_new_V_3_2_a = getelementptr [384 x i32]* @conv_3_w_new_V_3_2, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_2_a"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:185  %conv_3_w_new_V_3_2_l = load i32* %conv_3_w_new_V_3_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_2_l"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:186  %conv_3_w_new_V_3_1_a = getelementptr [384 x i32]* @conv_3_w_new_V_3_1, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_1_a"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:187  %conv_3_w_new_V_3_1_l = load i32* %conv_3_w_new_V_3_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_1_l"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_45_begin:188  %conv_3_w_new_V_3_0_a = getelementptr [384 x i32]* @conv_3_w_new_V_3_0, i64 0, i64 %zext_ln404_2

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_0_a"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:189  %conv_3_w_new_V_3_0_l = load i32* %conv_3_w_new_V_3_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_0_l"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_45_begin:283  br i1 %o_out, label %.preheader.0.i, label %hls_label_45_end

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:19  %select_ln393_136 = select i1 %icmp_ln393, i10 -333, i10 %conv_3_inc_new_V_0_l

]]></Node>
<StgValue><ssdm name="select_ln393_136"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
hls_label_45_begin:20  %select_ln393_137 = select i1 %icmp_ln393, i19 125521, i19 %conv_3_bias_new_V_0_1

]]></Node>
<StgValue><ssdm name="select_ln393_137"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
hls_label_45_begin:21  %select_ln393_138 = select i1 %icmp_ln393, i19 141905, i19 %add_ln1353

]]></Node>
<StgValue><ssdm name="select_ln393_138"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:22  %select_ln393_139 = select i1 %icmp_ln393, i10 466, i10 %conv_3_inc_new_V_1_l

]]></Node>
<StgValue><ssdm name="select_ln393_139"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:23  %select_ln393_140 = select i1 %icmp_ln393, i20 80462, i20 %conv_3_bias_new_V_1_1

]]></Node>
<StgValue><ssdm name="select_ln393_140"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:24  %select_ln393_141 = select i1 %icmp_ln393, i20 96846, i20 %add_ln1353_6

]]></Node>
<StgValue><ssdm name="select_ln393_141"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:25  %select_ln393_142 = select i1 %icmp_ln393, i10 493, i10 %conv_3_inc_new_V_2_l

]]></Node>
<StgValue><ssdm name="select_ln393_142"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:26  %select_ln393_143 = select i1 %icmp_ln393, i20 92312, i20 %conv_3_bias_new_V_2_1

]]></Node>
<StgValue><ssdm name="select_ln393_143"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:27  %select_ln393_144 = select i1 %icmp_ln393, i20 108696, i20 %add_ln1353_12

]]></Node>
<StgValue><ssdm name="select_ln393_144"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:28  %select_ln393_145 = select i1 %icmp_ln393, i10 -266, i10 %conv_3_inc_new_V_3_l

]]></Node>
<StgValue><ssdm name="select_ln393_145"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:29  %select_ln393_146 = select i1 %icmp_ln393, i20 -222104, i20 %conv_3_bias_new_V_3_1

]]></Node>
<StgValue><ssdm name="select_ln393_146"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:30  %select_ln393_147 = select i1 %icmp_ln393, i20 -205720, i20 %add_ln1353_18

]]></Node>
<StgValue><ssdm name="select_ln393_147"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="4">
<![CDATA[
hls_label_45_begin:50  %conv_3_inc_new_V_0_l_1 = load i10* %conv_3_inc_new_V_0_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_0_l_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="19" op_0_bw="4">
<![CDATA[
hls_label_45_begin:52  %conv_3_bias_new_V_0_3 = load i19* %conv_3_bias_new_V_0_2, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_0_3"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="4">
<![CDATA[
hls_label_45_begin:54  %conv_3_inc_new_V_1_l_1 = load i10* %conv_3_inc_new_V_1_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_1_l_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="20" op_0_bw="4">
<![CDATA[
hls_label_45_begin:56  %conv_3_bias_new_V_1_3 = load i20* %conv_3_bias_new_V_1_2, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_1_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="4">
<![CDATA[
hls_label_45_begin:58  %conv_3_inc_new_V_2_l_1 = load i10* %conv_3_inc_new_V_2_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_2_l_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="20" op_0_bw="4">
<![CDATA[
hls_label_45_begin:60  %conv_3_bias_new_V_2_3 = load i20* %conv_3_bias_new_V_2_2, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_2_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="4">
<![CDATA[
hls_label_45_begin:62  %conv_3_inc_new_V_3_l_1 = load i10* %conv_3_inc_new_V_3_a_1, align 2

]]></Node>
<StgValue><ssdm name="conv_3_inc_new_V_3_l_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="20" op_0_bw="4">
<![CDATA[
hls_label_45_begin:64  %conv_3_bias_new_V_3_3 = load i20* %conv_3_bias_new_V_3_2, align 4

]]></Node>
<StgValue><ssdm name="conv_3_bias_new_V_3_3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:65  %select_ln393_150 = select i1 %and_ln393_26, i10 %conv_3_inc_new_V_0_l_1, i10 %select_ln393_136

]]></Node>
<StgValue><ssdm name="select_ln393_150"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
hls_label_45_begin:67  %select_ln393_151 = select i1 %and_ln393_26, i19 %conv_3_bias_new_V_0_3, i19 %select_ln393_137

]]></Node>
<StgValue><ssdm name="select_ln393_151"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
hls_label_45_begin:69  %add_ln1353_67 = add i19 16384, %conv_3_bias_new_V_0_3

]]></Node>
<StgValue><ssdm name="add_ln1353_67"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
hls_label_45_begin:70  %select_ln393_152 = select i1 %and_ln393_26, i19 %add_ln1353_67, i19 %select_ln393_138

]]></Node>
<StgValue><ssdm name="select_ln393_152"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:72  %select_ln393_153 = select i1 %and_ln393_26, i10 %conv_3_inc_new_V_1_l_1, i10 %select_ln393_139

]]></Node>
<StgValue><ssdm name="select_ln393_153"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:74  %select_ln393_154 = select i1 %and_ln393_26, i20 %conv_3_bias_new_V_1_3, i20 %select_ln393_140

]]></Node>
<StgValue><ssdm name="select_ln393_154"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_45_begin:76  %add_ln1353_68 = add i20 16384, %conv_3_bias_new_V_1_3

]]></Node>
<StgValue><ssdm name="add_ln1353_68"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:77  %select_ln393_155 = select i1 %and_ln393_26, i20 %add_ln1353_68, i20 %select_ln393_141

]]></Node>
<StgValue><ssdm name="select_ln393_155"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:79  %select_ln393_156 = select i1 %and_ln393_26, i10 %conv_3_inc_new_V_2_l_1, i10 %select_ln393_142

]]></Node>
<StgValue><ssdm name="select_ln393_156"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:81  %select_ln393_157 = select i1 %and_ln393_26, i20 %conv_3_bias_new_V_2_3, i20 %select_ln393_143

]]></Node>
<StgValue><ssdm name="select_ln393_157"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_45_begin:83  %add_ln1353_69 = add i20 16384, %conv_3_bias_new_V_2_3

]]></Node>
<StgValue><ssdm name="add_ln1353_69"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:84  %select_ln393_158 = select i1 %and_ln393_26, i20 %add_ln1353_69, i20 %select_ln393_144

]]></Node>
<StgValue><ssdm name="select_ln393_158"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_45_begin:86  %select_ln393_159 = select i1 %and_ln393_26, i10 %conv_3_inc_new_V_3_l_1, i10 %select_ln393_145

]]></Node>
<StgValue><ssdm name="select_ln393_159"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:88  %select_ln393_160 = select i1 %and_ln393_26, i20 %conv_3_bias_new_V_3_3, i20 %select_ln393_146

]]></Node>
<StgValue><ssdm name="select_ln393_160"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
<literal name="and_ln393_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_45_begin:90  %add_ln1353_70 = add i20 16384, %conv_3_bias_new_V_3_3

]]></Node>
<StgValue><ssdm name="add_ln1353_70"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
hls_label_45_begin:91  %select_ln393_161 = select i1 %and_ln393_26, i20 %add_ln1353_70, i20 %select_ln393_147

]]></Node>
<StgValue><ssdm name="select_ln393_161"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_45_begin:111  %tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %vec_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="64">
<![CDATA[
hls_label_45_begin:112  %trunc_ln647 = trunc i64 %tmp_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:113  %p_Result_74_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 32, i32 35)

]]></Node>
<StgValue><ssdm name="p_Result_74_i_i"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:115  %p_Result_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="p_Result_1_i_i"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:116  %p_Result_74_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 36, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_74_1_i_i"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:118  %p_Result_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 8, i32 11)

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:119  %p_Result_74_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 40, i32 43)

]]></Node>
<StgValue><ssdm name="p_Result_74_2_i_i"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:121  %p_Result_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:122  %p_Result_74_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 44, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_74_3_i_i"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:124  %p_Result_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 16, i32 19)

]]></Node>
<StgValue><ssdm name="p_Result_4_i_i"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:125  %p_Result_74_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 48, i32 51)

]]></Node>
<StgValue><ssdm name="p_Result_74_4_i_i"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:127  %p_Result_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_5_i_i"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:128  %p_Result_74_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 52, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_74_5_i_i"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:130  %p_Result_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 24, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_6_i_i"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:131  %p_Result_74_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 56, i32 59)

]]></Node>
<StgValue><ssdm name="p_Result_74_6_i_i"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:133  %p_Result_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 28, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_7_i_i"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="4" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:134  %p_Result_74_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 60, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_74_7_i_i"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:140  %conv_3_w_new_V_0_2_l = load i32* %conv_3_w_new_V_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_2_l"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:142  %conv_3_w_new_V_0_1_l = load i32* %conv_3_w_new_V_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_1_l"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:144  %conv_3_w_new_V_0_0_l = load i32* %conv_3_w_new_V_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_0_0_l"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:145  %call_ret9_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data.1(i32 %conv_3_w_new_V_0_2_l, i32 %conv_3_w_new_V_0_1_l, i32 %conv_3_w_new_V_0_0_l)

]]></Node>
<StgValue><ssdm name="call_ret9_i"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:146  %wpacks_0_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret9_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_0_0_V"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:147  %wpacks_0_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret9_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_0_1_V"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:148  %wpacks_0_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret9_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_0_2_V"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:149  %wpacks_0_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret9_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_0_3_V"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:150  %wpacks_0_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret9_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_0_4_V"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:151  %wpacks_0_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret9_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_0_5_V"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:152  %wpacks_0_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret9_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_0_6_V"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:153  %wpacks_0_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret9_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_0_7_V"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:155  %conv_3_w_new_V_1_2_l = load i32* %conv_3_w_new_V_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_2_l"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:157  %conv_3_w_new_V_1_1_l = load i32* %conv_3_w_new_V_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_1_l"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:159  %conv_3_w_new_V_1_0_l = load i32* %conv_3_w_new_V_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_1_0_l"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:160  %call_ret10_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data.1(i32 %conv_3_w_new_V_1_2_l, i32 %conv_3_w_new_V_1_1_l, i32 %conv_3_w_new_V_1_0_l)

]]></Node>
<StgValue><ssdm name="call_ret10_i"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:161  %wpacks_1_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret10_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_1_0_V"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:162  %wpacks_1_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret10_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_1_1_V"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:163  %wpacks_1_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret10_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_1_2_V"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:164  %wpacks_1_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret10_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_1_3_V"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:165  %wpacks_1_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret10_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_1_4_V"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:166  %wpacks_1_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret10_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_1_5_V"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:167  %wpacks_1_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret10_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_1_6_V"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:168  %wpacks_1_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret10_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_1_7_V"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:170  %conv_3_w_new_V_2_2_l = load i32* %conv_3_w_new_V_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_2_l"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:172  %conv_3_w_new_V_2_1_l = load i32* %conv_3_w_new_V_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_1_l"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:174  %conv_3_w_new_V_2_0_l = load i32* %conv_3_w_new_V_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_2_0_l"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:175  %call_ret11_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data.1(i32 %conv_3_w_new_V_2_2_l, i32 %conv_3_w_new_V_2_1_l, i32 %conv_3_w_new_V_2_0_l)

]]></Node>
<StgValue><ssdm name="call_ret11_i"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:176  %wpacks_2_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret11_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_2_0_V"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:177  %wpacks_2_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret11_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_2_1_V"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:178  %wpacks_2_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret11_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_2_2_V"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:179  %wpacks_2_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret11_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_2_3_V"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:180  %wpacks_2_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret11_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_2_4_V"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:181  %wpacks_2_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret11_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_2_5_V"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:182  %wpacks_2_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret11_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_2_6_V"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:183  %wpacks_2_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret11_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_2_7_V"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:185  %conv_3_w_new_V_3_2_l = load i32* %conv_3_w_new_V_3_2_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_2_l"/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:187  %conv_3_w_new_V_3_1_l = load i32* %conv_3_w_new_V_3_1_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_1_l"/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="9">
<![CDATA[
hls_label_45_begin:189  %conv_3_w_new_V_3_0_l = load i32* %conv_3_w_new_V_3_0_a, align 4

]]></Node>
<StgValue><ssdm name="conv_3_w_new_V_3_0_l"/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="208" op_0_bw="208" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_45_begin:190  %call_ret12_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data.1(i32 %conv_3_w_new_V_3_2_l, i32 %conv_3_w_new_V_3_1_l, i32 %conv_3_w_new_V_3_0_l)

]]></Node>
<StgValue><ssdm name="call_ret12_i"/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:191  %wpacks_3_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret12_i, 0

]]></Node>
<StgValue><ssdm name="wpacks_3_0_V"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:192  %wpacks_3_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret12_i, 1

]]></Node>
<StgValue><ssdm name="wpacks_3_1_V"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:193  %wpacks_3_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret12_i, 2

]]></Node>
<StgValue><ssdm name="wpacks_3_2_V"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:194  %wpacks_3_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret12_i, 3

]]></Node>
<StgValue><ssdm name="wpacks_3_3_V"/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:195  %wpacks_3_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret12_i, 4

]]></Node>
<StgValue><ssdm name="wpacks_3_4_V"/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:196  %wpacks_3_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret12_i, 5

]]></Node>
<StgValue><ssdm name="wpacks_3_5_V"/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:197  %wpacks_3_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret12_i, 6

]]></Node>
<StgValue><ssdm name="wpacks_3_6_V"/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="26" op_0_bw="208">
<![CDATA[
hls_label_45_begin:198  %wpacks_3_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret12_i, 7

]]></Node>
<StgValue><ssdm name="wpacks_3_7_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_45_begin:114  %ipack_0_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_i_i, i7 0, i4 %trunc_ln647)

]]></Node>
<StgValue><ssdm name="ipack_0_V"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_45_begin:117  %ipack_1_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_1_i_i, i7 0, i4 %p_Result_1_i_i)

]]></Node>
<StgValue><ssdm name="ipack_1_V"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_45_begin:120  %ipack_2_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_2_i_i, i7 0, i4 %p_Result_2_i_i)

]]></Node>
<StgValue><ssdm name="ipack_2_V"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_45_begin:123  %ipack_3_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_3_i_i, i7 0, i4 %p_Result_3_i_i)

]]></Node>
<StgValue><ssdm name="ipack_3_V"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_45_begin:126  %ipack_4_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_4_i_i, i7 0, i4 %p_Result_4_i_i)

]]></Node>
<StgValue><ssdm name="ipack_4_V"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_45_begin:129  %ipack_5_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_5_i_i, i7 0, i4 %p_Result_5_i_i)

]]></Node>
<StgValue><ssdm name="ipack_5_V"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_45_begin:132  %ipack_6_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_6_i_i, i7 0, i4 %p_Result_6_i_i)

]]></Node>
<StgValue><ssdm name="ipack_6_V"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="15" op_0_bw="15" op_1_bw="4" op_2_bw="7" op_3_bw="4">
<![CDATA[
hls_label_45_begin:135  %ipack_7_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_7_i_i, i7 0, i4 %p_Result_7_i_i)

]]></Node>
<StgValue><ssdm name="ipack_7_V"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:199  %call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:216  %call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:233  %call_ret2 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:250  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="287" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:199  %call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:216  %call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:233  %call_ret2 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:250  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="291" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:199  %call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:216  %call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:233  %call_ret2 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:250  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="295" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:0  %firPartialRes0_V_0_3_7 = load i18* %firPartialRes0_V_0_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_0_3_7"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:1  %firPartialRes0_V_1_3_7 = load i18* %firPartialRes0_V_1_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_1_3_7"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:2  %firPartialRes0_V_2_3_3 = load i18* %firPartialRes0_V_2_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_2_3_3"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:3  %firPartialRes0_V_3_3_3 = load i18* %firPartialRes0_V_3_3

]]></Node>
<StgValue><ssdm name="firPartialRes0_V_3_3_3"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:4  %firPartialRes1_0_V_s = load i18* %firPartialRes1_0_V_7

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V_s"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:5  %firPartialRes1_1_V_s = load i18* %firPartialRes1_1_V_7

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V_s"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:6  %firPartialRes1_2_V_s = load i18* %firPartialRes1_2_V_3

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V_s"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:7  %firPartialRes1_3_V_s = load i18* %firPartialRes1_3_V_3

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V_s"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:8  %outPartialArr0_0_V_s = load i18* %outPartialArr0_0_V_7

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V_s"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:9  %outPartialArr0_1_V_s = load i18* %outPartialArr0_1_V_7

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V_s"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:10  %outPartialArr0_2_V_s = load i18* %outPartialArr0_2_V_3

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V_s"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:11  %outPartialArr0_3_V_s = load i18* %outPartialArr0_3_V_3

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V_s"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:12  %outPartialArr1_V_0_3_6 = load i18* %outPartialArr1_V_0_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_0_3_6"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:13  %outPartialArr1_V_1_3_6 = load i18* %outPartialArr1_V_1_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_1_3_6"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:14  %outPartialArr1_V_2_3_2 = load i18* %outPartialArr1_V_2_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_2_3_2"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="18" op_0_bw="18">
<![CDATA[
hls_label_45_begin:15  %outPartialArr1_V_3_3_2 = load i18* %outPartialArr1_V_3_3

]]></Node>
<StgValue><ssdm name="outPartialArr1_V_3_3_2"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_45_begin:108  %o_clear = icmp eq i5 %select_ln399, 0

]]></Node>
<StgValue><ssdm name="o_clear"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:199  %call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:200  %firPartial0_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_i"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:201  %firPartial1_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_i"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:202  %firPartial2_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_i"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:203  %firPartial3_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_i"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:204  %sext_ln68 = sext i16 %firPartial0_V_0_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:205  %sext_ln68_118 = sext i16 %firPartial1_V_0_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_118"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:206  %firPartialRes0_0_V = sext i16 %firPartial2_V_0_i to i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_0_V"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:207  %sext_ln68_120 = sext i16 %firPartial3_V_0_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_120"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:208  %firPartialRes0_0_V_7 = add i18 %firPartialRes0_V_0_3_7, %firPartialRes0_0_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_0_V_7"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:209  %add_ln700 = add i18 %firPartialRes1_0_V_s, %sext_ln68_120

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:210  %select_ln398 = select i1 %o_clear, i18 %firPartialRes1_0_V_s, i18 %outPartialArr1_V_0_3_6

]]></Node>
<StgValue><ssdm name="select_ln398"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:211  %add_ln398 = add i18 %select_ln398, %sext_ln68_118

]]></Node>
<StgValue><ssdm name="add_ln398"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:212  %select_ln398_1 = select i1 %o_clear, i18 %firPartialRes0_V_0_3_7, i18 %outPartialArr0_0_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_1"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:213  %select_ln398_2 = select i1 %o_clear, i18 %firPartialRes0_0_V, i18 %firPartialRes0_0_V_7

]]></Node>
<StgValue><ssdm name="select_ln398_2"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:214  %firPartialRes1_0_V = select i1 %o_clear, i18 %sext_ln68_120, i18 %add_ln700

]]></Node>
<StgValue><ssdm name="firPartialRes1_0_V"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:215  %outPartialArr0_0_V = add i18 %select_ln398_1, %sext_ln68

]]></Node>
<StgValue><ssdm name="outPartialArr0_0_V"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:216  %call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:217  %firPartial0_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_1_i"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:218  %firPartial1_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_1_i"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:219  %firPartial2_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_1_i"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:220  %firPartial3_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_1_i"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:221  %sext_ln68_121 = sext i16 %firPartial0_V_0_1_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_121"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:222  %sext_ln68_122 = sext i16 %firPartial1_V_0_1_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_122"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:223  %firPartialRes0_1_V = sext i16 %firPartial2_V_0_1_i to i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_1_V"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:224  %sext_ln68_124 = sext i16 %firPartial3_V_0_1_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_124"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:225  %firPartialRes0_1_V_7 = add i18 %firPartialRes0_V_1_3_7, %firPartialRes0_1_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_1_V_7"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:226  %add_ln700_67 = add i18 %firPartialRes1_1_V_s, %sext_ln68_124

]]></Node>
<StgValue><ssdm name="add_ln700_67"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:227  %select_ln398_4 = select i1 %o_clear, i18 %firPartialRes1_1_V_s, i18 %outPartialArr1_V_1_3_6

]]></Node>
<StgValue><ssdm name="select_ln398_4"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:228  %add_ln398_1 = add i18 %select_ln398_4, %sext_ln68_122

]]></Node>
<StgValue><ssdm name="add_ln398_1"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:229  %select_ln398_5 = select i1 %o_clear, i18 %firPartialRes0_V_1_3_7, i18 %outPartialArr0_1_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_5"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:230  %select_ln398_6 = select i1 %o_clear, i18 %firPartialRes0_1_V, i18 %firPartialRes0_1_V_7

]]></Node>
<StgValue><ssdm name="select_ln398_6"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:231  %firPartialRes1_1_V = select i1 %o_clear, i18 %sext_ln68_124, i18 %add_ln700_67

]]></Node>
<StgValue><ssdm name="firPartialRes1_1_V"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:232  %outPartialArr0_1_V = add i18 %select_ln398_5, %sext_ln68_121

]]></Node>
<StgValue><ssdm name="outPartialArr0_1_V"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:233  %call_ret2 = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:234  %firPartial0_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_2_i"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:235  %firPartial1_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_2_i"/></StgValue>
</operation>

<operation id="349" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:236  %firPartial2_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret2, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_2_i"/></StgValue>
</operation>

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:237  %firPartial3_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret2, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_2_i"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:238  %sext_ln68_125 = sext i16 %firPartial0_V_0_2_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_125"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:239  %sext_ln68_126 = sext i16 %firPartial1_V_0_2_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_126"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:240  %firPartialRes0_2_V = sext i16 %firPartial2_V_0_2_i to i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_2_V"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:241  %sext_ln68_128 = sext i16 %firPartial3_V_0_2_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_128"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:242  %firPartialRes0_2_V_3 = add i18 %firPartialRes0_V_2_3_3, %firPartialRes0_2_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_2_V_3"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:243  %add_ln700_70 = add i18 %firPartialRes1_2_V_s, %sext_ln68_128

]]></Node>
<StgValue><ssdm name="add_ln700_70"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:244  %select_ln398_8 = select i1 %o_clear, i18 %firPartialRes1_2_V_s, i18 %outPartialArr1_V_2_3_2

]]></Node>
<StgValue><ssdm name="select_ln398_8"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:245  %add_ln398_2 = add i18 %select_ln398_8, %sext_ln68_126

]]></Node>
<StgValue><ssdm name="add_ln398_2"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:246  %select_ln398_9 = select i1 %o_clear, i18 %firPartialRes0_V_2_3_3, i18 %outPartialArr0_2_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_9"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:247  %select_ln398_10 = select i1 %o_clear, i18 %firPartialRes0_2_V, i18 %firPartialRes0_2_V_3

]]></Node>
<StgValue><ssdm name="select_ln398_10"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:248  %firPartialRes1_2_V = select i1 %o_clear, i18 %sext_ln68_128, i18 %add_ln700_70

]]></Node>
<StgValue><ssdm name="firPartialRes1_2_V"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:249  %outPartialArr0_2_V = add i18 %select_ln398_9, %sext_ln68_125

]]></Node>
<StgValue><ssdm name="outPartialArr0_2_V"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="15" op_10_bw="15" op_11_bw="15" op_12_bw="15" op_13_bw="15" op_14_bw="15" op_15_bw="15" op_16_bw="15">
<![CDATA[
hls_label_45_begin:250  %call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC.1(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:251  %firPartial0_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="firPartial0_V_0_3_i"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:252  %firPartial1_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="firPartial1_V_0_3_i"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:253  %firPartial2_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="firPartial2_V_0_3_i"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="64">
<![CDATA[
hls_label_45_begin:254  %firPartial3_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="firPartial3_V_0_3_i"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:255  %sext_ln68_129 = sext i16 %firPartial0_V_0_3_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_129"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:256  %sext_ln68_130 = sext i16 %firPartial1_V_0_3_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_130"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:257  %firPartialRes0_3_V = sext i16 %firPartial2_V_0_3_i to i18

]]></Node>
<StgValue><ssdm name="firPartialRes0_3_V"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="18" op_0_bw="16">
<![CDATA[
hls_label_45_begin:258  %sext_ln68_132 = sext i16 %firPartial3_V_0_3_i to i18

]]></Node>
<StgValue><ssdm name="sext_ln68_132"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:259  %firPartialRes0_3_V_3 = add i18 %firPartialRes0_V_3_3_3, %firPartialRes0_3_V

]]></Node>
<StgValue><ssdm name="firPartialRes0_3_V_3"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:260  %add_ln700_73 = add i18 %firPartialRes1_3_V_s, %sext_ln68_132

]]></Node>
<StgValue><ssdm name="add_ln700_73"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:261  %select_ln398_12 = select i1 %o_clear, i18 %firPartialRes1_3_V_s, i18 %outPartialArr1_V_3_3_2

]]></Node>
<StgValue><ssdm name="select_ln398_12"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:262  %add_ln398_3 = add i18 %select_ln398_12, %sext_ln68_130

]]></Node>
<StgValue><ssdm name="add_ln398_3"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:263  %select_ln398_13 = select i1 %o_clear, i18 %firPartialRes0_V_3_3_3, i18 %outPartialArr0_3_V_s

]]></Node>
<StgValue><ssdm name="select_ln398_13"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:264  %select_ln398_14 = select i1 %o_clear, i18 %firPartialRes0_3_V, i18 %firPartialRes0_3_V_3

]]></Node>
<StgValue><ssdm name="select_ln398_14"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:265  %firPartialRes1_3_V = select i1 %o_clear, i18 %sext_ln68_132, i18 %add_ln700_73

]]></Node>
<StgValue><ssdm name="firPartialRes1_3_V"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_45_begin:266  %outPartialArr0_3_V = add i18 %select_ln398_13, %sext_ln68_129

]]></Node>
<StgValue><ssdm name="outPartialArr0_3_V"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:267  store i18 %add_ln398_3, i18* %outPartialArr1_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:268  store i18 %add_ln398_2, i18* %outPartialArr1_V_2_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:269  store i18 %add_ln398_1, i18* %outPartialArr1_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:270  store i18 %add_ln398, i18* %outPartialArr1_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:271  store i18 %outPartialArr0_3_V, i18* %outPartialArr0_3_V_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:272  store i18 %outPartialArr0_2_V, i18* %outPartialArr0_2_V_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:273  store i18 %outPartialArr0_1_V, i18* %outPartialArr0_1_V_7

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:274  store i18 %outPartialArr0_0_V, i18* %outPartialArr0_0_V_7

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:275  store i18 %firPartialRes1_3_V, i18* %firPartialRes1_3_V_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:276  store i18 %firPartialRes1_2_V, i18* %firPartialRes1_2_V_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:277  store i18 %firPartialRes1_1_V, i18* %firPartialRes1_1_V_7

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:278  store i18 %firPartialRes1_0_V, i18* %firPartialRes1_0_V_7

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:279  store i18 %select_ln398_14, i18* %firPartialRes0_V_3_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:280  store i18 %select_ln398_10, i18* %firPartialRes0_V_2_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:281  store i18 %select_ln398_6, i18* %firPartialRes0_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="18">
<![CDATA[
hls_label_45_begin:282  store i18 %select_ln398_2, i18* %firPartialRes0_V_0_3

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="396" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="28" op_0_bw="10">
<![CDATA[
hls_label_45_begin:66  %zext_ln393 = zext i10 %select_ln393_150 to i28

]]></Node>
<StgValue><ssdm name="zext_ln393"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="28" op_0_bw="10">
<![CDATA[
hls_label_45_begin:73  %zext_ln393_15 = zext i10 %select_ln393_153 to i28

]]></Node>
<StgValue><ssdm name="zext_ln393_15"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="28" op_0_bw="10">
<![CDATA[
hls_label_45_begin:80  %zext_ln393_16 = zext i10 %select_ln393_156 to i28

]]></Node>
<StgValue><ssdm name="zext_ln393_16"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="28" op_0_bw="10">
<![CDATA[
hls_label_45_begin:87  %zext_ln393_17 = zext i10 %select_ln393_159 to i28

]]></Node>
<StgValue><ssdm name="zext_ln393_17"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="28" op_0_bw="18">
<![CDATA[
.preheader.0.i:0  %sext_ln215 = sext i18 %outPartialArr0_0_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:1  %ret_V = mul i28 %zext_ln393, %sext_ln215

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="28" op_0_bw="18">
<![CDATA[
.preheader.0.i:11  %sext_ln215_53 = sext i18 %add_ln398 to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_53"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:12  %ret_V_100 = mul i28 %zext_ln393, %sext_ln215_53

]]></Node>
<StgValue><ssdm name="ret_V_100"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="28" op_0_bw="18">
<![CDATA[
.preheader.0.i:22  %sext_ln215_55 = sext i18 %outPartialArr0_1_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_55"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:23  %ret_V_103 = mul i28 %zext_ln393_15, %sext_ln215_55

]]></Node>
<StgValue><ssdm name="ret_V_103"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="28" op_0_bw="18">
<![CDATA[
.preheader.0.i:33  %sext_ln215_57 = sext i18 %add_ln398_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_57"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:34  %ret_V_106 = mul i28 %zext_ln393_15, %sext_ln215_57

]]></Node>
<StgValue><ssdm name="ret_V_106"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="28" op_0_bw="18">
<![CDATA[
.preheader.0.i:44  %sext_ln215_59 = sext i18 %outPartialArr0_2_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_59"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:45  %ret_V_109 = mul i28 %zext_ln393_16, %sext_ln215_59

]]></Node>
<StgValue><ssdm name="ret_V_109"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="28" op_0_bw="18">
<![CDATA[
.preheader.0.i:55  %sext_ln215_61 = sext i18 %add_ln398_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_61"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:56  %ret_V_112 = mul i28 %zext_ln393_16, %sext_ln215_61

]]></Node>
<StgValue><ssdm name="ret_V_112"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="28" op_0_bw="18">
<![CDATA[
.preheader.0.i:66  %sext_ln215_63 = sext i18 %outPartialArr0_3_V to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_63"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:67  %ret_V_115 = mul i28 %zext_ln393_17, %sext_ln215_63

]]></Node>
<StgValue><ssdm name="ret_V_115"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="28" op_0_bw="18">
<![CDATA[
.preheader.0.i:76  %sext_ln215_64 = sext i18 %add_ln398_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln215_64"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:77  %ret_V_118 = mul i28 %zext_ln393_17, %sext_ln215_64

]]></Node>
<StgValue><ssdm name="ret_V_118"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="416" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="29" op_0_bw="19">
<![CDATA[
hls_label_45_begin:68  %sext_ln393 = sext i19 %select_ln393_151 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="28" op_0_bw="19">
<![CDATA[
hls_label_45_begin:71  %sext_ln393_22 = sext i19 %select_ln393_152 to i28

]]></Node>
<StgValue><ssdm name="sext_ln393_22"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="29" op_0_bw="20">
<![CDATA[
hls_label_45_begin:75  %sext_ln393_23 = sext i20 %select_ln393_154 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393_23"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="28" op_0_bw="20">
<![CDATA[
hls_label_45_begin:78  %sext_ln393_24 = sext i20 %select_ln393_155 to i28

]]></Node>
<StgValue><ssdm name="sext_ln393_24"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="29" op_0_bw="20">
<![CDATA[
hls_label_45_begin:82  %sext_ln393_25 = sext i20 %select_ln393_157 to i29

]]></Node>
<StgValue><ssdm name="sext_ln393_25"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="28" op_0_bw="20">
<![CDATA[
hls_label_45_begin:85  %sext_ln393_26 = sext i20 %select_ln393_158 to i28

]]></Node>
<StgValue><ssdm name="sext_ln393_26"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="28" op_0_bw="20">
<![CDATA[
hls_label_45_begin:89  %sext_ln393_27 = sext i20 %select_ln393_160 to i28

]]></Node>
<StgValue><ssdm name="sext_ln393_27"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="28" op_0_bw="20">
<![CDATA[
hls_label_45_begin:92  %sext_ln393_28 = sext i20 %select_ln393_161 to i28

]]></Node>
<StgValue><ssdm name="sext_ln393_28"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln392" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_45_begin:107  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln396"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:2  %sext_ln1352 = sext i28 %ret_V to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:3  %ret_V_121 = add i29 %sext_ln393, %sext_ln1352

]]></Node>
<StgValue><ssdm name="ret_V_121"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:4  %icmp_ln895 = icmp sgt i29 %ret_V_121, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:5  %ret_V_99 = add i28 %ret_V, %sext_ln393_22

]]></Node>
<StgValue><ssdm name="ret_V_99"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:6  %tmp = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_99, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="430" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:7  %icmp_ln895_63 = icmp ne i9 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_63"/></StgValue>
</operation>

<operation id="431" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:8  %trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_99, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="432" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:9  %select_ln192 = select i1 %icmp_ln895_63, i4 -1, i4 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln192"/></StgValue>
</operation>

<operation id="433" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:10  %res_V = select i1 %icmp_ln895, i4 %select_ln192, i4 0

]]></Node>
<StgValue><ssdm name="res_V"/></StgValue>
</operation>

<operation id="434" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:13  %sext_ln1352_1 = sext i28 %ret_V_100 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352_1"/></StgValue>
</operation>

<operation id="435" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:14  %ret_V_122 = add i29 %sext_ln393, %sext_ln1352_1

]]></Node>
<StgValue><ssdm name="ret_V_122"/></StgValue>
</operation>

<operation id="436" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:15  %icmp_ln895_31 = icmp sgt i29 %ret_V_122, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_31"/></StgValue>
</operation>

<operation id="437" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:16  %ret_V_102 = add i28 %ret_V_100, %sext_ln393_22

]]></Node>
<StgValue><ssdm name="ret_V_102"/></StgValue>
</operation>

<operation id="438" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:17  %tmp_84 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_102, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="439" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:18  %icmp_ln895_64 = icmp ne i9 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_64"/></StgValue>
</operation>

<operation id="440" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:19  %trunc_ln214_1 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_102, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:20  %select_ln192_1 = select i1 %icmp_ln895_64, i4 -1, i4 %trunc_ln214_1

]]></Node>
<StgValue><ssdm name="select_ln192_1"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:21  %res_V_20 = select i1 %icmp_ln895_31, i4 %select_ln192_1, i4 0

]]></Node>
<StgValue><ssdm name="res_V_20"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:24  %sext_ln1352_2 = sext i28 %ret_V_103 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352_2"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:25  %ret_V_123 = add i29 %sext_ln393_23, %sext_ln1352_2

]]></Node>
<StgValue><ssdm name="ret_V_123"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:26  %icmp_ln895_33 = icmp sgt i29 %ret_V_123, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_33"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:27  %ret_V_105 = add i28 %ret_V_103, %sext_ln393_24

]]></Node>
<StgValue><ssdm name="ret_V_105"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:28  %tmp_85 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_105, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:29  %icmp_ln895_65 = icmp ne i9 %tmp_85, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_65"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:30  %trunc_ln214_2 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_105, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_2"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:31  %select_ln192_2 = select i1 %icmp_ln895_65, i4 -1, i4 %trunc_ln214_2

]]></Node>
<StgValue><ssdm name="select_ln192_2"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:32  %res_V_21 = select i1 %icmp_ln895_33, i4 %select_ln192_2, i4 0

]]></Node>
<StgValue><ssdm name="res_V_21"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:35  %sext_ln1352_3 = sext i28 %ret_V_106 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352_3"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:36  %ret_V_124 = add i29 %sext_ln393_23, %sext_ln1352_3

]]></Node>
<StgValue><ssdm name="ret_V_124"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:37  %icmp_ln895_35 = icmp sgt i29 %ret_V_124, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_35"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:38  %ret_V_108 = add i28 %ret_V_106, %sext_ln393_24

]]></Node>
<StgValue><ssdm name="ret_V_108"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:39  %tmp_86 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_108, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:40  %icmp_ln895_66 = icmp ne i9 %tmp_86, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_66"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:41  %trunc_ln214_3 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_108, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_3"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:42  %select_ln192_3 = select i1 %icmp_ln895_66, i4 -1, i4 %trunc_ln214_3

]]></Node>
<StgValue><ssdm name="select_ln192_3"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:43  %res_V_22 = select i1 %icmp_ln895_35, i4 %select_ln192_3, i4 0

]]></Node>
<StgValue><ssdm name="res_V_22"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:46  %sext_ln1352_4 = sext i28 %ret_V_109 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352_4"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:47  %ret_V_125 = add i29 %sext_ln393_25, %sext_ln1352_4

]]></Node>
<StgValue><ssdm name="ret_V_125"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:48  %icmp_ln895_37 = icmp sgt i29 %ret_V_125, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_37"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:49  %ret_V_111 = add i28 %ret_V_109, %sext_ln393_26

]]></Node>
<StgValue><ssdm name="ret_V_111"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:50  %tmp_87 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_111, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:51  %icmp_ln895_67 = icmp ne i9 %tmp_87, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_67"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:52  %trunc_ln214_4 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_111, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_4"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:53  %select_ln192_4 = select i1 %icmp_ln895_67, i4 -1, i4 %trunc_ln214_4

]]></Node>
<StgValue><ssdm name="select_ln192_4"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:54  %res_V_23 = select i1 %icmp_ln895_37, i4 %select_ln192_4, i4 0

]]></Node>
<StgValue><ssdm name="res_V_23"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="29" op_0_bw="28">
<![CDATA[
.preheader.0.i:57  %sext_ln1352_5 = sext i28 %ret_V_112 to i29

]]></Node>
<StgValue><ssdm name="sext_ln1352_5"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:58  %ret_V_126 = add i29 %sext_ln393_25, %sext_ln1352_5

]]></Node>
<StgValue><ssdm name="ret_V_126"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
.preheader.0.i:59  %icmp_ln895_39 = icmp sgt i29 %ret_V_126, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_39"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:60  %ret_V_114 = add i28 %ret_V_112, %sext_ln393_26

]]></Node>
<StgValue><ssdm name="ret_V_114"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:61  %tmp_88 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_114, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:62  %icmp_ln895_68 = icmp ne i9 %tmp_88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_68"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:63  %trunc_ln214_5 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_114, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_5"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:64  %select_ln192_5 = select i1 %icmp_ln895_68, i4 -1, i4 %trunc_ln214_5

]]></Node>
<StgValue><ssdm name="select_ln192_5"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:65  %res_V_24 = select i1 %icmp_ln895_39, i4 %select_ln192_5, i4 0

]]></Node>
<StgValue><ssdm name="res_V_24"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:68  %ret_V_127 = add i28 %sext_ln393_27, %ret_V_115

]]></Node>
<StgValue><ssdm name="ret_V_127"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:69  %icmp_ln895_41 = icmp sgt i28 %ret_V_127, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_41"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:70  %ret_V_117 = add i28 %ret_V_115, %sext_ln393_28

]]></Node>
<StgValue><ssdm name="ret_V_117"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:71  %tmp_89 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_117, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:72  %icmp_ln895_69 = icmp ne i9 %tmp_89, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_69"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:73  %trunc_ln214_6 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_117, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_6"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:74  %select_ln192_6 = select i1 %icmp_ln895_69, i4 -1, i4 %trunc_ln214_6

]]></Node>
<StgValue><ssdm name="select_ln192_6"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:75  %res_V_25 = select i1 %icmp_ln895_41, i4 %select_ln192_6, i4 0

]]></Node>
<StgValue><ssdm name="res_V_25"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:78  %ret_V_128 = add i28 %sext_ln393_27, %ret_V_118

]]></Node>
<StgValue><ssdm name="ret_V_128"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:79  %icmp_ln895_43 = icmp sgt i28 %ret_V_128, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_43"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.0.i:80  %ret_V_120 = add i28 %ret_V_118, %sext_ln393_28

]]></Node>
<StgValue><ssdm name="ret_V_120"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="9" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:81  %tmp_90 = call i9 @_ssdm_op_PartSelect.i9.i28.i32.i32(i28 %ret_V_120, i32 19, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.i:82  %icmp_ln895_70 = icmp ne i9 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="icmp_ln895_70"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="4" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.i:83  %trunc_ln214_7 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %ret_V_120, i32 15, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln214_7"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:84  %select_ln192_7 = select i1 %icmp_ln895_70, i4 -1, i4 %trunc_ln214_7

]]></Node>
<StgValue><ssdm name="select_ln192_7"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.0.i:85  %res_V_26 = select i1 %icmp_ln895_43, i4 %select_ln192_7, i4 0

]]></Node>
<StgValue><ssdm name="res_V_26"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4">
<![CDATA[
.preheader.0.i:86  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4(i4 %res_V_26, i4 %res_V_24, i4 %res_V_22, i4 %res_V_20, i4 %res_V_25, i4 %res_V_23, i4 %res_V_21, i4 %res_V)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.0.i:87  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln466"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="o_out" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.i:88  br label %hls_label_45_end

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln503"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
