<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>coreblocks.params package &mdash; Coreblocks documentation</title>
      <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="./" id="documentation_options" src="_static/documentation_options.js"></script>
        <script src="_static/jquery.js"></script>
        <script src="_static/underscore.js"></script>
        <script src="_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="_static/doctools.js"></script>
        <script src="https://unpkg.com/mermaid@9.4.0/dist/mermaid.min.js"></script>
        <script>mermaid.initialize({startOnLoad:true});</script>
    <script src="_static/js/theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="coreblocks.peripherals package" href="coreblocks.peripherals.html" />
    <link rel="prev" title="coreblocks.func_blocks.interface package" href="coreblocks.func_blocks.interface.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="index.html" class="icon icon-home"> Coreblocks documentation
            <img src="_static/logo-banner.svg" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="home.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="assumptions.html">List of assumptions made during development</a></li>
<li class="toctree-l1"><a class="reference internal" href="development-environment.html">Development environment</a></li>
<li class="toctree-l1"><a class="reference internal" href="transactions.html">Documentation for Coreblocks transaction framework</a></li>
<li class="toctree-l1"><a class="reference internal" href="scheduler/overview.html">Scheduler overview</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/implementation/rs-impl.html">Proposition of Reservation Station implementation</a></li>
<li class="toctree-l1"><a class="reference internal" href="shared-structs/rs.html">Reservation Station</a></li>
<li class="toctree-l1"><a class="reference internal" href="current-graph.html">Full transaction-method graph</a></li>
<li class="toctree-l1"><a class="reference internal" href="problem-checklist.html">Problem checklist</a></li>
<li class="toctree-l1"><a class="reference internal" href="synthesis/synthesis.html">Core verification</a></li>
<li class="toctree-l1"><a class="reference internal" href="components/icache.html">Instruction Cache</a></li>
<li class="toctree-l1"><a class="reference internal" href="miscellany/exceptions-summary.html">Summary of papers about interrupts</a></li>
<li class="toctree-l1"><a class="reference internal" href="api.html">API</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">Coreblocks documentation</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="api.html">API</a> &raquo;</li>
          <li><a href="coreblocks.html">coreblocks package</a> &raquo;</li>
      <li>coreblocks.params package</li>
      <li class="wy-breadcrumbs-aside">
            <a href="_sources/coreblocks.params.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <div class="section" id="coreblocks-params-package">
<h1>coreblocks.params package<a class="headerlink" href="#coreblocks-params-package" title="Permalink to this heading"></a></h1>
<div class="section" id="submodules">
<h2>Submodules<a class="headerlink" href="#submodules" title="Permalink to this heading"></a></h2>
</div>
<div class="section" id="module-coreblocks.params.configurations">
<span id="coreblocks-params-configurations-module"></span><h2>coreblocks.params.configurations module<a class="headerlink" href="#module-coreblocks.params.configurations" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.configurations.</span></span><span class="sig-name descname"><span class="pre">CoreConfiguration</span></span><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Core configuration parameters.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>xlen: int</strong></dt><dd><p>Bit width of Core.</p>
</dd>
<dt><strong>func_units_config: Collection[BlockComponentParams]</strong></dt><dd><p>Configuration of Functional Units and Reservation Stations.
Example: [RSBlockComponent([ALUComponent()], rs_entries=4), LSUBlockComponent()]</p>
</dd>
<dt><strong>compressed: bool</strong></dt><dd><p>Enables 16-bit Compressed Instructions extension.</p>
</dd>
<dt><strong>embedded: bool</strong></dt><dd><p>Enables Reduced Integer (E) extension.</p>
</dd>
<dt><strong>debug_signals: bool</strong></dt><dd><p>Enable debug signals (for example hardware metrics etc). If disabled, none of them will be synthesized.</p>
</dd>
<dt><strong>phys_regs_bits: int</strong></dt><dd><p>Size of the Physical Register File is 2**phys_regs_bits.</p>
</dd>
<dt><strong>rob_entries_bits: int</strong></dt><dd><p>Size of the Reorder Buffer is 2**rob_entries_bits.</p>
</dd>
<dt><strong>start_pc: int</strong></dt><dd><p>Initial Program Counter value.</p>
</dd>
<dt><strong>icache_enable: bool</strong></dt><dd><p>Enable instruction cache. If disabled, requestes are bypassed directly to the bus.</p>
</dd>
<dt><strong>icache_ways: int</strong></dt><dd><p>Associativity of the instruction cache.</p>
</dd>
<dt><strong>icache_sets_bits: int</strong></dt><dd><p>Log of the number of sets of the instruction cache.</p>
</dd>
<dt><strong>icache_line_bytes_log: int</strong></dt><dd><p>Log of the cache line size (in bytes).</p>
</dd>
<dt><strong>fetch_block_bytes_log: int</strong></dt><dd><p>Log of the size of the fetch block (in bytes).</p>
</dd>
<dt><strong>allow_partial_extensions: bool</strong></dt><dd><p>Allow partial support of extensions.</p>
</dd>
<dt><strong>_implied_extensions: Extenstion</strong></dt><dd><p>Bit flag specifing enabled extenstions that are not specified by func_units_config. Used in internal tests.</p>
</dd>
<dt><strong>pma</strong><span class="classifier">list[PMARegion]</span></dt><dd><p>Definitions of PMAs per contiguous segments of memory.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="pre">*,</span> <span class="pre">xlen:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">32,</span> <span class="pre">func_units_config:</span> <span class="pre">~collections.abc.Collection[~coreblocks.params.fu_params.BlockComponentParams]</span> <span class="pre">=</span> <span class="pre">(RSBlockComponent(func_units=[&lt;coreblocks.func_blocks.fu.alu.ALUComponent</span> <span class="pre">object&gt;,</span> <span class="pre">&lt;coreblocks.func_blocks.fu.shift_unit.ShiftUnitComponent</span> <span class="pre">object&gt;,</span> <span class="pre">&lt;coreblocks.func_blocks.fu.jumpbranch.JumpComponent</span> <span class="pre">object&gt;,</span> <span class="pre">&lt;coreblocks.func_blocks.fu.exception.ExceptionUnitComponent</span> <span class="pre">object&gt;,</span> <span class="pre">&lt;coreblocks.func_blocks.fu.priv.PrivilegedUnitComponent</span> <span class="pre">object&gt;],</span> <span class="pre">rs_entries=4,</span> <span class="pre">rs_number=-1,</span> <span class="pre">rs_type=&lt;class</span> <span class="pre">'coreblocks.func_blocks.fu.common.rs.RS'&gt;),</span> <span class="pre">RSBlockComponent(func_units=[LSUComponent()],</span> <span class="pre">rs_entries=2,</span> <span class="pre">rs_number=-1,</span> <span class="pre">rs_type=&lt;class</span> <span class="pre">'coreblocks.func_blocks.fu.common.fifo_rs.FifoRS'&gt;),</span> <span class="pre">CSRBlockComponent()),</span> <span class="pre">compressed:</span> <span class="pre">bool</span> <span class="pre">=</span> <span class="pre">False,</span> <span class="pre">embedded:</span> <span class="pre">bool</span> <span class="pre">=</span> <span class="pre">False,</span> <span class="pre">debug_signals:</span> <span class="pre">bool</span> <span class="pre">=</span> <span class="pre">True,</span> <span class="pre">phys_regs_bits:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">6,</span> <span class="pre">rob_entries_bits:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">7,</span> <span class="pre">start_pc:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">0,</span> <span class="pre">icache_enable:</span> <span class="pre">bool</span> <span class="pre">=</span> <span class="pre">True,</span> <span class="pre">icache_ways:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">2,</span> <span class="pre">icache_sets_bits:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">7,</span> <span class="pre">icache_line_bytes_log:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">5,</span> <span class="pre">fetch_block_bytes_log:</span> <span class="pre">int</span> <span class="pre">=</span> <span class="pre">2,</span> <span class="pre">allow_partial_extensions:</span> <span class="pre">bool</span> <span class="pre">=</span> <span class="pre">False,</span> <span class="pre">_implied_extensions:</span> <span class="pre">~coreblocks.params.isa_params.Extension</span> <span class="pre">=</span> <span class="pre">Extension.None,</span> <span class="pre">pma:</span> <span class="pre">list[coreblocks.func_blocks.fu.lsu.pma.PMARegion]</span> <span class="pre">=</span> <span class="pre">&lt;factory&gt;</span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.allow_partial_extensions">
<span class="sig-name descname"><span class="pre">allow_partial_extensions</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">bool</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.allow_partial_extensions" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.compressed">
<span class="sig-name descname"><span class="pre">compressed</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">bool</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.compressed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.debug_signals">
<span class="sig-name descname"><span class="pre">debug_signals</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">bool</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">True</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.debug_signals" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.embedded">
<span class="sig-name descname"><span class="pre">embedded</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">bool</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.embedded" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.fetch_block_bytes_log">
<span class="sig-name descname"><span class="pre">fetch_block_bytes_log</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.fetch_block_bytes_log" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.func_units_config">
<span class="sig-name descname"><span class="pre">func_units_config</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Collection</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#coreblocks.params.fu_params.BlockComponentParams" title="coreblocks.params.fu_params.BlockComponentParams"><span class="pre">BlockComponentParams</span></a><span class="p"><span class="pre">]</span></span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(RSBlockComponent(func_units=[&lt;coreblocks.func_blocks.fu.alu.ALUComponent</span> <span class="pre">object&gt;,</span> <span class="pre">&lt;coreblocks.func_blocks.fu.shift_unit.ShiftUnitComponent</span> <span class="pre">object&gt;,</span> <span class="pre">&lt;coreblocks.func_blocks.fu.jumpbranch.JumpComponent</span> <span class="pre">object&gt;,</span> <span class="pre">&lt;coreblocks.func_blocks.fu.exception.ExceptionUnitComponent</span> <span class="pre">object&gt;,</span> <span class="pre">&lt;coreblocks.func_blocks.fu.priv.PrivilegedUnitComponent</span> <span class="pre">object&gt;],</span> <span class="pre">rs_entries=4,</span> <span class="pre">rs_number=-1,</span> <span class="pre">rs_type=&lt;class</span> <span class="pre">'coreblocks.func_blocks.fu.common.rs.RS'&gt;),</span> <span class="pre">RSBlockComponent(func_units=[LSUComponent()],</span> <span class="pre">rs_entries=2,</span> <span class="pre">rs_number=-1,</span> <span class="pre">rs_type=&lt;class</span> <span class="pre">'coreblocks.func_blocks.fu.common.fifo_rs.FifoRS'&gt;),</span> <span class="pre">CSRBlockComponent())</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.func_units_config" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.icache_enable">
<span class="sig-name descname"><span class="pre">icache_enable</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">bool</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">True</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.icache_enable" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.icache_line_bytes_log">
<span class="sig-name descname"><span class="pre">icache_line_bytes_log</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">5</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.icache_line_bytes_log" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.icache_sets_bits">
<span class="sig-name descname"><span class="pre">icache_sets_bits</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">7</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.icache_sets_bits" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.icache_ways">
<span class="sig-name descname"><span class="pre">icache_ways</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.icache_ways" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.phys_regs_bits">
<span class="sig-name descname"><span class="pre">phys_regs_bits</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">6</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.phys_regs_bits" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.pma">
<span class="sig-name descname"><span class="pre">pma</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">list</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="coreblocks.func_blocks.fu.lsu.html#coreblocks.func_blocks.fu.lsu.pma.PMARegion" title="coreblocks.func_blocks.fu.lsu.pma.PMARegion"><span class="pre">coreblocks.func_blocks.fu.lsu.pma.PMARegion</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.pma" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.replace">
<span class="sig-name descname"><span class="pre">replace</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.replace" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.rob_entries_bits">
<span class="sig-name descname"><span class="pre">rob_entries_bits</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">7</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.rob_entries_bits" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.start_pc">
<span class="sig-name descname"><span class="pre">start_pc</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">0</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.start_pc" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.configurations.CoreConfiguration.xlen">
<span class="sig-name descname"><span class="pre">xlen</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">int</span></em><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">32</span></em><a class="headerlink" href="#coreblocks.params.configurations.CoreConfiguration.xlen" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="module-coreblocks.params.fu_params">
<span id="coreblocks-params-fu-params-module"></span><h2>coreblocks.params.fu_params module<a class="headerlink" href="#module-coreblocks.params.fu_params" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.BlockComponentParams">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.fu_params.</span></span><span class="sig-name descname"><span class="pre">BlockComponentParams</span></span><a class="headerlink" href="#coreblocks.params.fu_params.BlockComponentParams" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">ABC</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.BlockComponentParams.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#coreblocks.params.fu_params.BlockComponentParams.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.BlockComponentParams.get_module">
<em class="property"><span class="pre">abstract</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_module</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">gen_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.params.genparams.GenParams" title="coreblocks.params.genparams.GenParams"><span class="pre">GenParams</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="coreblocks.func_blocks.interface.html#coreblocks.func_blocks.interface.func_protocols.FuncBlock" title="coreblocks.func_blocks.interface.func_protocols.FuncBlock"><span class="pre">FuncBlock</span></a></span></span><a class="headerlink" href="#coreblocks.params.fu_params.BlockComponentParams.get_module" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.BlockComponentParams.get_optypes">
<em class="property"><span class="pre">abstract</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_optypes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">set</span><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'OpType'</span></span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#coreblocks.params.fu_params.BlockComponentParams.get_optypes" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.BlockComponentParams.get_rs_entry_count">
<em class="property"><span class="pre">abstract</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_rs_entry_count</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">int</span></span></span><a class="headerlink" href="#coreblocks.params.fu_params.BlockComponentParams.get_rs_entry_count" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.FunctionalComponentParams">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.fu_params.</span></span><span class="sig-name descname"><span class="pre">FunctionalComponentParams</span></span><a class="headerlink" href="#coreblocks.params.fu_params.FunctionalComponentParams" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">ABC</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.FunctionalComponentParams.get_module">
<em class="property"><span class="pre">abstract</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_module</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">gen_params</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.params.genparams.GenParams" title="coreblocks.params.genparams.GenParams"><span class="pre">GenParams</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference internal" href="coreblocks.func_blocks.interface.html#coreblocks.func_blocks.interface.func_protocols.FuncUnit" title="coreblocks.func_blocks.interface.func_protocols.FuncUnit"><span class="pre">FuncUnit</span></a></span></span><a class="headerlink" href="#coreblocks.params.fu_params.FunctionalComponentParams.get_module" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.FunctionalComponentParams.get_optypes">
<em class="property"><span class="pre">abstract</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">get_optypes</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">set</span><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'OpType'</span></span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#coreblocks.params.fu_params.FunctionalComponentParams.get_optypes" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="coreblocks.params.fu_params.optypes_supported">
<span class="sig-prename descclassname"><span class="pre">coreblocks.params.fu_params.</span></span><span class="sig-name descname"><span class="pre">optypes_supported</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">components</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Iterable</span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#coreblocks.params.fu_params.BlockComponentParams" title="coreblocks.params.fu_params.BlockComponentParams"><span class="pre">coreblocks.params.fu_params.BlockComponentParams</span></a><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><a class="reference internal" href="#coreblocks.params.fu_params.FunctionalComponentParams" title="coreblocks.params.fu_params.FunctionalComponentParams"><span class="pre">coreblocks.params.fu_params.FunctionalComponentParams</span></a><span class="p"><span class="pre">]</span></span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">set</span><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'OpType'</span></span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#coreblocks.params.fu_params.optypes_supported" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</div>
<div class="section" id="module-coreblocks.params.genparams">
<span id="coreblocks-params-genparams-module"></span><h2>coreblocks.params.genparams module<a class="headerlink" href="#module-coreblocks.params.genparams" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.genparams.GenParams">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.genparams.</span></span><span class="sig-name descname"><span class="pre">GenParams</span></span><a class="headerlink" href="#coreblocks.params.genparams.GenParams" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="transactron.utils.html#transactron.utils.depcache.DependentCache" title="transactron.utils.depcache.DependentCache"><code class="xref py py-class docutils literal notranslate"><span class="pre">DependentCache</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.genparams.GenParams.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">cfg</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="#coreblocks.params.configurations.CoreConfiguration" title="coreblocks.params.configurations.CoreConfiguration"><span class="pre">CoreConfiguration</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.genparams.GenParams.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="module-coreblocks.params.icache_params">
<span id="coreblocks-params-icache-params-module"></span><h2>coreblocks.params.icache_params module<a class="headerlink" href="#module-coreblocks.params.icache_params" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.icache_params.ICacheParameters">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.icache_params.</span></span><span class="sig-name descname"><span class="pre">ICacheParameters</span></span><a class="headerlink" href="#coreblocks.params.icache_params.ICacheParameters" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p>Parameters of the Instruction Cache.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>addr_width</strong><span class="classifier">int</span></dt><dd><p>Length of addresses used in the cache (in bits).</p>
</dd>
<dt><strong>word_width</strong><span class="classifier">int</span></dt><dd><p>Length of the machine word (in bits).</p>
</dd>
<dt><strong>num_of_ways</strong><span class="classifier">int</span></dt><dd><p>Associativity of the cache.</p>
</dd>
<dt><strong>num_of_sets_bits</strong><span class="classifier">int</span></dt><dd><p>Log of the number of cache sets.</p>
</dd>
<dt><strong>line_bytes_log</strong><span class="classifier">int</span></dt><dd><p>Log of the size of a single cache line in bytes.</p>
</dd>
<dt><strong>enable</strong><span class="classifier">bool</span></dt><dd><p>Enable the instruction cache. If disabled, requestes are bypassed to the bus.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.icache_params.ICacheParameters.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">addr_width</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">word_width</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">fetch_block_bytes_log</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">num_of_ways</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">num_of_sets_bits</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">line_bytes_log</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">enable</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">True</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.icache_params.ICacheParameters.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</div>
<div class="section" id="module-coreblocks.params.instr">
<span id="coreblocks-params-instr-module"></span><h2>coreblocks.params.instr module<a class="headerlink" href="#module-coreblocks.params.instr" title="Permalink to this heading"></a></h2>
<p>Based on riscv-python-model by Stefan Wallentowitz
<a class="reference external" href="https://github.com/wallento/riscv-python-model">https://github.com/wallento/riscv-python-model</a></p>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.BTypeInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">BTypeInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.BTypeInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">InstructionFunct3Type</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.BTypeInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="coreblocks.frontend.decoder.html#coreblocks.frontend.decoder.isa.Opcode" title="coreblocks.frontend.decoder.isa.Opcode"><span class="pre">Opcode</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">funct3</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.BTypeInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.BTypeInstr.imm">
<span class="sig-name descname"><span class="pre">imm</span></span><a class="headerlink" href="#coreblocks.params.instr.BTypeInstr.imm" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.BTypeInstr.rs1">
<span class="sig-name descname"><span class="pre">rs1</span></span><a class="headerlink" href="#coreblocks.params.instr.BTypeInstr.rs1" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.BTypeInstr.rs2">
<span class="sig-name descname"><span class="pre">rs2</span></span><a class="headerlink" href="#coreblocks.params.instr.BTypeInstr.rs2" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.EBreakInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">EBreakInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.EBreakInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#coreblocks.params.instr.ITypeInstr" title="coreblocks.params.instr.ITypeInstr"><code class="xref py py-class docutils literal notranslate"><span class="pre">ITypeInstr</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.EBreakInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.EBreakInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.ITypeInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">ITypeInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.ITypeInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">InstructionFunct3Type</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.ITypeInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="coreblocks.frontend.decoder.html#coreblocks.frontend.decoder.isa.Opcode" title="coreblocks.frontend.decoder.isa.Opcode"><span class="pre">Opcode</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">funct3</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rd</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.ITypeInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.ITypeInstr.imm">
<span class="sig-name descname"><span class="pre">imm</span></span><a class="headerlink" href="#coreblocks.params.instr.ITypeInstr.imm" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.ITypeInstr.rd">
<span class="sig-name descname"><span class="pre">rd</span></span><a class="headerlink" href="#coreblocks.params.instr.ITypeInstr.rd" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.ITypeInstr.rs1">
<span class="sig-name descname"><span class="pre">rs1</span></span><a class="headerlink" href="#coreblocks.params.instr.ITypeInstr.rs1" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.IllegalInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">IllegalInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.IllegalInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#coreblocks.params.instr.RISCVInstr" title="coreblocks.params.instr.RISCVInstr"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVInstr</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.IllegalInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.IllegalInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.IllegalInstr.illegal">
<span class="sig-name descname"><span class="pre">illegal</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">(cat</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1))</span> <span class="pre">(cat</span> <span class="pre">(const</span> <span class="pre">1'd1)))</span></em><a class="headerlink" href="#coreblocks.params.instr.IllegalInstr.illegal" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.JTypeInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">JTypeInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.JTypeInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#coreblocks.params.instr.RISCVInstr" title="coreblocks.params.instr.RISCVInstr"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVInstr</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.JTypeInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="coreblocks.frontend.decoder.html#coreblocks.frontend.decoder.isa.Opcode" title="coreblocks.frontend.decoder.isa.Opcode"><span class="pre">Opcode</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">rd</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.JTypeInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.JTypeInstr.imm">
<span class="sig-name descname"><span class="pre">imm</span></span><a class="headerlink" href="#coreblocks.params.instr.JTypeInstr.imm" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.JTypeInstr.rd">
<span class="sig-name descname"><span class="pre">rd</span></span><a class="headerlink" href="#coreblocks.params.instr.JTypeInstr.rd" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.RISCVInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">RISCVInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.RISCVInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">ABC</span></code>, <code class="xref py py-class docutils literal notranslate"><span class="pre">ValueCastable</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.RISCVInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="coreblocks.frontend.decoder.html#coreblocks.frontend.decoder.isa.Opcode" title="coreblocks.frontend.decoder.isa.Opcode"><span class="pre">Opcode</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.RISCVInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.RISCVInstr.as_value">
<span class="sig-name descname"><span class="pre">as_value</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Value</span></span></span><a class="headerlink" href="#coreblocks.params.instr.RISCVInstr.as_value" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.RISCVInstr.encode">
<span class="sig-name descname"><span class="pre">encode</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">int</span></span></span><a class="headerlink" href="#coreblocks.params.instr.RISCVInstr.encode" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.RISCVInstr.opcode">
<span class="sig-name descname"><span class="pre">opcode</span></span><a class="headerlink" href="#coreblocks.params.instr.RISCVInstr.opcode" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.RISCVInstr.shape">
<span class="sig-name descname"><span class="pre">shape</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Shape</span></span></span><a class="headerlink" href="#coreblocks.params.instr.RISCVInstr.shape" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.RTypeInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">RTypeInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.RTypeInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">InstructionFunct3Type</span></code>, <code class="xref py py-class docutils literal notranslate"><span class="pre">InstructionFunct7Type</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.RTypeInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="coreblocks.frontend.decoder.html#coreblocks.frontend.decoder.isa.Opcode" title="coreblocks.frontend.decoder.isa.Opcode"><span class="pre">Opcode</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">funct3</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">funct7</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rd</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.RTypeInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.RTypeInstr.rd">
<span class="sig-name descname"><span class="pre">rd</span></span><a class="headerlink" href="#coreblocks.params.instr.RTypeInstr.rd" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.RTypeInstr.rs1">
<span class="sig-name descname"><span class="pre">rs1</span></span><a class="headerlink" href="#coreblocks.params.instr.RTypeInstr.rs1" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.RTypeInstr.rs2">
<span class="sig-name descname"><span class="pre">rs2</span></span><a class="headerlink" href="#coreblocks.params.instr.RTypeInstr.rs2" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.STypeInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">STypeInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.STypeInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">InstructionFunct3Type</span></code></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.STypeInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="coreblocks.frontend.decoder.html#coreblocks.frontend.decoder.isa.Opcode" title="coreblocks.frontend.decoder.isa.Opcode"><span class="pre">Opcode</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">funct3</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs1</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">rs2</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.STypeInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.STypeInstr.imm">
<span class="sig-name descname"><span class="pre">imm</span></span><a class="headerlink" href="#coreblocks.params.instr.STypeInstr.imm" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.STypeInstr.rs1">
<span class="sig-name descname"><span class="pre">rs1</span></span><a class="headerlink" href="#coreblocks.params.instr.STypeInstr.rs1" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.STypeInstr.rs2">
<span class="sig-name descname"><span class="pre">rs2</span></span><a class="headerlink" href="#coreblocks.params.instr.STypeInstr.rs2" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.instr.UTypeInstr">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.instr.</span></span><span class="sig-name descname"><span class="pre">UTypeInstr</span></span><a class="headerlink" href="#coreblocks.params.instr.UTypeInstr" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <a class="reference internal" href="#coreblocks.params.instr.RISCVInstr" title="coreblocks.params.instr.RISCVInstr"><code class="xref py py-class docutils literal notranslate"><span class="pre">RISCVInstr</span></code></a></p>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.instr.UTypeInstr.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">opcode</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="coreblocks.frontend.decoder.html#coreblocks.frontend.decoder.isa.Opcode" title="coreblocks.frontend.decoder.isa.Opcode"><span class="pre">Opcode</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">rd</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">imm</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">amaranth.hdl._ast.Value</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">int</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">enum.Enum</span><span class="w"> </span><span class="p"><span class="pre">|</span></span><span class="w"> </span><span class="pre">amaranth.hdl._ast.ValueCastable</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.instr.UTypeInstr.__init__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.UTypeInstr.imm">
<span class="sig-name descname"><span class="pre">imm</span></span><a class="headerlink" href="#coreblocks.params.instr.UTypeInstr.imm" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.instr.UTypeInstr.rd">
<span class="sig-name descname"><span class="pre">rd</span></span><a class="headerlink" href="#coreblocks.params.instr.UTypeInstr.rd" title="Permalink to this definition"></a></dt>
<dd><p>Information about a field in a RISC-V instruction.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>base: int | list[int]</strong></dt><dd><p>A bit position (or a list of positions) where this field (or parts of the field)
would map in the instruction.</p>
</dd>
<dt><strong>size: int | list[int]</strong></dt><dd><p>Size (or sizes of the parts) of the field</p>
</dd>
<dt><strong>signed: bool</strong></dt><dd><p>Whether this field encodes a signed value.</p>
</dd>
<dt><strong>offset: int</strong></dt><dd><p>How many bits of this field should be skipped when encoding the instruction.
For example, the immediate of the jump instruction always skips the least
significant bit. This only affects encoding procedures, so externally (for example
when creating an instance of a instruction) full-size values should be always used.</p>
</dd>
<dt><strong>static_value: Optional[Value]</strong></dt><dd><p>Whether the field should have a static value for a given type of an instruction.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="module-coreblocks.params.isa_params">
<span id="coreblocks-params-isa-params-module"></span><h2>coreblocks.params.isa_params module<a class="headerlink" href="#module-coreblocks.params.isa_params" title="Permalink to this heading"></a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.isa_params.</span></span><span class="sig-name descname"><span class="pre">Extension</span></span><a class="headerlink" href="#coreblocks.params.isa_params.Extension" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">IntFlag</span></code></p>
<p>Enum of available RISC-V extensions.</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.A">
<span class="sig-name descname"><span class="pre">A</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">8</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.A" title="Permalink to this definition"></a></dt>
<dd><p>Atomic operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.B">
<span class="sig-name descname"><span class="pre">B</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">512</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.B" title="Permalink to this definition"></a></dt>
<dd><p>Bit manipulation operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.C">
<span class="sig-name descname"><span class="pre">C</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">256</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.C" title="Permalink to this definition"></a></dt>
<dd><p>16-bit compressed instructions</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.D">
<span class="sig-name descname"><span class="pre">D</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">32</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.D" title="Permalink to this definition"></a></dt>
<dd><p>Double precision floating-point operations (64-bit)</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.E">
<span class="sig-name descname"><span class="pre">E</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.E" title="Permalink to this definition"></a></dt>
<dd><p>Reduced integer operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.F">
<span class="sig-name descname"><span class="pre">F</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">16</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.F" title="Permalink to this definition"></a></dt>
<dd><p>Single precision floating-point operations (32-bit)</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.G">
<span class="sig-name descname"><span class="pre">G</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">98366</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.G" title="Permalink to this definition"></a></dt>
<dd><p>General extension containing all basic operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.I">
<span class="sig-name descname"><span class="pre">I</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.I" title="Permalink to this definition"></a></dt>
<dd><p>Full integer operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.J">
<span class="sig-name descname"><span class="pre">J</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1024</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.J" title="Permalink to this definition"></a></dt>
<dd><p>Dynamic languages</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.L">
<span class="sig-name descname"><span class="pre">L</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">128</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.L" title="Permalink to this definition"></a></dt>
<dd><p>Decimal floating-point operation</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.M">
<span class="sig-name descname"><span class="pre">M</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.M" title="Permalink to this definition"></a></dt>
<dd><p>Integer multiplication and division</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.N">
<span class="sig-name descname"><span class="pre">N</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">16384</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.N" title="Permalink to this definition"></a></dt>
<dd><p>User-level interruptions</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.P">
<span class="sig-name descname"><span class="pre">P</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4096</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.P" title="Permalink to this definition"></a></dt>
<dd><p>Packed-SIMD extensions</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.Q">
<span class="sig-name descname"><span class="pre">Q</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">64</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.Q" title="Permalink to this definition"></a></dt>
<dd><p>Quad precision floating-point operations (128-bit)</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.T">
<span class="sig-name descname"><span class="pre">T</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2048</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.T" title="Permalink to this definition"></a></dt>
<dd><p>Transactional memory</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.V">
<span class="sig-name descname"><span class="pre">V</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">8192</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.V" title="Permalink to this definition"></a></dt>
<dd><p>Vector operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.XINTMACHINEMODE">
<span class="sig-name descname"><span class="pre">XINTMACHINEMODE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">8589934592</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.XINTMACHINEMODE" title="Permalink to this definition"></a></dt>
<dd><p>Coreblocks internal categorizing extension: Machine-Mode Privilieged Instructions</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.XINTSUPERVISOR">
<span class="sig-name descname"><span class="pre">XINTSUPERVISOR</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">17179869184</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.XINTSUPERVISOR" title="Permalink to this definition"></a></dt>
<dd><p>Coreblocks internal categorizing extension: Supervisor Instructions</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZAM">
<span class="sig-name descname"><span class="pre">ZAM</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2097152</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZAM" title="Permalink to this definition"></a></dt>
<dd><p>Misaligned atomic operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZBA">
<span class="sig-name descname"><span class="pre">ZBA</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">268435456</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZBA" title="Permalink to this definition"></a></dt>
<dd><p>Extended shift operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZBB">
<span class="sig-name descname"><span class="pre">ZBB</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">536870912</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZBB" title="Permalink to this definition"></a></dt>
<dd><p>Basic bit manipulation operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZBC">
<span class="sig-name descname"><span class="pre">ZBC</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1073741824</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZBC" title="Permalink to this definition"></a></dt>
<dd><p>Carry-less multiplication operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZBS">
<span class="sig-name descname"><span class="pre">ZBS</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">2147483648</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZBS" title="Permalink to this definition"></a></dt>
<dd><p>Single bit operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZDINX">
<span class="sig-name descname"><span class="pre">ZDINX</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">33554432</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZDINX" title="Permalink to this definition"></a></dt>
<dd><p>Support for double precision floating-point operations in integer registers</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZFH">
<span class="sig-name descname"><span class="pre">ZFH</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4194304</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZFH" title="Permalink to this definition"></a></dt>
<dd><p>Half precision floating-point operations (16-bit)</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZFHMIN">
<span class="sig-name descname"><span class="pre">ZFHMIN</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">8388608</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZFHMIN" title="Permalink to this definition"></a></dt>
<dd><p>Minimal support for Half precision floating-point operations (16-bit)</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZFINX">
<span class="sig-name descname"><span class="pre">ZFINX</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">16777216</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZFINX" title="Permalink to this definition"></a></dt>
<dd><p>Support for single precision floating-point operations in integer registers</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZHINX">
<span class="sig-name descname"><span class="pre">ZHINX</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">67108864</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZHINX" title="Permalink to this definition"></a></dt>
<dd><p>Support for half precision floating-point operations in integer registers</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZICNTR">
<span class="sig-name descname"><span class="pre">ZICNTR</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">524288</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZICNTR" title="Permalink to this definition"></a></dt>
<dd><p>Enables base counters and timers</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZICSR">
<span class="sig-name descname"><span class="pre">ZICSR</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">32768</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZICSR" title="Permalink to this definition"></a></dt>
<dd><p>Control and Status Register access</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZIFENCEI">
<span class="sig-name descname"><span class="pre">ZIFENCEI</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">65536</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZIFENCEI" title="Permalink to this definition"></a></dt>
<dd><p>Instruction-Fetch fence operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZIHINTNTL">
<span class="sig-name descname"><span class="pre">ZIHINTNTL</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">262144</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZIHINTNTL" title="Permalink to this definition"></a></dt>
<dd><p>Enables non-temporal locality hints</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZIHINTPAUSE">
<span class="sig-name descname"><span class="pre">ZIHINTPAUSE</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">131072</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZIHINTPAUSE" title="Permalink to this definition"></a></dt>
<dd><p>Enables sending pause hint for energy saving</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZIHPM">
<span class="sig-name descname"><span class="pre">ZIHPM</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">1048576</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZIHPM" title="Permalink to this definition"></a></dt>
<dd><p>Enables hardware performance counters</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZMMUL">
<span class="sig-name descname"><span class="pre">ZMMUL</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">134217728</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZMMUL" title="Permalink to this definition"></a></dt>
<dd><p>Integer multiplication operations</p>
</dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.ZTSO">
<span class="sig-name descname"><span class="pre">ZTSO</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">4294967296</span></em><a class="headerlink" href="#coreblocks.params.isa_params.Extension.ZTSO" title="Permalink to this definition"></a></dt>
<dd><p>Total store ordering</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.Extension.__new__">
<span class="sig-name descname"><span class="pre">__new__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">value</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.isa_params.Extension.__new__" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.ISA">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">coreblocks.params.isa_params.</span></span><span class="sig-name descname"><span class="pre">ISA</span></span><a class="headerlink" href="#coreblocks.params.isa_params.ISA" title="Permalink to this definition"></a></dt>
<dd><p>Bases: <code class="xref py py-class docutils literal notranslate"><span class="pre">object</span></code></p>
<p><cite>ISA</cite> is a class that gathers all ISA-specific configurations.</p>
<p>For each of the numeric configuration value <cite>val</cite>, a corresponding
<cite>val_log</cite> field is provided if relevant.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>xlen</strong><span class="classifier">int</span></dt><dd><p>Native integer register width.</p>
</dd>
<dt><strong>reg_cnt:</strong></dt><dd><p>Number of integer registers.</p>
</dd>
<dt><strong>ilen:</strong></dt><dd><p>Maximum instruction length.</p>
</dd>
<dt><strong>csr_alen:</strong></dt><dd><p>CSR address width.</p>
</dd>
<dt><strong>extensions:</strong></dt><dd><p>All supported extensions in the form of a bitwise or of <cite>Extension</cite>.</p>
</dd>
</dl>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="coreblocks.params.isa_params.ISA.__init__">
<span class="sig-name descname"><span class="pre">__init__</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">isa_str</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#coreblocks.params.isa_params.ISA.__init__" title="Permalink to this definition"></a></dt>
<dd><dl class="field-list simple">
<dt class="field-odd">Parameters</dt>
<dd class="field-odd"><dl class="simple">
<dt><strong>isa_str</strong><span class="classifier">str</span></dt><dd><p>String identifying a specific RISC-V ISA. Please refer to GCC’s
machine-dependent <cite>arch</cite> option for details.</p>
</dd>
</dl>
</dd>
</dl>
</dd></dl>

</dd></dl>

</div>
<div class="section" id="module-coreblocks.params">
<span id="module-contents"></span><h2>Module contents<a class="headerlink" href="#module-coreblocks.params" title="Permalink to this heading"></a></h2>
</div>
</div>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="coreblocks.func_blocks.interface.html" class="btn btn-neutral float-left" title="coreblocks.func_blocks.interface package" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="coreblocks.peripherals.html" class="btn btn-neutral float-right" title="coreblocks.peripherals package" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright Kuźnia Rdzeni, 2024.
      <span class="lastupdated">Last updated on 14:32 2024-04-14.
      </span></p>
  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>