// Seed: 699998473
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_15;
  id_16 :
  assert property (@(posedge 1) id_7)
  else id_5 <= {id_16, -1'h0, -1, id_8[1'b0&&-1'b0]} | id_11;
  wire id_17;
  assign id_14.id_1 = id_14;
  always begin : LABEL_0
    id_13 = 1'b0;
  end
  module_0 modCall_1 (
      id_6,
      id_17,
      id_14,
      id_17,
      id_16,
      id_4,
      id_14,
      id_4,
      id_17
  );
  wor id_18 = -1, id_19, id_20, id_21;
endmodule
