WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

CPU 0 PAg branch predictor
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250048 cumulative IPC: 4 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 16272772 heartbeat IPC: 0.6145 cumulative IPC: 0.3328 (Simulation time: 00 hr 05 min 11 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 45462391 heartbeat IPC: 0.3426 cumulative IPC: 0.3393 (Simulation time: 00 hr 09 min 49 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 58668191 cumulative IPC: 0.3409 (Simulation time: 00 hr 11 min 37 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 58668191 cumulative IPC: 0.3409 (Simulation time: 00 hr 11 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/605.mcf_s-1536B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.3409 instructions: 20000002 cycles: 58668191
CPU 0 Branch Prediction Accuracy: 99.98% MPKI: 0.03805 Average ROB Occupancy at Mispredict: 284.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.038
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1443270 HIT:     589142 MISS:     854128
LLC LOAD         ACCESS:     554700 HIT:      44420 MISS:     510280
LLC RFO          ACCESS:      17575 HIT:      17570 MISS:          5
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     443420 HIT:     443420 MISS:          0
LLC TRANSLATION  ACCESS:     427575 HIT:      83732 MISS:     343843
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 490.6 cycles
cpu0_DTLB TOTAL        ACCESS:    3596957 HIT:    2280539 MISS:    1316418
cpu0_DTLB LOAD         ACCESS:    3596957 HIT:    2280539 MISS:    1316418
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 145.2 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    5104834 HIT:    3096234 MISS:    2008600
cpu0_L1D LOAD         ACCESS:    3705327 HIT:    2210225 MISS:    1495102
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     881091 HIT:     822290 MISS:      58801
cpu0_L1D TRANSLATION  ACCESS:     518416 HIT:      63719 MISS:     454697
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 225.3 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    1797644 HIT:     797794 MISS:     999850
cpu0_L2C LOAD         ACCESS:     840628 HIT:     285928 MISS:     554700
cpu0_L2C RFO          ACCESS:      57665 HIT:      40090 MISS:      17575
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     445707 HIT:     445707 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:     453644 HIT:      26069 MISS:     427575
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 440 cycles
cpu0_STLB TOTAL        ACCESS:     557302 HIT:     108144 MISS:     449158
cpu0_STLB LOAD         ACCESS:     557302 HIT:     108144 MISS:     449158
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 421.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      43488
  ROW_BUFFER_MISS:     810635
 AVG DBUS CONGESTED CYCLE: 3.98
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2312
  FULL:     440935
