# Diff Details

Date : 2023-04-25 12:37:29

Directory d:\\TLProject\\Verilog\\cpu\\TL_RISCV_CPU\\src

Total : 8 files,  106 codes, 0 comments, 10 blanks, all 116 lines

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details

## Files
| filename | language | code | comment | blank | total |
| :--- | :--- | ---: | ---: | ---: | ---: |
| [src/Comp.v](/src/Comp.v) | Verilog | 6 | 0 | 1 | 7 |
| [src/Control.v](/src/Control.v) | Verilog | 28 | 0 | 0 | 28 |
| [src/Mux3to1.v](/src/Mux3to1.v) | Verilog | 6 | 0 | 1 | 7 |
| [src/PC.v](/src/PC.v) | Verilog | 7 | 0 | 0 | 7 |
| [src/Regs.v](/src/Regs.v) | Verilog | 5 | 0 | 1 | 6 |
| [src/cpu_top.v](/src/cpu_top.v) | Verilog | 23 | 0 | 4 | 27 |
| [src/tb/Control _tb copy.v](/src/tb/Control%20_tb%20copy.v) | Verilog | 11 | 0 | 2 | 13 |
| [src/tb/RAM_tb.v](/src/tb/RAM_tb.v) | Verilog | 20 | 0 | 1 | 21 |

[Summary](results.md) / [Details](details.md) / [Diff Summary](diff.md) / Diff Details