[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LM5166DRC production of TEXAS INSTRUMENTS from the text:Load (mA)Efficiency (%)\n0.01 0.1 1 10 10050030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nVIN = 65V\nVOUT = 5 V\nSW\nVOUT\nHYSVIN\nEN\nSS\nGND RTPGOOD ILIMLM5166X\nCOUT\n47 PFCIN\n2.2 PFVIN = 3 V...65 V IOUT = 0.5 ALF\n150 PH\nRRTRESR\n0.5 :\n*VOUT tracks V IN if VIN < 5.5 V\nCopyright © 2017, Texas Instruments Incorporated\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nReference\nDesign\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nLM5166 3-Vto65-VInput, 500-mA Synchronous BuckConverter WithUltra-Low IQ\n11Features\n1•Wide Input Voltage Range of3Vto65V\n•9.7-µANo-Load Quiescent Current\n•–40°Cto150°CJunction Temperature Range\n•Fixed (3.3-V, 5-V) orAdjustable VOUTOptions\n•Meets EN55022 /CISPR 22EMI Standards\n•Integrated 1-ΩPFET Buck Switch\n–Supports 100% Duty Cycle forLow Dropout\n•Integrated 0.5-ΩNFET Synchronous Rectifier\n–Eliminates External Schottky Diode\n•Programmable Peak Current Limit Supports:\n–500-mA, 300-mA, or200-mA Loads\n•Selectable PFM orCOT Mode Operation\n•1.223-V ±1.2% Internal Voltage Reference\n•Switching Frequency upto600kHz\n•900-µsInternal orExternally-Adjustable Soft Start\n•Diode Emulation andPulse Skipping forUltra-\nHigh Light-Load Efficiency\n•NoLoop Compensation orBootstrap Components\n•Precision Enable andInput UVLO With Hysteresis\n•Open-Drain Power Good Indicator\n•Thermal Shutdown Protection With Hysteresis\n•Pin-to-Pin Compatible With theLM5165\n•10-Pin, 3-mm ×3-mm VSON Package\n•Create aCustom Regulator Design Using\nWEBENCH®Power Designer\n2Applications\n•Factory andBuilding Automation\n•Automotive andBattery-Powered Applications\n•High Voltage LDO Replacement\n•Low Power Bias Supplies3Description\nThe LM5166 isacompact, easy-to-use, 3-Vto65-V,\nultra-low IQsynchronous buck converter with high\nefficiency over wide input voltage and load current\nranges. With integrated high-side andlow-side power\nMOSFETs, upto500 mAofoutput current can be\ndelivered atfixed output voltages of3.3Vor5V,or\nanadjustable output. The converter isdesigned to\nsimplify implementation while providing options to\noptimize theperformance forthetarget application.\nPulse frequency modulation (PFM) mode isselected\nforoptimal light-load efficiency orconstant on-time\n(COT) control for nearly constant operating\nfrequency. Both control schemes donotrequire loop\ncompensation while providing excellent lineand load\ntransient response and short PWM on-time forlarge\nstep-down conversion ratios.\nThe high-side P-channel MOSFET can operate at\n100% duty cycle forlowest dropout voltage anddoes\nnotrequire abootstrap capacitor forgate drive. Also,\nthecurrent limit setpoint isadjustable tooptimize\ninductor selection for aparticular load current\nrequirement. Selectable and adjustable start-up\ntiming options include minimum delay (nosoftstart),\ninternally fixed (900μs),andexternally programmable\nsoft start using acapacitor. Anopen-drain PGOOD\nindicator canbeused forsequencing, fault reporting,\nand output voltage monitoring. The LM5166 is\navailable ina10-pin VSON package with 0.5-mm pin\npitch.\nDevice Information(1)\nPART NUMBER OUTPUT PACKAGE\nLM5166 Adjustable\nVSON (10) LM5166X 5-Vfixed\nLM5166Y 3.3-V fixed\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical COT Mode Application Typical COT Mode Application Efficiency\n2LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 4\n6.5 Electrical Characteristics ........................................... 5\n6.6 Switching Characteristics .......................................... 6\n6.7 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 14\n7.1 Overview ................................................................. 14\n7.2 Functional Block Diagram ....................................... 14\n7.3 Feature Description ................................................. 157.4 Device Functional Modes ........................................ 25\n8Applications andImplementation ...................... 26\n8.1 Application Information ............................................ 26\n8.2 Typical Applications ................................................ 26\n9Power Supply Recommendations ...................... 44\n10Layout ................................................................... 44\n10.1 Layout Guidelines ................................................. 44\n10.2 Layout Example .................................................... 46\n11Device andDocumentation Support ................. 47\n11.1 Device Support ...................................................... 47\n11.2 Documentation Support ........................................ 47\n11.3 Receiving Notification ofDocumentation Updates 48\n11.4 Community Resources .......................................... 48\n11.5 Trademarks ........................................................... 48\n11.6 Electrostatic Discharge Caution ............................ 48\n11.7 Glossary ................................................................ 48\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 48\n4Revision History\nChanges from Revision A(December 2016) toRevision B Page\n•Updated data sheet texttothelatest TIdocumentation andtranslations standards ............................................................ 1\n•Changed thelanguage ofWEBENCH listitem; added additional content andlinks forWEBENCH indata sheet .............. 1\n•Added LM5166X andLM5166Y output versions tothedata sheet ........................................................................................ 1\n•Replaced thebody size (NOM) column with output versions intheDevice Information table ............................................... 1\n•Changed theTypical COT Mode Application circuit toafixed 5-Voutput ............................................................................. 1\n•Changed theENabsolute maximum voltage from (VVIN+0.3V)to68V............................................................................ 4\n•Deleted note 5under theAbsolute Maximum Ratings table ................................................................................................. 4\n•Changed theENmax operating voltage from VVINto65V................................................................................................... 4\n•Removed note 2under theRecommended Operating Conditions ......................................................................................... 4\n•Changed theIFBmaximum from: 100nAto:25nA............................................................................................................... 5\n•Added Figure 13andFigure 14.............................................................................................................................................. 8\n•Modified theFunctional Block Diagram graphic ................................................................................................................... 14\n•Changed RDSON1 toRDSON2 inEquation 3............................................................................................................................ 17\n•Updated Equation 12........................................................................................................................................................... 19\n•Added alinktoTIDesign TIDA-01395 totheTypical Applications section ......................................................................... 26\n•Changed Design 3toa3.3-V fixed output, LM5166Y .......................................................................................................... 35\n•Added anew partnumber toCINrefdescription .................................................................................................................. 35\n•Added anew partnumber toLFrefdescription .................................................................................................................... 38\n•Added theDesign 5:12-V, 300-mA COT Converter Operating from 24-V or48-V Input section toTypical Applications ...41\n•Changed thePCB Layout andPCB Layout Guidelines section names toLayout andLayout Guidelines .......................... 44\n•Added content totheDocumentation Support section ......................................................................................................... 47\nChanges from Original (December 2016) toRevision A Page\n•Changed data sheet status from product preview toproduction data.................................................................................... 1\nSSILIM\nRT PGOODSW\nFBGND\nENVIN HYS1\n2\n3\n4\n510\n9\n8\n7\n6\nSSILIM\nRT PGOODSW\nVOUTGND\nENVIN HYS1\n2\n3\n4\n510\n9\n8\n7\n6\n3LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nLM5166X andLM5166Y Fixed Output DRC Package\n10-Pin VSON\nTopViewLM5166 Adjustable Output DRC Package\n10-Pin VSON\nTopView\n(1) P=Power, G=Ground, I=Input, O=Output.PinFunctions\nPIN\nI/O(1)DESCRIPTION\nNO. NAME\n1 SW PSwitching node thatisinternally connected tothedrain ofthePFET buck switch (high side) andthe\ndrain oftheNFET synchronous rectifier (low side). Connect tothebuck inductor.\n2 VIN PRegulator supply input pintohigh-side power MOSFET andinternal bias railLDO. Connect toinput\nsupply andinput filter capacitor CIN.Thepath from theVINpintotheinput capacitor must beasshort as\npossible.\n3 ILIM IProgramming pinforcurrent limit. Connecting theappropriate resistance from theILIM pintoGND\nselects oneofthethree current limit options. Theavailable current limit options aredetailed inTable 3.\n4 SS IProgramming pinforthesoft-start delay. Ifa100-kΩresistor isconnected from theSSpintoGND, the\ninternal soft-start circuit isdisabled andtheFBcomparator reference steps immediately from zero tofull\nvalue when theregulator isenabled bytheENinput. IftheSSpinisleftopen, theinternal soft-start\ncircuit ramps theFBreference from zero tofullvalue in900µs.Ifacapacitor isconnected from theSS\npintoGND, thesoft-start time canbesetlonger than 900µs.\n5 RT IMode select andon-time programming pinforConstant On-Time control. Connect aresistor from theRT\npintoGND toprogram theon-time andhence switching frequency. Short RTtoGND toselect PFM\n(pulse frequency modulation) operation.\n6 PGOOD OPower Good output flagpin.PGOOD isconnected tothedrain ofanNFET thatholds thepinlowwhen\neither FBorVOUT isnotinregulation. Use a10-kΩto100-kΩpullup resistor tosystem voltage railor\nVOUT (nohigher than 12V).\n7 EN IInput pinoftheprecision enable /UVLO comparator. Theregulator isenabled when theENpinvoltage\nisgreater than 1.22 V.\n8 VOUT orFB IFeedback input tothevoltage regulation loop fortheLM5166 Adjustable Output version, oraVOUT pin\nconnects theinternal feedback resistor divider totheregulator output voltage forthefixed 3.3-V or5-V\noptions. TheFBpinconnects theinternal feedback comparator toanexternal resistor divider forthe\nadjustable voltage option, andthereference fortheFBpincomparator is1.223 V.\n9 HYS ODrain ofinternal NFET thatisturned offwhen theENinput isgreater than theENpinthreshold. External\nresistors from HYS toENandGND program theinput UVLO threshold andhysteresis.\n10 GND G Regulator ground return.\n— PAD P Connect toGND pinandsystem ground onPCB. Path toCINmust beasshort aspossible.\n4LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, please contact theTexas Instruments Sales Office/Distributors foravailability and\nspecifications.\n(3) Fixed output setting.\n(4) Adjustable output setting.6Specifications\n6.1 Absolute Maximum Ratings\nOver therecommended operating junction temperature range of–40°Cto150°C(unless otherwise noted).(1)(2)\nMIN MAX UNIT\nVIN, ENtoGND –0.3 68 V\nSWtoGND–0.7 VVIN+0.3\nV\n20-ns transient –3\nPGOOD, VOUT(3)toGND –0.3 16 V\nHYS toGND –0.3 7 V\nILIM, SS,RT,FB(4)toGND –0.3 3.6 V\nMaximum junction temperature, TJ –40 150 °C\nStorage temperature, Tstg –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged device model (CDM), perJEDEC specification JESD22-C101(2)±1000\n(1) Operating Ratings areconditions under which thedevice isintended tobefunctional. Forspecifications andtestconditions, see\nElectrical Characteristics .6.3 Recommended Operating Conditions\nOver therecommended operating junction temperature range of–40°Cto150°C(unless otherwise noted).(1)\nMIN NOM MAX UNIT\nInput voltagesVIN 3 65\nVEN –0.3 65\nPGOOD –0.3 12\nHYS –0.3 5.5\nOutput current IOUT 0 500 mA\nTemperature Operating junction temperature –40 150 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)LM5166\nUNIT DRC (VSON)\n10PINS\nRθJA Junction-to-ambient thermal resistance 49.1 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 57.2 °C/W\nRθJB Junction-to-board thermal resistance 26.6 °C/W\nψJT Junction-to-top characterization parameter 0.8 °C/W\nψJB Junction-to-board characterization parameter 23.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 4.8 °C/W\n5LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) Allhotandcold limits arespecified bycorrelating theelectrical characteristics toprocess andtemperature variations andapplying\nstatistical process control.\n(2) Thejunction temperature (TJin°C)iscalculated from theambient temperature (TAin°C)andpower dissipation (PDinWatts) asfollows:\nTJ=TA+(PD•θJA)whereθJA(in°C/W) isthepackage thermal impedance provided inThermal Information .6.5 Electrical Characteristics\nTypical values correspond toTJ=25°C.Minimum andmaximum limits arebased onTJ=–40°Cto+125 °C.VIN=12V\n(unless otherwise noted).(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIQ-SDVINDCsupply current,\nshutdownVEN=0V,TJ=25°C 4 6 µA\nIQ-SLEEP VINDCsupply current, noload VFB=1.5V,TJ=25°C 9.7 15 µA\nIQ-SLEEP-\nVINMAXVINDCsupply current, noload VFB=1.5V,VVIN=65V,TJ=25°C 10 15 µA\nIQ-ACTIVE-PFM VINDCsupply current, active PFM mode, RRT=0Ω,RSS=100kΩ 205 µA\nIQ-ACTIVE-COT VINDCsupply current, active COT mode, RRT=RSS=100kΩ 320 µA\nPOWER SWITCHES\nRDSON1 High-side MOSFET RDS(on) ISW=–100mA 0.93 Ω\nRDSON2 Low-side MOSFET RDS(on) ISW=100mA 0.48 Ω\nCURRENT LIMITING\nIHS_LIM1\nHigh-side peak current limit\nthresholdSee Table 31125 1250 1375\nmA IHS_LIM2 675 750 825\nIHS_LIM3 440 500 560\nILS_LIM1 Low-side valley current limit\nthresholdSee Table 3415\nmA\nILS_LIM2 315\nREGULATION COMPARATOR\nVVOUT5 VOUT 5-VDCsetpoint LM5166X 4.9 5.0 5.1 V\nVVOUT3.3 VOUT 3.3-V DCsetpoint LM5166Y 3.23 3.3 3.37 V\nIVOUT VOUT pininput currentVVOUT =5V,LM5166X 7\nµA\nVVOUT =3.3V,LM5166Y 3.8\nVFB1Lower FBregulation threshold\n(PFM andCOT)Adjustable VOUT version1.208 1.223 1.238 V\nVFB2Upper FBregulation threshold\n(PFM)1.218 1.233 1.248 V\nIFB FBpininput bias current VFB=1V 25 nA\nFBHYS-PFM FBcomparator PFM hysteresis PFM mode 10 mV\nFBHYS-COTFBcomparator dropout\nhysteresisCOT mode 4 mV\nFBLINE-REG FBthreshold variation over line VVIN=3Vto65V 0.005 %/V\nVOUT LINE-REGVOUT threshold variation over\nlineLM5166X, VVIN=6Vto65V\nLM5166Y, VVIN=4.5Vto65V0.005 %/V\nPOWER GOOD\nUVT RISINGPGOOD comparatorVFBrising relative toVFB1threshold 94%\nUVT FALLING VFBfalling relative toVFB1threshold 87%\nRPGOOD PGOOD on-resistance VFB=1V 80 200 Ω\nVINMIN-PGOODMinimum required VINforvalid\nPGOODVVINfalling\nIPGOOD =0.1mA, VPGOOD <0.5V1.2 1.65 V\nIPGOOD PGOOD off-state leakage VFB=1.2V,VPGOOD =5.5V 10 100 nA\nENABLE /UVLO\nVIN-ON Turnon threshold VVINrising 2.60 2.75 2.95 V\nVIN-OFF Turnoff threshold VVINfalling 2.35 2.45 2.60 V\nVEN-ON ENturnon threshold VENrising 1.163 1.22 1.276 V\nVEN-OFF ENturnoff threshold VENfalling 1.109 1.144 1.178 V\n6LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTypical values correspond toTJ=25°C.Minimum andmaximum limits arebased onTJ=–40°Cto+125 °C.VIN=12V\n(unless otherwise noted).(1)(2)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVEN-HYS ENhysteresis 76 mV\nVEN-SD ENshutdown threshold VENfalling 0.3 0.6 V\nRHYS HYS on-resistance VEN=1V 80 200 Ω\nIHYS HYS off-state leakage VEN=1.5V,VHYS=5.5V 10 100 nA\nSOFT-START\nISS Soft-start charging current VSS=1V 10 µA\nTSS-INT Soft-start risetime SSfloating 900 µs\nTHERMAL SHUTDOWN\nTJ-SD Thermal shutdown threshold 170 °C\nTJ-SD-HYS Thermal shutdown hysteresis 10 °C\n6.6 Switching Characteristics\nOver operating free-air temperature range (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nTON-MIN Minimum on-time 180 ns\nTON1 On-time 16kΩfrom RTtoGND 280 ns\nTON2 On-time 75kΩfrom RTtoGND 1150 ns\nTemperature ( qC)VINUVLO Thresholds (V)\n-50-250255075100125 1502.22.32.42.52.62.72.82.93\nD001Rising\nFalling\nTemperature ( qC)EN Thresholds (V)\n-50-250255075100125 1501.11.121.141.161.181.21.221.24\nD002Rising\nFalling\nLoad (mA)Efficiency (%)\n0.01 0.1 1 10 100300 30030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nLoad (mA)Efficiency (%)\n0.01 0.1 1 10 10050030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nLoad (mA)Efficiency (%)\n0.01 0.1 1 10 10050030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nVIN = 65V\nLoad (mA)Efficiency (%)\n0.01 0.1 1 10 10050030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nVIN = 65V\n7LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated6.7 Typical Characteristics\nUnless otherwise specified, VIN=12V,VOUT=5V.Please refer toTypical Applications forcircuit designs.\nSee schematic,\nFigure 52LF=150µH\nCOUT=47µFFSW(nom) =100kHz\nRRT=309kΩ\nFigure 1.Converter Efficiency: 5V,500mA, COTSee schematic,\nFigure 63LF=47µH\nCOUT=47µFFSW(nom) =200kHz\nRRT=100kΩ\nFigure 2.Converter Efficiency: 3.3V,500mA, COT\nSee schematic,\nFigure 70LF=4.7µH\nCOUT=47µFFSW(nom) =600kHz\nRRT=0Ω\nFigure 3.Converter Efficiency: 3.3V,300mA, PFMSee schematic,\nFigure 77LF=22µH\nCOUT=200µFFSW(nom) =100kHz\nRRT=0Ω\nFigure 4.Converter Efficiency: 5V,500mA, PFM\nFigure 5.Internal VINUVLO Voltage vsTemperature Figure 6.Enable Threshold Voltage vsTemperature\nTemperature ( qC)FB Regulation Thresholds (V)\n-50-250255075100125 1501.2051.211.2151.221.2251.231.2351.241.2451.25\nD008PFM Rising\nCOT/PFM Falling\nTemperature (°C)SW Leakage Current (nA)\n-50-250255075100125 1500100200300400500600\nD007VSW = 0 V\nVSW = 65 V\nTemperature ( qC)Current (PA)\n-50-250255075100125 150160200240280320360400\nD005PFM\nCOT\nInput Voltage (V)Current (PA)\n0102030405060 70180200220240260280300320340360380\nD006PFM\nCOT\nTemperature ( qC)Current (PA)\n-50-250255075100125 150246810121416\nD003Shutdown\nSleep\nInput Voltage (V)Current (PA)\n0102030405060 7024681012\nD001 D004Shutdown\nSleep\n8LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=12V,VOUT=5V.Please refer toTypical Applications forcircuit designs.\nFigure 7.VINSleep andShutdown Supply Current vs\nTemperatureFigure 8.VINSleep andShutdown Supply Current vsInput\nVoltage\nRRT=100kΩ\nFigure 9.VINActive Mode Supply Current vsTemperatureRRT=100kΩ\nFigure 10.VINActive Mode Supply Current vsInput Voltage\nVVIN=65V\nFigure 11.SWPinLeakage Current vsTemperature Figure 12.Feedback Comparator Threshold Voltage vs\nTemperature\nTemperature ( qC)VSS to VFB Clamp Offset (mV)\n-50-250255075100125 150150160170180190200\nD014\nInput Voltage (V)One Shot Time (ns)\n0102030405060 7005001000150020002500300035004000\nD015RRT = 15.8 k:\nRRT = 75 k:\nTemperature ( qC)PGOOD Thresholds Relative to Falling FB Threshold (%)-50-250255075100125 15086889092949698\nD011FB Rising\nFB Falling\nVSS (V)VFB Threshold (V)\n00.25 0.5 0.75 11.25 1.500.250.50.7511.251.5\nD012\nTemperature ( qC)VOUT Regulation Thresholds (V)\n-50-250255075100125 1503.243.263.283.33.323.343.36\nPFM Rising\nCOT/PFM Falling\nTemperature ( qC)VOUT Regulation Thresholds (V)\n-50-250255075100125 1504.924.944.964.9855.025.045.065.08\nPFM Rising\nCOT/PFM Falling\n9LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=12V,VOUT=5V.Please refer toTypical Applications forcircuit designs.\nLM5166Y\nFigure 13.VOUT Regulation Thresholds vsTemperatureLM5166X\nFigure 14.VOUT Regulation Thresholds vsTemperature\nFigure 15.PGOOD Thresholds vsTemperature Figure 16.Feedback Voltage vsSoft-Start Voltage\nFigure 17.Soft-Start toFeedback Clamp Offset vs\nTemperatureFigure 18.COT One-Shot Timer TONvsInput Voltage\nTemperature ( qC)Current Limit (mA)\n-50-250255075100125 1503755006257508751000112512501375\nD020500 mA\n750 mA\n1250 mA\nInput Voltage (V)Current Limit (mA)\n0102030405060 702505007501000125015001750\nD021500 mA\n750 mA\n1250 mA\nTemperature ( qC)RDSON (:)\n-50-250255075100125 1500.30.40.50.60.70.80.9\nD018\nInput Voltage (V)RDSON (:)\n0102030405060 700.20.30.40.50.60.70.80.911.11.2\nD019\x1050qC\n25qC\n150qC\nTemperature ( qC)RDSON (:)\n-50-250255075100125 1500.50.7511.251.51.75\nD016\nInput Voltage (V)RDSON (:)\n0102030405060 700.40.60.811.21.41.61.82\nD017\x1050qC\n25qC\n150qC\n10LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=12V,VOUT=5V.Please refer toTypical Applications forcircuit designs.\nFigure 19.High-Side MOSFET On-State Resistance vs\nTemperatureFigure 20.High-Side MOSFET On-State Resistance vsInput\nVoltage\nFigure 21.Low-Side MOSFET On-State Resistance vs\nTemperatureFigure 22.Low-Side MOSFET On-State Resistance vsInput\nVoltage\nFigure 23.High-Side Peak Current Limit vsTemperature Figure 24.High-Side Peak Current Limit vsInput Voltage\nTemperature ( qC)Pull Down Resistance ( :)\n-50-250255075100125 150255075100125150\nD025\nTemperature ( qC)Zero Cross Threshold (mA)\n-50-250255075100125 15001020304050\nD024\nTemperature ( qC)Current Limit (mA)\n-50-250255075100125 150250300350400450\nD022300 mA\n400 mA\nInput Voltage (V)Current Limit (mA)\n0102030405060 70250300350400450\nD023300 mA\n400 mA\n11LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=12V,VOUT=5V.Please refer toTypical Applications forcircuit designs.\nFigure 25.Low-Side Valley Current Limit vsTemperature Figure 26.Low-Side Valley Current Limit vsInput Voltage\nFigure 27.Zero-Cross Current Threshold vsTemperature Figure 28.PGOOD andHYS Pulldown RDS(on) vs\nTemperature\nTime Scale: 20ms/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,200mA/Div\nFigure 29.No-Load Switching Waveforms, COT, Type 2Time Scale: 10µs/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,200mA/Div\nFigure 30.FullLoad Switching Waveforms, COT, Type 2\n12LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=12V,VOUT=5V.Please refer toTypical Applications forcircuit designs.\nTime Scale: 2ms/Div\nCH1: VIN,2V/DivCH2: VOUT,1V/Div\nCH4: IL,200mA/Div\nFigure 31.Full-Load Start-Up, COT, Type 2Time Scale: 100µs/Div\nCH1: VSW,4V/DivCH4: IL,200mA/Div\nFigure 32.Short Circuit, COT, Type 2\nTime Scale: 20ms/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,400mA/Div\nFigure 33.No-Load Switching Waveforms\nPFM Mode, ILIM=750mATime Scale: 10µs/Div\nCH1: VSW,5V/DivCH2: VOUT,100mV/Div\nCH4: IL,400mA/Div\nFigure 34.Full-Load Switching Waveforms\nPFM Mode, ILIM=750mA\nTime Scale: 2ms/Div\nCH1: VIN,2V/DivCH2: VOUT,1V/Div\nCH4: IL,400mA/Div\nFigure 35.Full-Load Start-Up, PFM, ILIM=750mATime Scale: 20µs/Div\nCH1: VSW,4V/DivCH4: IL,400mA/Div\nFigure 36.Short Circuit, PFM, ILIM=750mA\n13LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nUnless otherwise specified, VIN=12V,VOUT=5V.Please refer toTypical Applications forcircuit designs.\nTime Scale: 50ms/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,400mA/Div\nFigure 37.No-Load Switching Waveforms\nPFM Mode, ILIM=1.25 A,ModulatedTime Scale: 20µs/Div\nCH1: VSW,5V/DivCH2: VOUT,100mV/Div\nCH4: IL,400mA/Div\nFigure 38.Full-Load Switching Waveforms\nPFM Mode, ILIM=1.25 A,Modulated\nHI ILIM \nDETECT VDD UVLO\nON-TIME \nONE SHOT LDO BIAS \nREGULATOR\nVIN\nFBENABLETHERMAL \nSHUTDOWNVIN UVLO\nZC / LS ILIM \nDETECTVDD\nZCI-LIMIT \nSELECT\nControl \nLogic\nVININ\nOUT\nHYSTERETIC \nMODE\nREFERENCE \nSOFT-STARTENABLEVOLTAGE \nREFERENCE\n1.223VVIN\n1.22V\n1.144VEN\nHYSILIM\nSW\nRT\nSSGND\nPGOOD\n1.150V\n1.064VUV+++\ns\nCopyright © 2016, Texas Instruments IncorporatedVOUT/FB\nR1(1)\nR2(1)\nNote:\n(1)  R1, R2 are implemented in the fixed output voltage ve rsions only.\n14LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nTheLM5166 regulator isaneasy-to-use synchronous buck DC-DC converter thatoperates from asupply voltage\nranging from 3Vto65V.The device isintended forstep-down conversions from 5-V, 12-V, 24-V, and 48-V\nunregulated, semi-regulated, and fully-regulated supply rails. With integrated high-side and low-side power\nMOSFETs, theLM5166 delivers upto500-mA DCload current with exceptional efficiency and ultra-low input\nquiescent current inavery small solution size. Designed forsimple implementation, achoice ofoperating modes\noffers flexibility tooptimize itsusage according tothetarget application. Fixed-frequency, constant on-time (COT)\noperation with discontinuous conduction mode (DCM) atlight loads isideal forlow-noise, high current, fast\ntransient load requirements. Alternatively, pulse frequency modulation (PFM) mode, complemented byan\nadjustable current limit, achieves ultra-high light-load efficiency performance. Control loop compensation isnot\nrequired with either operating mode, which reduces design time andexternal component count.\nTheLM5166 incorporates other features forcomprehensive system requirements, including anopen-drain Power\nGood circuit forpower-rail sequencing and fault reporting, internally-fixed orexternally-adjustable soft start,\nmonotonic start-up into prebiased loads, precision enable with customizable hysteresis forprogrammable line\nundervoltage lockout (UVLO), and thermal shutdown with automatic recovery. These features enable aflexible\nand easy-to-use platform forawide range ofapplications. The pinarrangement isdesigned forsimple and\noptimized PCB Layout ,requiring only afewexternal components.\n7.2 Functional Block Diagram\nVIN VOUT\nSW\nFB\nILIMVIN\nEN\nHYS\nGNDRTSS PGOODLM5166LF\nCOUTCIN\nCSS\nRRTRILIMRUV1\nRUV2\nRHYSRFB1\nRFB2VIN VOUT\nSW\nVOUT\nILIMVIN\nEN\nHYS\nGNDRTSSPGOODLM5166X\nLM5166YLF\nCIN\n(a) (b)RESR\nRRTCOUTRESR\nVIN VOUT\nSW\nFB\nILIMVIN\nEN\nHYS\nGNDRTSS PGOODLM5166LF\nCOUTCIN\nCSS\nRILIMRUV1\nRUV2\nRHYSRFB1\nRFB2VIN VOUT\nSW\nVOUT\nILIMVIN\nEN\nHYS\nGNDRTSS PGOODLM5166X\nLM5166YLF\nCOUTCIN\n(b) (a)\n15LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Integrated Power MOSFETs\nThe LM5166 isastep-down buck converter with integrated high-side PMOS buck switch and low-side NMOS\nsynchronous switch. During thehigh-side MOSFET on-time, theSWvoltage VSWswings uptoapproximately VIN,\nandtheinductor current increases with slope (VIN–VOUT)/LF.When thehigh-side MOSFET isturned offbythe\ncontrol logic, thelow-side MOSFET turns onafter afixed dead time. Inductor current flows through thelow-side\nMOSFET with slope –VOUT/LF.Duty cycle Disdefined asTON/TSW,where TONisthehigh-side MOSFET\nconduction time andTSWistheswitching period.\n7.3.2 Selectable PFM orCOT Mode Converter Operation\nDepending onhow theRTpinisconnected, theLM5166 operates inPFM orCOT mode. With theRTpintiedto\nGND, thedevice operates inPFM mode. AnRRTresistor connected between theRTandGND pins enables COT\ncontrol and sets thedesired switching frequency asdefined byEquation 4.Figure 39and Figure 40show\nconverter schematics forPFM andCOT modes ofoperation.\nFigure 39.PFM Mode Converter Schematics: (a)Fixed Output Voltage of5Vor3.3V,(b)Adjustable\nOutput Voltage With Programmable Soft Start, Current Limit, andUVLO\nFigure 40.COT Mode Converter Schematics: (a)Fixed Output Voltage of5Vor3.3V,(b)Adjustable\nOutput Voltage With Programmable Soft Start, Current Limit, andUVLO\nOUT OUT\nSW(PFM)\nF PK(PFM) INV V F 1 L I V§ ·  \x98 \x10 ¨ ¸ \x98 © ¹ \ntVREF = 1.233V\nILIM\nSLEEP ACTIVE SLEEP ACTIVEIOUT1IOUT2\nACTIVE10mVVOUTVIN\nSLEEPACTIVEInductor \nCurrentFB \nVoltage \n(internal)SW \nVoltage\n16LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFeature Description (continued)\n7.3.2.1 PFM Mode Operation\nInPFM mode, theLM5166 behaves asahysteretic voltage regulator operating inboundary conduction mode.\nThe output voltage isregulated between upper and lower threshold levels according tothePFM feedback\ncomparator hysteresis of10mV. Figure 41shows therelevant output voltage and inductor current waveforms.\nThe LM5166 provides therequired switching pulses torecharge theoutput capacitor totheupper threshold,\nfollowed byasleep period where most oftheinternal circuits aredisabled. The load current issupported bythe\noutput capacitor during thistime, and theLM5166 current consumption reduces to9.7µA.The sleep period\nduration depends onload current andoutput capacitance.\nFigure 41.PFM Mode Output Voltage andInductor Current Representative Waveforms\nWhen operating inPFM mode atgiven input andoutput voltages, thechosen filter inductance dictates thePFM\npulse frequency as\nwhere\n•IPK(PFM) isoneoftheprogrammable levels forpeak current limit. See Adjustable Current Limit formore detail.\n(1)\nOne ofthesupported ILIM settings enables afunction that modulates thepeak current threshold levels during\nthefirstthree switching cycles ofeach active period asillustrated inFigure 42.This function improves efficiency\nunder most application conditions attheexpense ofslightly degraded load transient response.\nF L(nom)\nOFF\nOUT DCR DSON2 OUTLû,\ntV (R R ) I\x98\n \x0e \x0e \x98\nRT\nON\nIN175 R [k\r@t [ns]V\x98 \ntVREF = 1.223V\n1.25A\nSLEEP ACTIVE SLEEP ACTIVEIOUT1IOUT2\nACTIVE10mVVOUTVIN\nSLEEP ACTIVEInductor \nCurrentFB \nVoltage \n(internal)SW \nVoltage\n1.00A\n0.75A\n0.50A\n17LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 42.PFM Mode With Modulated ILIM,Output Voltage andInductor Current Representative\nWaveforms\nAsexpected, thechoice ofmode and switching frequency represents acompromise between conversion\nefficiency, quiescent current, andpassive component size. Lower switching frequency implies reduced switching\nlosses (including gate charge losses, transition losses, and soforth) and higher overall efficiency. Higher\nswitching frequency, ontheother hand, implies smaller LCoutput filter and hence, amore compact design.\nLower inductance also helps transient response and reduces theinductor DCR conduction loss. The ideal\nswitching frequency inagiven application isatradeoff andthus isdetermined onacase-by-case basis. Itrelates\ntotheinput voltage, output voltage, most frequent load current level(s), external component choices, andcircuit\nsize requirement. Atlight loads, thePFM converter hasarelatively longer sleep time interval andthus operates\natlower input quiescent current levels.\n7.3.2.2 COT Mode Operation\nInCOT mode, theLM5166-based converter turns onthehigh-side MOSFET with constant on-time thatadapts to\nVIN,asdefined byEquation 2,tooperate with nearly fixed switching frequency when incontinuous conduction\nmode (CCM). The high-side MOSFET turns onwhen thefeedback voltage (VFB)falls below thereference\nvoltage. The regulator control loop maintains aconstant output voltage byadjusting thePWM off-time asdefined\nwith Equation 3.Forstable operation, thefeedback voltage must decrease monotonically inphase with the\ninductor current during theoff-time asexplained inRipple Generation Methods .\n(2)\n(3)\nDiode emulation mode (DEM) prevents negative inductor current, andpulse skipping maintains high efficiency at\nlight load currents bydecreasing theeffective switching frequency. The COT-controlled LM5166 waveforms in\nCCM andDEM areshown inFigure 43.\n4\nOUT\nRT\nSWV 10R [k\r@F[V\n[k ] 75]\nHz 1. \x98 \ntVREF\nIOUT2Inductor \nCurrentFB \nVoltage \n(internal)\nIOUT1CCM\nOperationDCM \nOperationVOUTSW \nVoltageExtended \nOn-TimeVIN\nSLEEP ACTIVE ACTIVE SLEEP4 mV\n18LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 43.COT Mode Feedback Voltage andInductor Current Representative Waveforms\nTherequired on-time adjust resistance foraparticular frequency (inCCM) isgiven inEquation 4andtabulated in\nTable 1.Themaximum programmable on-time is15µs.\n(4)\n(1) Foramore precise adjustment oftheswitching frequency consider Equation 2andEquation 3.The\nLM5166 Quickstart Calculatorl estimates andplots theswitching frequency asafunction ofload\ncurrent.Table 1.On-Time Adjust Resistance (E96 EIAValues) forVarious Switching\nFrequencies andOutput Voltages(1)\nFSW(kHz)RRT(kΩ)\nVOUT=1.8V VOUT=3.3V VOUT=5V VOUT=12V\n100 102 187 287 681\n200 51.1 95.3 143 340\n300 34 63.4 95.3 226\n400 25.5 47.5 71.5 169\n500 20.5 37.4 57.6 137\n600 16.9 31.6 47.5 115\nVOUT\nSW\nPGOOD\nILIMVIN\nEN\nSS GNDRTFB HYSCOUTLF\nRFB1\nRFB2VIN\nCIN\nRRTCBRACALM5166\nTR Settlin\nBg\nFB1C3T\nR\x10t\x98\n\x0b \x0c\x0b \x0cIN-nomA A \nIN-nom OUT ON @VR C \nV V T\n20mVd\n\x10 \x98 \nA\nSW FB1 FB2CF (R ||R )10t\x98\nVOUT\nSW\nPGOOD\nILIMVIN\nEN\nSS GNDRTFB HYS\nCOUTLF\nRESRRFB1\nRFB2VIN\nCIN\nRRTCFFLM5166\nFF\nSW FB1 FB21C2 F (R ||R )tS\x98 \x98\nt\x98 \x98 \x98OUT\nESR\nIN SW OUTVR2 V F C\nESR\nL(nom)20mVRIt\'\nVOUT\nSW\nPGOOD\nILIMVIN\nEN\nSS GNDRTFB HYS\nCOUTLF\nRESRRFB1\nRFB2VIN\nCIN\nRRTLM5166\nt\x98 \x98 \x98OUT\nESR\nIN SW OUTVR2 V F C\nOUT\nESR\nFB1 L(nom)20mV VRV I \x98t\x98\'\n19LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated7.3.2.2.1 Ripple Generation Methods\nIntheConstant-On-Time (COT) control scheme, theon-time isterminated byaone-shot, and theoff-time is\nterminated bythefeedback voltage (VFB)falling below thereference voltage (VFB1).Therefore, forstable\noperation, thefeedback voltage must decrease monotonically inphase with theinductor current during theoff-\ntime. Furthermore, thischange infeedback voltage (VFB)during theoff-time must belarge enough todominate\nanynoise present atthefeedback node.\n(1) Lin,Minandothers, "Frequency Domain Analysis ofFixed On-Time With Bottom Detection Control forBuck Converter, "IEEE IECON\n2010, pp.481–485.Table 2.Ripple Generation Methods\nTYPE SCHEMATIC CALCULATION\nType 1\nLowest Cost(5)\n(6)\nType 2\nReduced Ripple(7)\n(8)\n(9)\nType 3(1)\nLowest Ripple(10)\n(11)\n(12)\nTable 2presents three different methods forgenerating appropriate voltage ripple atthefeedback node. Type 1\nripple generation method uses asingle resistor, designated RESR,inseries with theoutput capacitor. The\ngenerated voltage ripple hastwocomponents:\n•Capacitive ripple caused bytheinductor ripple current charging anddischarging theoutput capacitor.\n•Resistive ripple caused bytheinductor ripple current flowing intheoutput capacitor ESR and series\nresistance RESR.\nFB2 FB1\nOUT1.223VR R V 1.223V \x98 \x10\n\x0b \x0c IN(min) OUT OUT DSON1 DCRV V I R R \x0e \x98 \x0e\n\x0b \x0c\n\x0b \x0cOUT DSON2 DCR OUT OUT\nIN DSON1 DSON2 OUT INV R R I VDV R R I V\x0e \x0e \x98 | \x10 \x10 \x98\n20LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedThe capacitive ripple component isoutofphase with theinductor current. Asaresult, thecapacitive ripple does\nnotdecrease monotonically during theoff-time. The resistive ripple component isinphase with theinductor\ncurrent anddecreases monotonically during theoff-time. Theresistive ripple must exceed thecapacitive ripple at\ntheoutput (VOUT)forstable operation. Ifthiscondition isnotsatisfied, unstable switching behavior isobserved in\nCOT converters, with multiple on-time bursts inclose succession followed byalong off-time. Equation 5and\nEquation 6define thevalue oftheRESRresistor thatensures therequired amplitude andphase oftheripple at\nthefeedback node.\nType-2 ripple generation method uses aCFFcapacitor inaddition totheRESRresistor. Astheoutput voltage\nripple isdirectly AC-coupled byCFFtothefeedback node, theRESRvalue andultimately theoutput voltage ripple\narereduced byafactor ofVOUT/VFB1.\nType-3 ripple generation method uses anRCnetwork consisting ofRAandCA,andtheswitch node (SW) voltage\ntogenerate atriangular ramp. This triangular ramp isthen AC-coupled into thefeedback node (FB) with\ncapacitor CB.Because thiscircuit does notusetheoutput voltage ripple, itissuited forapplications where low\noutput voltage ripple iscritical. Application note AN-1481 Controlling Output Ripple &Achieving ESR\nIndependence inConstant On-Time Regulator Designs provides additional details onthistopic.\n7.3.2.2.2 COT Mode Light-Load Operation\nDiode emulation mode (DEM) operation occurs when thelow-side MOSFET switches offastheinductor valley\ncurrent reaches zero. Here, theload current isless than halfofthepeak-to-peak inductor current ripple inCCM.\nTurning offthelow-side MOSFET atzero current reduces switching loss, and preventing negative current\nconduction reduces conduction loss. InDEM, theduration thatboth high-side andlow-side MOSFETs remain off\nprogressively increases asload current decreases.\n7.3.3 Low Dropout Operation and100% Duty Cycle Mode\nUsing RDSON1 and RDSON2 forthehigh-side and low-side MOSFET on-state resistances, respectively, and RDCR\nfortheinductor DCresistance, theduty cycle inCOT (CCM) orPFM mode isgiven byEquation 13.\n(13)\nTheLM5166 provides alowinput voltage tooutput voltage dropout byengaging thehigh-side MOSFET at100%\nduty cycle. InCOT operation, theextended on-time mode seamlessly increases theduty cycle during low\ndropout conditions orload-step transients. The buck switch on-time extends based ontherequirement that the\nFBvoltage exceeds theinternal 4-mV FBcomparator hysteresis during any COT mode on-time. The on-time\n(and duty cycle) areextended asneeded atlowinput voltage conditions until theFBvoltage reaches theupper\nthreshold. 100% duty cycle operation iseventually reached astheinput voltage decreases toalevel near the\noutput voltage setpoint. Very lowdropout voltages can beachieved with 100% duty cycle and alowDCR\ninductor.\nNote that PFM mode operation provides anatural transition to100% duty cycle ifneeded during lowinput\nvoltage conditions. Iftheinput-to-output voltage difference isvery low, theinductor current increases toalevel\ndetermined bytheload andmay notreach thepeak current threshold required toturnoffthebuck switch.\nUse Equation 14tocalculate theminimum input voltage tomaintain output regulation at100% duty cycle.\n(14)\n7.3.4 Adjustable Output Voltage (FB)\nThree voltage feedback settings areavailable. The fixed 3.3-V and 5-V versions include internal feedback\nresistors that sense theoutput directly through theVOUT pin, and theadjustable voltage option senses the\noutput through anexternal resistor divider connected from theoutput totheFBpin.\nThe LM5166 voltage regulation loop regulates theoutput voltage bymaintaining theFBvoltage equal tothe\ninternal reference voltage (VFB1).Aresistor divider programs theratio from output voltage VOUTtoFB.Fora\ntarget VOUTsetpoint, calculate RFB2based ontheselected RFB1byEquation 15.\n(15)\nVIN\n1.22VEN \nComparatorRUV1\nRUV2\n1.144V\nHYSRHYS7EN\n9\n21LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedRFB1intherange of100 kΩto1MΩisrecommended formost applications. Alarger RFB1consumes less DC\ncurrent, which isnecessary iflight-load efficiency iscritical. However, RFB1larger than 1MΩisnotrecommended\nasthefeedback path becomes more susceptible tonoise. Larger feedback resistances generally require more\ncareful feedback path PCB layout. Itisimportant toroute thefeedback trace away from thenoisy area ofthe\nPCB. Formore PCB layout recommendations, seeLayout .\n7.3.5 Adjustable Current Limit\nThe LM5166 protects thesystem from overload conditions using cycle-by-cycle current limiting ofthepeak\ninductor current. The current sensed inthehigh-side MOSFET iscompared tothecurrent limit threshold setby\ntheILIM pin(see Table 3).Current issensed after a120-ns leading-edge blanking time following thehigh-side\nMOSFET turnon. Thepropagation delay ofthecurrent limit comparator is80ns,typical.\n(1) Forthiscurrent limit threshold selection, theILIM pinmay also beleftopen instead ofusing a100-kΩ\norgreater resistor.\n(2) This ILIMsetting enables afunction thatmodulates theILIMlevels during thefirstthree switching cycles\nasillustrated inFigure 42.Table 3.Current Limit Thresholds\nMODE OF\nOPERATIONRILIM(kΩ) TYPICAL IHS_LIM (mA) TYPICAL ILS_LIM (mA) IOUT(max) (mA)\nCOT Mode0 750 415 500\n≥100(1)500 315 300\nPFM Mode0 1250 N/A 500\n24.9 1250(2)N/A 500\n56.2 750 N/A 300\n≥100(1)500 N/A 200\nNote that inPFM mode, theinductor current ramps from zero tothechosen peak threshold every switching\ncycle. Consequently, themaximum output current isequal tohalfthepeak inductor current. The output current\ncapability inCOT mode ishigher and equal tothepeak current threshold minus one-half theinductor ripple\ncurrent. The ripple current isdetermined bytheinput and output voltages and thechosen inductance and\nswitching frequency.\n7.3.6 Precision Enable (EN) andHysteresis (HYS)\nThe precision ENinput supports adjustable input undervoltage lockout (UVLO) with hysteresis programmed\nindependently through theHYS pinforapplication specific power-up andpower-down requirements. ENconnects\ntotheinput ofacomparator with 76-mV hysteresis. The reference input ofthecomparator isconnected toa\n1.22-V bandgap reference. Anexternal logic signal canbeused todrive ENinput totoggle theoutput onandoff\nforsystem sequencing orprotection. The simplest way toenable operation istoconnect ENdirectly toVIN. This\nallows self-start-up oftheLM5166 when VINiswithin itsvalid operating range.\nFigure 44.Input Voltage UVLO Using ENandHYS\n8FB7ENRUV1\nRHYS1 M\r\n4.02 k\rVOUT MASTER = 2.5 V\nRFB1\nRFB2105 k\r\n100 k\r1.223 V 8FB7EN\nRPGOOD\n100 k\rRFB3\nRFB422.4 k\r\n100 k\r1.223 VVOUT SLAVE = 1.5 VVIN(ON) = 4.5 V\nVIN(OFF) = 4.1 V\nRegulator #1\nStartup based on \nInput Voltage UVLO Regulator #2 \nSequential Startup \nbased on PGOODPGOOD 6 PGOOD 6\n9HYS 9HYSRUV2\n374 k\r\nUV1\nIN(off)\nUV2 HYSRV 1.144V 1R R § ·  \x98 \x0e ¨ ¸ \x0e © ¹ \nUV1\nIN(on)\nUV2RV 1.22V 1R§ ·  \x98 \x0e¨ ¸ \n© ¹ \n22LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedHowever, many applications benefit from using aresistor divider RUV1and RUV2asshown inFigure 44to\nestablish aprecision UVLO level. Adding RHYSand theconnection totheHYS pinincreases thevoltage\nhysteresis asneeded.\nTheinput UVLO voltages arecalculated using Equation 16andEquation 17.\n(16)\n(17)\nThe LM5166 enters alowIQshutdown mode when ENispulled below anNPN transistor base-emitter voltage\ndrop (approximately 0.6Vatroom temperature). IfENisbelow thishard shutdown threshold, theinternal LDO\nregulator powers offandtheinternal bias supply railcollapses, turning offthebias currents oftheLM5166.\n7.3.7 Power Good (PGOOD)\nThe LM5166 hasabuilt-in PGOOD flagtoindicate whether theoutput voltage iswithin aregulation window. The\nPGOOD signal canbeused forstart-up sequencing ofdownstream converters, asshown inFigure 45,orfault\nprotection. PGOOD isanopen-drain output that requires apullup resistor toaDCsupply (12Vmaximum).\nTypical range ofpullup resistance is10kΩto100 kΩ.Ifnecessary, use aresistor divider todecrease the\nPGOOD pinvoltage from ahigher pullup rail.\nFigure 45.Master-Slave Sequencing Implementation Using PGOOD andEN\nWhen theFBvoltage exceeds 94% oftheinternal reference VFB1,thePGOOD switch turns offandPGOOD will\nbepulled high. IftheFBvoltage falls below 87% ofVFB1,thePGOOD switch turns on,andPGOOD pulls lowto\nindicate power bad.Therising edge ofPGOOD hasabuilt-in noise filter delay of5µs.\n7.3.8 Configurable Soft Start (SS)\nThe LM5166 has aflexible and easy-to-use start-up control through theSSpin. Asoft-start feature prevents\ninrush current impacting theLM5166 anditssupply when power isfirstapplied. Soft start isachieved byslowly\nramping upthetarget regulation voltage when thedevice isenabled orpowered up.Selectable and adjustable\nsoft-start timing options include minimum delay (nosoft-start), 900-µsinternally fixed soft-start, andanexternally-\nadjustable softstart.\nThe simplest way tousetheLM5166 istoleave theSSpinopen circuit fora900-µssoft-start time. The LM5166\nwillemploy theinternal soft-start control ramp andstart-up totheregulated output voltage. Inapplications with a\nlarge amount ofoutput capacitors, higher VOUT,orother special requirements, extend thesoft-start time by\nconnecting anexternal capacitor CSSfrom SStoGND. Longer soft-start time further reduces thesupply current\nneeded tocharge theoutput capacitors. Aninternal current source (ISS=10µA)charges CSSand generates a\nramp tocontrol theramp rateoftheoutput voltage. Foradesired soft-start time tSS,theCSScapacitance is:\nTemperature ( qC)VSS to VFB Clamp Offset (mV)\n-50-250255075100125 150150160170180190200\nD014\nVFB (V)VSS (V)\n0 0.2 0.4 0.6 0.8 100.20.40.60.811.2\nD013\nSS SSC nF 8.1 t ms  \x98 ª º ª º¬ ¼ ¬ ¼\n23LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(18)\nCSSisdischarged byaninternal 80-ΩFET when VOUTisshutdown byEN,UVLO, orthermal shutdown.\nItisdesirable insome applications fortheoutput voltage toreach itsnominal setpoint intheshortest possible\ntime. Connecting a100-kΩresistor from SStoGND disables thesoft-start circuit oftheLM5166, and the\nLM5166 operates incurrent limit during start-up torapidly charge theoutput capacitance.\nDiode emulation mode (DEM) oftheLM5166 prevents negative inductor current enabling monotonic start-up\nunder prebiased output conditions. With aprebiased output voltage, theLM5166 waits until thesoft-start ramp\nallows regulation above theprebiased voltage and then follows thesoft-start ramp totheregulation setpoint as\nshown inFigure 46andFigure 47.\nTime Scale: 2ms/Div\nCH1: VEN,1V/DivCH2: VOUT,1V/Div\nCH4: IOUT,200mA/Div\nFigure 46.ENABLE OnandOff;VOUTPrebiased to1.8V\nFigure 52Circuit, VIN=24V,NoLoadTime Scale: 2ms/Div\nCH1: VEN,5V/DivCH2: VOUT,1V/Div\nCH4: IOUT,200mA/Div\nFigure 47.ENABLE OnandOff;VOUTPrebiased to1.8V\nFigure 52Circuit, VIN=24V,500mALoad\n7.3.9 Short-Circuit Operation\nThe LM5166 features aclamping circuit that clamps theSSvoltage about 175 mVabove theFBvoltage (see\nFigure 48and Figure 49).The circuit isenabled inCOT mode and only works when anexternal soft-start\ncapacitor isconnected.\nFigure 48.Soft-Start (SS) Voltage vsFeedback (FB)\nVoltageFigure 49.Soft-Start toFeedback Clamp Offset vs\nTemperature\n24LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedIncase ofanoverload event such asanoutput short circuit, theclamping circuit discharges thesoft-start\ncapacitor. When theshort isremoved, theFBvoltage quickly rises until itreaches thelevel oftheSSpin.Then,\ntherecovery continues under thesoft-start capacitor control. Figure 50and Figure 51show short-circuit entry\nandrecovery waveforms.\nTime Scale: 1ms/Div CH2: VOUT,2V/Div\nCH4: IL,200mA/Div\nFigure 50.Short-Circuit Entry\n(Figure 52Circuit)Time Scale: 1ms/Div CH2: VOUT,2V/Div\nCH4: IL,200mA/Div\nFigure 51.Short-Circuit Recovery\n(Figure 52Circuit)\n7.3.10 Thermal Shutdown\nThermal shutdown isabuilt-in self protection tolimit junction temperature and prevent damage related to\noverheating. Thermal shutdown turns offthedevice when thejunction temperature exceeds 170°Ctypically to\nprevent further power dissipation and temperature rise. Junction temperature decreases during thermal\nshutdown, andtheLM5166 restarts when thejunction temperature falls to160°C.\n25LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Shutdown Mode\nThe ENpinprovides ON/OFF control fortheLM5166. When VENisbelow 0.3V,thedevice isinshutdown\nmode. Both theinternal LDO andtheswitching regulator areoff.The quiescent current inshutdown mode drops\nto4µA(typical) atVIN=12V.The LM5166 also includes undervoltage protection oftheinternal bias LDO. Ifthe\ninternal bias supply voltage isbelow theUVthreshold level, theswitching regulator remains off.\n7.4.2 Standby Mode\nThe internal bias LDO hasalower enable threshold than theswitching regulator. When VENisabove 0.6Vand\nbelow theprecision enable threshold (1.22 Vtypically), theinternal LDO isonand regulating. The precision\nenable circuitry isturned oniftheLDO output isabove thebias railUVthreshold. The switching action and\noutput voltage regulation aredisabled inthestandby mode.\n7.4.3 Active Mode –COT\nThe LM5166 isinactive mode when VENisabove theprecision enable threshold and theinternal bias railis\nabove itsUVthreshold level. InCOT active mode, theLM5166 operates inoneofthree modes depending onthe\nload current:\n1.CCM with fixed switching frequency when theload current ismore than half ofthepeak-to-peak inductor\ncurrent ripple;\n2.Pulse skipping and diode emulation mode when load current isless than halfofthepeak-to-peak inductor\ncurrent ripple ofCCM operation;\n3.Extended on-time mode when VINisnearly equal toVOUT(dropout) andduring load step transients.\n7.4.4 Sleep Mode –COT\nThe LM5166 isinCOT sleep mode when VENand VINareabove their relevant threshold levels, FBhas\nexceeded itsupper hysteresis level, and theoutput capacitor issourcing theload current. InCOT sleep mode,\ntheLM5166 operates with very lowquiescent current (9.7 µAtypical). There isa2-µswake-up delay from sleep\ntoactive modes.\n7.4.5 Active Mode –PFM\nThe LM5166 isinPFM active mode when VENandVINareabove their relevant thresholds, FBhasfallen below\nthelower hysteresis level, and boundary conduction mode switching isrecharging theoutput capacitor tothe\nupper hysteresis level.\n7.4.6 Sleep Mode –PFM\nThe LM5166 isinPFM sleep mode when VENand VINareabove their relevant threshold levels, FBhas\nexceeded theupper hysteresis level, andtheoutput capacitor issourcing theload current. InPFM sleep mode,\ntheLM5166 operates with very lowquiescent current (9.7 µAtypical). There isa2-µswake-up delay from sleep\ntoactive modes.\nSW\nPGOOD\nILIMVIN\nEN\nSS\nGND RTFB HYS\nCOUT\n47 PFLF\n150 PH\nRESR \n0.11 :RFB1 \n309 k:\nRFB2 \n100 k:CFF \n100 pFVIN = 6 V...65 VVOUT = 5 V\nRRT \n309 k:CIN\n2.2 PF\nCSS\n33 nFIOUT = 0.5 A\nCopyright © 2016, Texas Instruments IncorporatedU1\nLM5166\n26LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8Applications andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe LM5166 only requires afewexternal components toconvert from awide range ofsupply voltages toafixed\noutput voltage. Toexpedite and streamline the process ofdesigning aLM5166-based converter, a\ncomprehensive LM5166 Quickstart Calculator isavailable fordownload toassist thedesigner with component\nselection foragiven application. WEBENCH®online software isalso available togenerate complete designs,\nleveraging iterative design procedures and access tocomprehensive component databases. The following\nsections discuss thedesign procedure forboth COT andPFM converters using specific circuit design examples.\nThe LM5166 integrates several optional features tomeet system design requirements, including precision\nenable, UVLO, programmable soft start, programmable switching frequency inCOT mode, adjustable current\nlimit, andPGOOD indicator. Each application incorporates these features asneeded foramore comprehensive\ndesign. Theapplication circuits detailed below show LM5166 configuration options suitable forseveral application\nusecases. Please seetheLM5166EVM-C50A andLM5166EVM-C33A EVM user\'s guides formore detail.\n8.2 Typical Applications\nForstep-by-step design procedure, circuit schematics, billofmaterials, PCB files, simulation andtestresults of\nanLM5166-powered implementation, refer to24-V ACPower Stage withWide VINConverter andBattery\nGauge forSmart Thermostat reference design.\n8.2.1 Design 1:Wide VIN,Low IQ,High-Efficiency COT Converter Rated at5V,500mA\nFigure 52.Schematic forDesign 1With VIN(nom) =24V,VOUT=5V,IOUT(max) =500mA, FSW(nom) =100kHz\n8.2.1.1 Design Requirements\nThe target efficiency is90% forloads above 10mAbased onanominal input voltage of24Vand anoutput\nvoltage of5V.The required input voltage range is6Vto65V.The LM5166 ischosen todeliver a5-Voutput\nvoltage. The switching frequency issetat100 kHz. The output voltage soft-start time is4ms. The required\ncomponents arelisted inTable 4.\n \x98 MIN ON(min) SWD T F\n27LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) SeeThird-Party Products Disclaimer .Table 4.ListofComponents forDesign 1(1)\nCOUN\nTREF DES DESCRIPTION PART NUMBER MFR\n1 CIN Capacitor, Ceramic, 2.2μF,100V,X7R, 10%, 1210 GRM32ER72A225KA35L Murata\n1 COUT Capacitor, Ceramic, 47μF,10V,X7R, 10%, 1210 GRM32ER71A476KE15L Murata\n1 CSS Capacitor, Ceramic, 33nF,16V,X7R, 10%, 0402 Std Std\n1 CFF Capacitor, Ceramic, 100pF,50V,X7R, 10%, 0402 Std Std\n1 LFInductor, 150µH,0.240Ωtyp,1.4AIsat, 5mmmax 7447714151 Würth\nInductor, 150µH,0.285Ωtyp,1.12 AIsat, 5.1mmmax CDRH105RNP-151NC Sumida\n1 RRT Resistor, Chip, 309kΩ,1/16W, 1%,0402 Std Std\n1 RFB1 Resistor, Chip, 309kΩ,1/16W, 1%,0402 Std Std\n1 RESR Resistor, Chip, 0.11Ω,1/16W, 1%,0402 Std Std\n1 RFB2 Resistor, Chip, 100kΩ,1/16W, 1%,0402 Std Std\n1 U1 LM5166, Synchronous Buck Converter, VSON-10, ADJ LM5166DRCR TI\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM5166 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n8.2.1.2.2 Feedback Resistors –RFB1,RFB2\nWhile the5-Vfixed output version oftheLM5166 issuitable here, theadjustable version ischosen toprovide the\nuser with theoption totrim ormargin theoutput voltage ifneeded. The feedback resistor divider network\ncomprises theupper feedback resistor RFB1andlower feedback resistor RFB2.Select RFB1of309kΩtominimize\nquiescent current andimprove light-load efficiency inthisapplication. With thedesired output voltage setpoint of\n5Vand VFB=1.223 V,calculate theresistance ofRFB2using Equation 15as100.1 kΩ.Choose theclosest\navailable standard value of100kΩforRFB2.SeeAdjustable Output Voltage (FB) formore details.\n8.2.1.2.3 Switching Frequency –RT\nThe switching frequency ofaCOT-configured LM5166 issetbytheon-time programming resistor attheRTpin.\nUsing Equation 4,astandard 1%resistor of309kΩgives aswitching frequency of92kHz. Including theinductor\nRDCRand RDSON2 inthecalculation oftOFF(Equation 3)gives anadjusted FSWof101 kHz at500 mA. The\nLM5166 Quickstart Calculator estimates andplots theswitching frequency asafunction ofload current.\nNote thatatvery lowduty cycles, theminimum controllable on-time ofthehigh-side MOSFET, TON(min) ,of180ns\nmay affect choice ofswitching frequency. InCCM, TON(min) limits thevoltage conversion step-down ratio fora\ngiven switching frequency. Theminimum controllable duty cycle isgiven byEquation 19.\n(19)\n2\n2\nOUT L(nom) ESR\nSW OUT1V I R8 F C§ · \'  \' \x98 \x0e ¨ ¸ \x98 \x98 © ¹ \nL(nom)\nOUT\nSW OUTI\nC8 F û9\'\nt\x98 \x98 \nOUT OUT\nF\nSW L(nom) IN(nom)V V L 1 F I V§ · \n \x98 \x10 ¨ ¸ ¨ ¸ \x98\'© ¹ \nL\nL(peak) OUT(max)II I 2\' \x0e \nOUT OUT\nL\nSW F INV V I 1 F L V§ · \'  \x98 \x10 ¨ ¸ \x98© ¹ \n \x98OUT\nIN(max)\nON(min) SWVVT F \n28LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedGiven afixed TON(min) ,itfollows thathigher switching frequency implies alarger minimum controllable duty cycle.\nUltimately, thechoice ofswitching frequency foragiven output voltage affects theavailable input voltage range,\nsolution size, and efficiency. The maximum supply voltage foragiven TON(min) before switching frequency\nreduction occurs isgiven byEquation 20.\n(20)\n8.2.1.2.4 Filter Inductance –LF\nThe inductor ripple current (assuming CCM operation) and peak inductor current aregiven respectively by\nEquation 21andEquation 22.\n(21)\n(22)\nFormost applications, choose theinductance such thattheinductor ripple current,ΔIL,isbetween 30% and60%\noftherated load current atnominal input voltage. Calculate theinductance using Equation 23.\n(23)\nChoosing a150-μHinductor inthisdesign results in295-mA peak-to-peak ripple current atnominal input voltage\nof24V,equivalent to59% ofthe500-mA rated load current. Thepeak inductor current atmaximum input voltage\nof65Vis675mA, which issufficiently below theLM5166 peak current limit of750mA.\nCheck theinductor datasheet toensure thattheinductor saturation current iswell above thecurrent limit setting\nofaparticular design. Ferrite designs have lowcore loss and arepreferred athigh switching frequencies, so\ndesign goals can then concentrate oncopper loss and preventing saturation. However, ferrite core materials\nexhibit ahard saturation characteristic –theinductance collapses abruptly when thesaturation current is\nexceeded. This results inanabrupt increase ininductor ripple current, higher output voltage ripple, notto\nmention reduced efficiency andcompromised reliability. Note thatinductor saturation current generally decreases\nasthecore temperature increases.\n8.2.1.2.5 Output Capacitors –COUT\nSelect theoutput capacitor tolimit thecapacitive voltage ripple attheconverter output. This isthesinusoidal\nripple voltage thatarises from thetriangular ripple current flowing inthecapacitor. Select anoutput capacitance\nusing Equation 24tolimit thecapacitive voltage ripple component to0.5% oftheoutput voltage.\n(24)\nSubstituting ΔIL(nom) of295 mAandΔVOUTof25mVgives COUTgreater than 16μF.Mindful ofthevoltage\ncoefficient ofceramic capacitors, select a47-μF,10-V capacitor with ahigh-quality dielectric.\n8.2.1.2.6 Ripple Generation Network –RESR,CFF\nForthisdesign, theType 2ripple generation method isselected asitoffers agood balance between cost and\noutput voltage ripple. Forother methods, seeRipple Generation Methods .\nSelect aseries resistor, RESR,such thatsufficient ripple inphase with theinductor current ripple appears atthe\nfeedback node, FB,using Equation 7andEquation 8.Select afeedforward capacitor, CFF,using Equation 9.\nWithΔIL(nom) of295 mA atthenominal input voltage of24V,therequired RESRis0.11Ω.The required\nfeedforward capacitance, CFF,is100pF.Calculate thetotal output voltage ripple inCCM using Equation 25.\n(25)\nLoad (mA)Efficiency (%)\n0.01 0.1 1 10 10050030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nVIN = 65V\nLoad (mA)VOUT (V)\n0.01 0.1 1 10 1005004.94.924.944.964.9855.025.045.065.085.1\nD001 D001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\n\x0b \x0c\n\x0b \x0cOUT\nIN\nSW IN OUT ESRI D 1 DCF V I R\x98 \x98 \x10t\x98 \' \x10 \x98\n\x0b \x0c OUT\nIN OUT ESR\nSW INI D 1 DV I RF C \x98 \x98 \x10\'  \x0e \x98\x98\n29LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.1.2.7 Input Capacitor –CIN\nAninput capacitor isnecessary tolimit theinput ripple voltage while providing switching-frequency ACcurrent to\nthebuck power stage. Tominimize theparasitic inductance intheswitching loop, position theinput capacitors as\nclose aspossible totheVIN and GND pins oftheLM5166. The input capacitors conduct atrapezoidal-wave\ncurrent ofpeak-to-peak amplitude equal totheoutput current. Itfollows thattheresultant capacitive component\nofACripple voltage isatriangular waveform. Together with theESR-related ripple component, thepeak-to-peak\ninput ripple voltage amplitude isgiven byEquation 26.\n(26)\nThe input capacitance required foraparticular load current, based onaninput voltage ripple specification of\nΔVIN,isgiven byEquation 27.\n(27)\nThe recommended high-frequency input capacitance is2.2μForhigher and should beahigh-quality ceramic\ncomponent with sufficient voltage rating. Based onthevoltage coefficient ofceramic capacitors, choose a\nvoltage rating oftwice themaximum input voltage. Additionally, some bulk capacitance isrequired iftheLM5166\ncircuit isnotlocated within approximately 5cmfrom theinput voltage source. This capacitor provides damping to\ntheresonance associated with parasitic inductance ofthesupply lines andhigh-Q ceramics.\n8.2.1.2.8 Soft-Start Capacitor –CSS\nConnect anexternal soft-start capacitor foraspecific soft-start time. Inthis example, select asoft-start\ncapacitance of33nFbased onEquation 18toachieve asoft-start time of4ms.\n8.2.1.2.9 Application Curves\nUnless otherwise stated, application performance curves were taken atTA=25°C.\nLF=150µH\nCOUT=47µFFSW(nom) =100kHz\nRRT=309kΩ\nFigure 53.Converter EfficiencyLF=150µH\nCOUT=47µFFSW(nom) =100kHz\nRRT=309kΩ\nFigure 54.Converter Regulation\n30LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTime Scale: 20ms/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,200mA/Div\nFigure 55.No-Load Switching Waveforms, VIN=24VTime Scale: 10µs/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,200mA/Div\nFigure 56.Full-Load Switching Waveforms, VIN=24V\nTime Scale: 2ms/Div\nCH1: VIN,3V/DivCH2: VOUT,1V/Div\nCH4: IL,200mA/Div\nFigure 57.Full-Load Start-Up, VIN=24VTime Scale: 100µs/Div\nCH1: VSW,4V/DivCH4: IL,200mA/Div\nFigure 58.Short Circuit, VIN=24V\nTime Scale: 2ms/Div\nCH1: VEN,1V/DivCH2: VOUT,1V/Div\nCH4: IOUT,200mA/Div\nFigure 59.ENABLE OnandOff;VOUTPrebiased to1.8V\nVIN=24V,NoLoadTime Scale: 2ms/Div\nCH1: VEN,5V/DivCH2: VOUT,1V/Div\nCH4: IOUT,200mA/Div\nFigure 60.ENABLE OnandOff;VOUTPrebiased to1.8V\nVIN=24V,500mALoad\n31LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedTime Scale: 1ms/Div CH2: VOUT,2V/Div\nCH4: IL,200mA/Div\nFigure 61.Short-Circuit EntryTime Scale: 1ms/Div CH2: VOUT,2V/Div\nCH4: IL,200mA/Div\nFigure 62.Short-Circuit Recovery\nSW\nPGOOD\nILIMVIN\nEN\nSS\nGND RTFB HYS\nCOUT\n47 PFLF\n47 PH\nRESR \n0.2 :RFB1 \n169 k:\nRFB2 \n100 k:VIN = 4.5 V...65 VVOUT = 3.3V\nRRT \n100 k:CIN\n2.2 PFIOUT = 0.5 A\nCSS\n47 nF\nCopyright © 2016, Texas Instruments IncorporatedU1\nLM5166\n32LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.2 Design 2:Wide VIN,Low IQCOT Converter Rated at3.3V,500mA\nFigure 63.Schematic forDesign 2With VIN(nom) =12V,VOUT=3.3V,IOUT(max) =500mA, FSW(nom) =200kHz\n8.2.2.1 Design Requirements\nThe target efficiency is85% forloads above 10mAbased onanominal input voltage of12Vand anoutput\nvoltage of3.3V.The required input voltage range is4.5Vto65V.The LM5166 ischosen todeliver a3.3-V\noutput voltage. The switching frequency issetat200 kHz. The output voltage soft-start time is4ms. The\nrequired components arelisted inTable 5.\n(1) SeeThird-Party Products Disclaimer .Table 5.ListofComponents forDesign 2(1)\nCOUN\nTREF DES DESCRIPTION PART NUMBER MFR\n1 CIN Capacitor, Ceramic, 2.2μF,100V,X7R, 10%, 1210 GRM32ER72A225KA35L Murata\n1 COUT Capacitor, Ceramic, 47μF,10V,X7R, 10%, 1210 GRM32ER71A476KE15L Murata\n1 CSS Capacitor, Ceramic, 47nF,16V,X7R, 10%, 0402 Std Std\n1 LFInductor, 47µH,0.245Ωmax, 1.2AIsat, 3.5mmmax LPS6235-473MR Coilcraft\nInductor, 47µH,0.315Ωtyp,1.3AIsat, 2.8mmmax 74404063470 Würth\n1 RRT Resistor, Chip, 100kΩ,1/16W, 1%,0402 Std Std\n1 RFB1 Resistor, Chip, 169kΩ,1/16W, 1%,0402 Std Std\n1 RESR Resistor, Chip, 0.2Ω,1/16W, 1%,0402 Std Std\n1 RFB2 Resistor, Chip, 100kΩ,1/16W, 1%,0402 Std Std\n1 U1 LM5166, Synchronous Buck Converter, VSON-10, ADJ LM5166DRCR TI\n8.2.2.2 Detailed Design Procedure\n8.2.2.2.1 Feedback Resistors –RFB1,RFB2\nThe output voltage oftheLM5166 isexternally adjustable using aresistor divider network. The divider network\ncomprises theupper feedback resistor RFB1andlower feedback resistor RFB2.Select RFB1of169kΩtominimize\nquiescent current andimprove light-load efficiency inthisapplication. With thedesired output voltage setpoint of\n3.3Vand VFB=1.223 V,calculate theresistance ofRFB2using Equation 15as100.1 kΩ.Choose theclosest\navailable standard value of100kΩforRFB2.SeeAdjustable Output Voltage (FB) formore detail.\n33LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.2.2.2 Switching Frequency –RT\nThe switching frequency ofaCOT-configured LM5166 issetbytheon-time programming resistor attheRTpin.\nUsing Equation 4,astandard 1%resistor of100 kΩgives aswitching frequency of190 kHz. Including the\ninductor RDCRand RDSON2 inthecalculation oftOFF(Equation 3)gives anadjusted FSWof215 kHz at500 mA.\nTheLM5166 Quick-Start Design Tool estimates andplots theswitching frequency asafunction ofload current.\nNote thatatvery lowduty cycles, theminimum controllable on-time ofthehigh-side MOSFET, TON(min) ,of180ns\nmay affect choice ofswitching frequency. InCCM, TON(min) limits thevoltage conversion step-down ratio fora\ngiven switching frequency. Theminimum controllable duty cycle isgiven byEquation 19.\nGiven afixed TON(min) ,itfollows thathigher switching frequency implies alarger minimum controllable duty cycle.\nUltimately, thechoice ofswitching frequency foragiven output voltage affects theavailable input voltage range,\nsolution size, and efficiency. The maximum supply voltage foragiven TON(min) before switching frequency\nreduction occurs isgiven byEquation 20.\n8.2.2.2.3 Filter Inductance –LF\nThe inductor ripple current (assuming CCM operation) and peak inductor current aregiven respectively by\nEquation 21andEquation 22.Formost applications, choose aninductance such thattheinductor ripple current,\nΔIL,isbetween 30% and60% oftherated load current atnominal input voltage. Calculate theinductance using\nEquation 23.\nChoosing a47-μHinductor inthisdesign results in275-mA peak-to-peak ripple current atnominal input voltage\nof12V,equivalent to55% ofthe500-mA rated load current. Thepeak inductor current atmaximum input voltage\nof65Vis694mA, which issufficiently below theLM5166 peak current limit of750mA.\n8.2.2.2.4 Output Capacitors –COUT\nSelect theoutput capacitor tolimit thecapacitive voltage ripple attheconverter output. This isthesinusoidal\nripple voltage thatarises from thetriangular ripple current flowing inthecapacitor. Select anoutput capacitance\nusing Equation 24tolimit thecapacitive voltage ripple component to0.5% oftheoutput voltage.\nSubstituting ΔIL(nom) of275 mAandΔVOUTof25mVgives COUTgreater than 11μF.Mindful ofthevoltage\ncoefficient ofceramic capacitors, select a47-μF,10-V capacitor with ahigh-quality dielectric.\n8.2.2.2.5 Ripple Generation Network –RESR\nForthisdesign, theType 1ripple generation method isselected asitonly requires asingle external component.\nForother schemes, seeRipple Generation Methods .\nSelect aseries resistor, RESR,using Equation 5andEquation 6such thatsufficient ripple inphase with theSW\nnode voltage appears atthefeedback node, FB.WithΔIL(nom) of275mAatthenominal input voltage of12V,the\nrequired RESRis0.2Ω.Calculate thetotal output voltage ripple inCCM using Equation 25.\n8.2.2.2.6 Input Capacitor –CIN\nAninput capacitor isnecessary tolimit theinput ripple voltage while providing switching-frequency ACcurrent to\nthebuck power stage. Tominimize theparasitic inductance intheswitching loop, position theinput capacitors as\nclose aspossible totheVIN and GND pins oftheLM5166. The input capacitors conduct atrapezoidal-wave\ncurrent ofpeak-to-peak amplitude equal totheoutput current. Itfollows thattheresultant capacitive component\nofACripple voltage isatriangular waveform. Together with theESR-related ripple component, thepeak-to-peak\ninput ripple voltage amplitude isgiven byEquation 26.The input capacitance required foraparticular load\ncurrent, based onaninput voltage ripple specification ofΔVIN,isgiven byEquation 27.\nThe recommended high-frequency capacitance is2.2μForhigher and should beahigh-quality ceramic with\nsufficient voltage rating. Based onthevoltage coefficient ofceramic capacitors, choose avoltage rating oftwice\nthemaximum input voltage. Additionally, some bulk capacitance isrequired iftheLM5166 circuit isnotlocated\nwithin approximately 5cmfrom theinput voltage source. This capacitor provides damping totheresonance\nassociated with parasitic inductance ofthesupply lines andhigh-Q ceramics.\n8.2.2.2.7 Soft-Start Capacitor –CSS\nConnect anexternal soft-start capacitor foraspecific soft-start time. Inthis example, select asoft-start\ncapacitance of47nFbased onEquation 18toachieve asoft-start time of6ms.\nLoad (mA)Efficiency (%)\n0.01 0.1 1 10 10050030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nVIN = 65V\nLoad (mA)VOUT (V)\n0.01 0.1 1 10 1005003.23.223.243.263.283.33.323.343.363.383.4\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nVIN = 65V\n34LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.2.2.8 Application Curves\nUnless otherwise stated, application curves were taken atTA=25°C.\nLF=47µH\nCOUT=47µFFSW(nom) =200kHz\nRRT=100kΩ\nFigure 64.Converter EfficiencyLF=47µH\nCOUT=47µFFSW(nom) =200kHz\nRRT=100kΩ\nFigure 65.Converter Regulation\nTime Scale: 20ms/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,200mA/Div\nFigure 66.No-Load Switching WaveformsTime Scale: 5µs/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,200mA/Div\nFigure 67.Full-Load Switching Waveforms\nTime Scale: 2ms/Div\nCH1: VIN,2V/DivCH2: VOUT,1V/Div\nCH4: IL,200mA/Div\nFigure 68.Full-Load Start-UpTime Scale: 100µs/Div\nCH1: VSW,4V/DivCH4: IL,200mA/Div\nFigure 69.Short Circuit\nOUT OUT\nF\nSW(PFM) PK(PFM) INV V L 1 F I V§ ·  \x98 \x10 ¨ ¸ \x98 © ¹ \nSW\nPGOOD\nILIMVIN\nEN\nHYS\nGND RTVOUT\nSSCOUTLF\n4.7 PH\nVIN = 4.5 V...36 VVOUT = 3.3 V\nCINIOUT = 0.3 A\nRILIM \n56.2 k:\nCopyright © 2017, Texas Instruments Incorporated47 PF 4.7 PFU1\nLM5166Y\n35LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.3 Design 3:High-Density PFM Converter Rated at3.3V,0.3A\nFigure 70.Schematic forDesign 3With VIN(nom) =24V,VOUT=3.3V,IOUT(max) =0.3A,FSW(nom) =600kHz\n8.2.3.1 Design Requirements\nThe target efficiency is75% forloads above 10mAbased onanominal input voltage of24V,anoutput voltage\nof3.3V,with theemphasis onsmall solution size. The required input voltage range is4.5Vto36V.The\nLM5166 has aninternally-set soft-start time of900 µsand anadjustable peak current limit threshold. The\nrequired components arelisted inTable 6.\n(1) SeeThird-Party Products Disclaimer .Table 6.ListofComponents forDesign 3(1)\nCOUN\nTREF\nDESDESCRIPTION PART NUMBER MFR\n1 CIN Capacitor, Ceramic, 4.7μF,50V,X7R, 10%, 1206GRM31CR71H475MA12L Murata\n885012208094 Würth\n1 COUT Capacitor, Ceramic, 47μF,6.3V,X5R, 10%, 1206 GRM31CR60J476KE19 Murata\n1 LFInductor, 4.7µH,0.18Ωtyp,2.2AIsat, 1.2mmmax TFM252012ALMA4R7TMAA TDK\nInductor, 4.7µH,0.3Ωtyp,2.1AIsat, 1.2mmmax Würth Würth\n1 RILIM Resistor, Chip, 56.2 kΩ,1/16W, 1%,0402 Std Std\n1 U1 LM5166Y, Synchronous Buck Converter, VSON-10, 3.3-V Fixed LM5166YDRCR TI\n8.2.3.2 Detailed Design Procedure\n8.2.3.2.1 Peak Current Limit Setting –RILIM\nInstall a56.2-kΩresistor from ILIM toGND toselect a750-mA peak current limit threshold setting tomeet the\nrated output current of300mAinPFM. SeeAdjustable Current Limit formore detail.\n8.2.3.2.2 Switching Frequency –LF\nTieRTtoGND toselect PFM mode ofoperation. The inductor, input voltage, output voltage and peak current\ndetermine thepulse switching frequency ofaPFM-configured LM5166. Foragiven input voltage, output voltage\nand peak current, theinductance ofLFsets theswitching frequency when theoutput isinregulation. Use\nEquation 28toselect aninductance of4.7μHbased onthetarget PFM converter switching frequency of600\nkHzat24-V input.\n(28)\n§ · t \x98 \x98¨ ¸ ¨ ¸ © ¹ 2\nPK(PFM)\nOUT F\nOUTI\nC 50 LV\nPK(PFM) OUT\nOUT OUT\nOUTI V1\x1dVV I 2 C 123§ · \'  \x0e \x98 \x0e¨ ¸ ¨ ¸ © ¹ \nIN(max) ILIM_delay IN(max) ON(min)\nF(min)\nL(max) L(max) LIM(max)V t V t \nL Max ,I I I§ · \x98 \x98\n ¨ ¸ ¨ ¸ \x10© ¹ \n36LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedIPK(PFM) inthisexample isthepeak current limit setting of750 mAplus theinductor current overshoot resulting\nfrom the80-ns peak current comparator delay, tILIM_delay .Anadditional constraint ontheinductance isthe180-ns\nminimum on-time ofthehigh-side MOSFET. Therefore, tokeep theinductor current well controlled, choose an\ninductance thatislarger than LF(min) using Equation 29where VIN(max) isthemaximum input supply voltage forthe\napplication, tILIM_delay is80ns,tON(min) is180ns,themaximum current limit threshold, ILIM(max) ,is825mA, andthe\nmaximum allowed peak inductor current, IL(max) ,is1.6A.\n(29)\nChoose aninductor with saturation current rating above thepeak current limit setting, and allow forderating of\nthesaturation current atthehighest expected operating temperature.\n8.2.3.2.3 Output Capacitors –COUT\nThe output capacitor, COUT,filters theinductor ’sripple current and stores energy tomeet theload current\nrequirement when theLM5166 isinsleep mode. The output ripple hasabase component ofamplitude VOUT/123\nrelated tothetypical feedback comparator hysteresis inPFM. The wake-up time from sleep toactive mode adds\naripple voltage component that isafunction oftheoutput current. Approximate thetotal output ripple by\nEquation 30.\n(30)\nAlso, theoutput capacitance must belarge enough toaccept theenergy stored intheinductor without alarge\ndeviation inoutput voltage. Setting thisvoltage change equal to1%oftheoutput voltage results inaCOUT\nrequirement defined with Equation 31.\n(31)\nIngeneral, select thecapacitance ofCOUTtolimit theoutput voltage ripple atfullload current, ensuring thatitis\nrated forworst-case RMS ripple current given byIRMS=IPK(PFM) /2.Inthisdesign example, select a47-μF,6.3-V\ncapacitor with ahigh-quality dielectric.\n8.2.3.2.4 Input Capacitor –CIN\nThe input capacitor, CIN,filters thetriangular current waveform ofthehigh-side MOSFET (see Figure 89).To\nprevent large ripple voltage, usealow-ESR ceramic input capacitor sized fortheworst-case RMS ripple current\ngiven byIRMS=IOUT/2.Inthisdesign example, choose a2.2-μF,50-V ceramic input capacitor with ahigh-quality\ndielectric.\nLoad (mA)Efficiency (%)\n0.01 0.1 1 10 100300 30030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nLoad (mA)VOUT (V)\n0.01 0.1 1 10 100300 3003.23.223.243.263.283.33.323.343.363.383.4\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\n37LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.3.2.5 Application Curves\nUnless otherwise stated, application curves were taken atTA=25°C.\nLF=4.7µH\nCOUT=47µFFSW(nom) =600kHz\nRRT=0Ω\nFigure 71.Converter EfficiencyLF=4.7µH\nCOUT=47µFFSW(nom) =600kHz\nRRT=0Ω\nFigure 72.Converter Regulation\nTime Scale: 20ms/Div\nCH1: VSW,10V/DivCH2: VOUT,50mV/Div\nCH4: IL,400mA/Div\nFigure 73.No-Load Switching Waveforms, VIN=24VTime Scale: 10µs/Div\nCH1: VSW,10V/DivCH2: VOUT,50mV/Div\nCH4: IL,400mA/Div\nFigure 74.Full-Load Switching Waveforms, VIN=24V\nTime Scale: 2ms/Div\nCH1: VIN,4V/DivCH2: VOUT,1V/Div\nCH4: IL,400mA/Div\nFigure 75.Full-Load Start-Up, VIN=24VTime Scale: 20µs/Div\nCH1: VSW,6V/DivCH4: IL,400mA/Div\nFigure 76.Short Circuit, VIN=24V\nSW\nPGOOD\nILIMVIN\nEN\nHYS\nGND RTFB SSCOUT\n2 x 100 PFLF\n22 PH\nRFB1 \n309 k:\nRFB2 \n100 k:VIN = 6 V...42 VVOUT = 5 V\nCIN\n4.7 PFIOUT = 0.5 A\nRILIM \n24.9 k:\nCopyright © 2016, Texas Instruments IncorporatedU1\nLM5166\n38LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.4 Design 4:Wide VIN,Low IQPFM Converter Rated at5V,500mA\nFigure 77.Schematic forDesign 4With VIN(nom) =12V,VOUT=5V,IOUT(max) =500mA, FSW(nom) =100kHz\n8.2.4.1 Design Requirements\nThetarget efficiency is85% forloads above 1mAbased onanominal input voltage of12V,anoutput voltage of\n5V.The required input voltage range is6Vto42V.The LM5166 hasaninternally-set soft-start time of900µs\nandanadjustable peak current limit threshold. Therequired components arelisted inTable 7.\n(1) SeeThird-Party Products Disclaimer .Table 7.ListofComponents forDesign 4(1)\nCOUN\nTREF DES DESCRIPTION PART NUMBER MFR\n1 CIN Capacitor, Ceramic, 4.7μF,50V,X7R, 20%, 1206GRM31CR71H475MA12L Murata\nC3216X7R1H475M160AC TDK\n2 COUT Capacitor, Ceramic, 100μF,10V,X5R, 10%, 1210 GRM32ER61A107ME20K Murata\n1 LFInductor, 22µH,0.145Ωmax, 1.7AIsat, 3.5mmmax LPS6235-223MR Coilcraft\nInductor, 22µH,0.2Ωmax, 2.3AIsat, 3mmmax CMLB063T-220MS Cyntec\n1 RILIM Resistor, Chip, 24.9 kΩ,1/16W, 1%,0402 Std Std\n1 RFB1 Resistor, Chip, 309kΩ,1/16W, 1%,0402 Std Std\n1 RFB2 Resistor, Chip, 100kΩ,1/16W, 1%,0402 Std Std\n1 U1 LM5166, Synchronous Buck Converter, VSON-10, ADJ LM5166DRCR TI\n8.2.4.2 Detailed Design Procedure\n8.2.4.2.1 Feedback Resistors –RFB1,RFB2\nThe output voltage oftheLM5166 isexternally adjustable using aresistor divider network. The divider network\ncomprises theupper feedback resistor RFB1andlower feedback resistor RFB2.Select RFB1of309kΩtominimize\nquiescent current andimprove light-load efficiency inthisapplication. With thedesired output voltage setpoint of\n5Vand VFB=1.223 V,calculate theresistance ofRFB2using Equation 15as99.5 kΩ.Choose theclosest\navailable standard value of100kΩforRFB2.SeeAdjustable Output Voltage (FB) formore detail.\n8.2.4.2.2 Peak Current Limit Setting –RILIM\nInstall a24.9-kΩresistor from ILIM toGND toselect a1.25-A peak current limit threshold setting with modulated\nILIM function tomeet therated output current of500mAandtheefficiency target. See Adjustable Current Limit\nformore detail.\n39LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.4.2.3 Switching Frequency –LF\nTieRTtoGND toselect PFM mode ofoperation. The inductor, input voltage, output voltage and peak current\ndetermine thepulse switching frequency ofaPFM-configured LM5166. Foragiven input voltage, output voltage\nand peak current, theinductance ofLFsets theswitching frequency when theoutput isinregulation. Use\nEquation 28toselect aninductance of22μHbased onthetarget PFM converter switching frequency of100kHz\nat12-V input.\nIPK(PFM) inthisexample isthepeak current limit setting of1.25 Aplus theinductor current overshoot resulting\nfrom the80-ns peak current comparator delay. Anadditional constraint ontheinductance isthe180-ns minimum\non-time ofthehigh-side MOSFET. Therefore, tokeep theinductor current well controlled, choose aninductance\nthatislarger than LF(min) using Equation 29.\nChoose aninductor with saturation current rating above thepeak current limit setting, and allow forderating of\nthesaturation current atthehighest expected operating temperature.\n8.2.4.2.4 Output Capacitors –COUT\nThe output capacitor, COUT,filters theripple current oftheinductor and stores energy tomeet theload current\nrequirement when theLM5166 isinsleep mode. The output ripple hasabase component ofamplitude VOUT/123\nrelated tothetypical feedback comparator hysteresis inPFM. The wake-up time from sleep toactive mode adds\naripple voltage component that isafunction oftheoutput current. Approximate thetotal output ripple by\nEquation 30.\nAlso, theoutput capacitance must belarge enough toaccept theenergy stored intheinductor without alarge\ndeviation inoutput voltage. Setting thisvoltage change equal to1%oftheoutput voltage results inaCOUT\nrequirement defined with Equation 31.\nIngeneral, select thecapacitance ofCOUTtolimit theoutput voltage ripple atfullload current, ensuring thatitis\nrated forworst-case RMS ripple current given byIRMS=IPK(PFM) /2.Inthisdesign example, select two100-μF,10-\nVcapacitors with ahigh-quality dielectric.\n8.2.4.2.5 Input Capacitor –CIN\nThe input capacitor, CIN,filters thetriangular current waveform ofthehigh-side MOSFET (see Figure 89).To\nprevent large ripple voltage, usealow-ESR ceramic input capacitor sized fortheworst-case RMS ripple current\ngiven byIRMS=IOUT/2.Inthisdesign example, choose a4.7-μF,50-V ceramic input capacitor with ahigh-quality\ndielectric.\nLoad (mA)Efficiency (%)\n0.01 0.1 1 10 10050030405060708090100\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\nLoad (mA)VOUT (V)\n0.01 0.1 1 10 1005004.94.924.944.964.9855.025.045.065.085.1\nD001VIN = 8V\nVIN = 12V\nVIN = 24V\nVIN = 36V\n40LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.4.3 Application Curves\nUnless otherwise stated, application curves were taken atTA=25°C.\nLF=22µH\nCOUT=200µFFSW(nom) =100kHz\nRRT=0Ω\nFigure 78.Converter EfficiencyLF=22µH\nCOUT=200µFFSW(nom) =100kHz\nRRT=0Ω\nFigure 79.Converter Regulation\nTime Scale: 50ms/Div\nCH1: VSW,5V/DivCH2: VOUT,50mV/Div\nCH4: IL,0.4A/Div\nFigure 80.No-Load Switching WaveformsTime Scale: 20µs/Div\nCH1: VSW,5V/DivCH2: VOUT,100mV/Div\nCH4: IL,0.4A/Div\nFigure 81.Full-Load Switching Waveforms\nTime Scale: 2ms/Div\nCH1: VIN,2V/DivCH2: VOUT,1V/Div\nCH4: IL,0.4A/Div\nFigure 82.Full-Load Start-UpTime Scale: 50µs/Div\nCH1: VSW,4V/DivCH4: IL,0.4A/Div\nFigure 83.Short Circuit\nVOUT = 12 V\n4.7 \x1dFVIN = 24 V...65 V SW\nFB\nILIMVIN\nEN\nHYS\nGNDRTSSPGOODCIN\nCSSRUV1\nRUV2\nRHYSRFB1\nRFB2LF\n100 \x1dH\n10 M:\n649 k:\n14 k: 47 nF1 M:\n113 k:U1\nCOUT\n10 \x1dFRA\n402 k:\nRRT\n169 k:CB\n100 pFCA\n2.2 nFLM5166IOUT = 0.3 A\nCopyright © 2017, Texas Instruments Incorporated\n41LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated(1) SeeThird-Party Products Disclaimer .8.2.5 Design 5:12-V, 300-mA COT Converter Operating From 24-V or48-V Input\nTheschematic diagram of12-V, 300-mA COT converter isgiven inFigure 84.\nFigure 84.Schematic forDesign 5With VOUT=12V,IOUT(max) =300mA, FSW(nom) =400kHz\n8.2.5.1 Design Requirements\nThe full-load efficiency specifications are93% and89% based oninput voltages of24Vand48V,respectively,\nandanoutput voltage setpoint of12V.The input voltage range is24Vto65V,with UVLO turnon andturnoff at\n20Vand18V,respectively. Theoutput voltage setpoint isestablished byfeedback resistors, RFB1andRFB2.The\nrequired components arelisted inTable 8.\nTable 8.ListofComponents forDesign 5(1)\nREF DES QTY SPECIFICATION VENDOR PART NUMBER\nCIN 14.7µF,100V,X7S, 1210 Murata GRM31CR71H475MA12L\n4.7µF,80V,X7R, 1210 Murata GRM32ER71K475KE14L\nCOUT 1 10µF,25V,X7R, 1206Murata GRM31CR71E106MA12L\nTDK C3216X7R1E106M\nWürth 885012208069\nLF 1 100µH±20%, 0.54 A,375mΩmaximum DCR, 6×6×3.5mm Coilcraft LPS6235-104MRC\nRA 1 402kΩ,1%,0402 Std Std\nRFB1 1 1MΩ,1%,0402 Std Std\nRFB2 1 113kΩ,1%,0402 Std Std\nRUV1 1 10MΩ,1%,0603 Std Std\nRUV2 1 649kΩ,1%,0402 Std Std\nRHYS 1 14kΩ,1%,0402 Std Std\nRRT 1 169kΩ,1%,0402 Std Std\nCA 1 2.2nF,25V,X7R, 0402 Std Std\nCB 1 100pF,50V,NP0, 0402 Std Std\nCSS 1 47nF,16V,X7R, 0402 Std Std\nU1 1 LM5166 Synchronous Buck Converter, VSON-10, 3mm×3mm TI LM5166DRCR\nEN(off)\nHYS UV1 UV2\nIN(off) EN(off)V\nR R RV V  \x98 \x10\x10\nEN(on)\nUV2 UV1\nIN(on) EN(on)V\nR R V V  \x98 \x10\n42LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.5.2 Detailed Design Procedure\nThecomponent selection procedure forthisdesign isquite similar tothatofCOT designs 1and2.\n8.2.5.2.1 Peak Current Limit Setting –RILIM\nLeave theILIM pinopen circuit toselect the500-mA peak current limit setting forarated output current of300\nmA. See Table 3.\n8.2.5.2.2 Switching Frequency –RRT\nUsing Equation 4,select astandard 1%resistor value of169kΩtosetaswitching frequency of400kHz.\n8.2.5.2.3 Inductor –LF\nChoosing a100-μHinductor inthisdesign results in150-mA peak-to-peak ripple current ataninput voltage of24\nV,equivalent to50% ofthe300-mA rated load current. Alarger ripple current design results inimproved light-\nload efficiency. The peak inductor current atmaximum input voltage of65Vis424 mA, which issufficiently\nbelow theLM5166 peak current limit of500mA. Select aninductor with saturation current rating well above the\npeak current limit setting, and allow forderating ofthesaturation current atthehighest expected operating\ntemperature.\n8.2.5.2.4 Input andOutput Capacitors –CIN,COUT\nChoose a4.7-µF,80-V or100-V ceramic input capacitor with 1210 footprint. Such acapacitor istypically\navailable inX7S orX7R dielectric. Based onEquation 24,select a10-µF,25-V ceramic output capacitor with\nX7R dielectric and1206 footprint.\n8.2.5.2.5 Feedback Resistors –RFB1,RFB2\nSelect RFB1of1MΩtominimize quiescent current andimprove light-load efficiency inthisapplication. With the\ndesired output voltage setpoint of12VandVFB=1.223 V,calculate theresistance ofRFB2using Equation 15as\n113.5 kΩ.Choose theclosest available standard value of113kΩforRFB2.See Adjustable Output Voltage (FB)\nformore detail.\n8.2.5.2.6 Ripple Generation Network –RA,CA,CB\nSelect theripple injection circuit components RAand CAvalues using Equation 10and Equation 11.Choose\ncapacitor CBusing Equation 12based onatarget transient response settling time of300µs.\n8.2.5.2.7 Undervoltage Lockout Setpoint –RUV1,RUV2,RHYS\nAdjust theundervoltage lockout (UVLO) using anexternally-connected resistor divider network ofRUV1,RUV2,and\nRHYS.The UVLO hastwothresholds, oneforpower upwhen theinput voltage isrising andoneforpower down\norbrownouts when theinput voltage isfalling. TheENrising threshold fortheLM5166 is1.22 V.\nRearranging Equation 16andEquation 17,theexpressions tocalculate RUV2andRHYSareasfollows:\n(32)\n(33)\nChoose RUV1as10MΩtominimize input quiescent current. Given thedesired input voltage UVLO thresholds of\n20Vand 18V,calculate theresistance ofRUV2and RHYSas649 kΩand 14kΩ,respectively. See Precision\nEnable (EN) andHysteresis (HYS) formore detail.\n8.2.5.2.8 Soft Start –CSS\nInstall a47-nF capacitor from SStoGND forasoft-start time of6ms.\nVOUT 2 V/DIV\n2 ms/DIVIOUT 100 mA/DIVVIN 10 V/DIV\nVOUT 2 V/DIV\n2 ms/DIV IOUT 100 mA/DIVVIN 10 V/DIV\nLoad (mA)Efficiency (%)\n0.1 1 10 100300 30030405060708090100\nVIN = 24V\nVIN = 36V\nVIN = 48V\nVIN = 65V\nVOUT 20 mV/DIV\n200 Ps/DIVIOUT 100 mA/DIV\n43LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated8.2.5.3 Application Curves\nUnless otherwise stated, application curves were taken atTA=25°C.\nFigure 85.Converter EfficiencyTime Scale: 200µs/Div\nCH3: VOUT,20mV/DivCH4: IOUT,0.1A/Div\nFigure 86.Load Transient Waveforms, 100mAto300mA\nTime Scale: 2ms/Div\nCH2: VIN,10V/DivCH3: VOUT,2V/Div\nCH4: IOUT,0.1A/Div\nFigure 87.Start-up WaveformsTime Scale: 2ms/Div\nCH2: VIN,10V/DivCH3: VOUT,2V/Div\nCH4: IL,0.1A/Div\nFigure 88.Shutdowm Waveforms\n44LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated9Power Supply Recommendations\nThe LM5166 isdesigned tooperate from aninput voltage supply range between 3Vand65V.This input supply\nshould beable towithstand themaximum input current and maintain avoltage above 3V.Ensure that the\nimpedance oftheinput supply railislowenough that aninput current transient does notcause ahigh enough\ndrop attheLM5166 supply voltage tocreate afalse UVLO fault triggering andsystem reset. Iftheinput supply is\nplaced more than afew inches from theLM5166 converter, additional bulk capacitance may berequired in\naddition totheceramic bypass capacitors. A10-μFelectrolytic capacitor isatypical choice forthisfunction,\nwhereby thecapacitor ESR provides alevel ofdamping against input filter resonances. Atypical ESR of0.5Ω\nprovides enough damping formost input circuit configurations.\n10Layout\nThe performance ofany switching converter depends asmuch upon PCB layout asitdoes thecomponent\nselection. The following guidelines areprovided toassist with designing aPCB with thebest power conversion\nperformance, thermal performance, andminimized generation ofunwanted EMI.\n10.1 Layout Guidelines\nPCB layout isacritical portion ofgood power supply design. There areseveral paths thatconduct high slew-rate\ncurrents orvoltages thatcaninteract with stray inductance orparasitic capacitance togenerate noise andEMI or\ndegrade thepower supply performance.\n1.Tohelp eliminate these problems, bypass theVINpintoGND with alow-ESR ceramic bypass capacitor with\nahigh-quality dielectric. Place CINasclose aspossible totheLM5166 VIN and GND pins. Grounding for\nboth theinput andoutput capacitors should consist oflocalized top-side planes thatconnect totheGND pin\nandGND PAD.\n2.Minimize theloop area formed bytheinput capacitor connections totheVINandGND pins.\n3.Locate theinductor close totheSWpin.Minimize thearea oftheSWtrace orplane toprevent excessive\ncapacitive coupling.\n4.TietheGND pindirectly tothepower padunder thedevice andtoaheat-sinking PCB ground plane.\n5.Use aground plane inoneofthemiddle layers asnoise shielding andheat dissipation path.\n6.Have asingle-point ground connection totheplane. Route theground connections forthefeedback, soft-\nstart, andenable components totheground plane. This prevents anyswitched orload currents from flowing\ninanalog ground traces. Ifnotproperly handled, poor grounding results indegraded load regulation orerratic\noutput voltage ripple behavior.\n7.Make VIN,VOUTand ground busconnections aswide aspossible. This reduces anyvoltage drops onthe\ninput oroutput paths oftheconverter andmaximizes efficiency.\n8.Minimize trace length totheFBpin.Place both feedback resistors, RFB1andRFB2,close totheFBpin.Place\nCFF(ifneeded) directly inparallel with RFB1.Ifoutput setpoint accuracy attheload isimportant, connect the\nVOUTsense attheload. Route theVOUTsense path away from noisy nodes andpreferably through alayer on\ntheother side ofashielding layer.\n9.The RTpinissensitive tonoise. Thus, locate theRRTresistor asclose aspossible tothedevice androute\nwith minimal lengths oftrace. Theparasitic capacitance from RTtoGND must notexceed 20pF.\n10. Provide adequate heat sinking fortheLM5166 tokeep thejunction temperature below 150°C.Foroperation\natfullrated load, thetop-side ground plane isanimportant heat-dissipating area. Use anarray ofheat-\nsinking vias toconnect theexposed pad tothePCB ground plane. IfthePCB hasmultiple copper layers,\nthese thermal vias must also beconnected toinner layer heat-spreading ground planes.\n10.1.1 Compact PCB Layout forEMIReduction\nRadiated EMI generated byhigh di/dt components relates topulsing currents inswitching converters. The larger\narea covered bythepath ofapulsing current, themore electromagnetic emission isgenerated. The keyto\nminimizing radiated EMI istoidentify thepulsing current path andminimize thearea ofthatpath.\nThe critical switching loop ofthebuck converter power stage interms ofEMI isdenoted inFigure 89.The\ntopological architecture ofabuck converter means that aparticularly high di/dt current path exists intheloop\ncomprising theinput capacitor andtheintegrated MOSFETs oftheLM5166, anditbecomes mandatory toreduce\ntheparasitic inductance ofthisloop byminimizing theeffective loop area.\n1SWVIN\nVOUT\nGNDLow-side \nNMOS \ngate driverHigh-side \nPMOS\ngate driver\n10CIN\nCOUTQ1\nQ2LF\nGND2\nHigh\ndi/dt\nloopVIN\nLM5166\n45LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedLayout Guidelines (continued)\nFigure 89.DC-DC Buck Converter With Power Stage Circuit Switching Loops\nThe input capacitor provides theprimary path forthehigh di/dt components ofthehigh-side MOSFET\'s current.\nPlacing aceramic capacitor asclose aspossible totheVINandGND pins isthekeytoEMI reduction. Keep the\ntrace connecting SWtotheinductor asshort aspossible andjustwide enough tocarry theload current without\nexcessive heating. Use short, thick traces orcopper pours (shapes) forcurrent conduction path tominimize\nparasitic resistance. Place theoutput capacitor close totheVOUTside oftheinductor, andconnect thecapacitor\'s\nreturn terminal totheGND pinandexposed PAD oftheLM5166.\n10.1.2 Feedback Resistors\nFortheadjustable output voltage version oftheLM5166, reduce noise sensitivity oftheoutput voltage feedback\npath byplacing theresistor divider close totheFBpin, rather than close totheload. This reduces thetrace\nlength ofFBsignal andnoise coupling. TheFBpinistheinput tothefeedback comparator, andassuch isahigh\nimpedance node sensitive tonoise. The output node isalowimpedance node, sothetrace from VOUTtothe\nresistor divider canbelong ifashort path isnotavailable.\nRoute thevoltage sense trace from theload tothefeedback resistor divider, keeping away from theSWnode,\ntheinductor andVINtoavoid contaminating thefeedback signal with switch noise, while also minimizing thetrace\nlength. This ismost important when high feedback resistances, greater than 100kΩ,areused tosettheoutput\nvoltage. Also, route thevoltage sense trace onadifferent layer from theinductor, SWnode and VIN,such that\nthere isaground plane thatseparates thefeedback trace from theinductor andSWnode copper polygon. This\nprovides further shielding forthevoltage feedback path from switching noise sources\nLF\nCIN COUTVias to Type 3 Ripple \nGeneration Network \n(Optional)\nRESR\nRFB2RFB1CFF\nCBRILIM\nCSS\nRRTVIN \nconnection\nGND \nconnectionVOUT \nconnection\nPlace ceramic \ninput cap close \nto VIN and GND\nPlace SS cap \nclose to pin\nThermal vias under \nLM5166 PADPlace FB resistors very \nclose to FB & GND pins\n46LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated10.2 Layout Example\nFigure 90shows anexample layout forthePCB toplayer ofa4-layer board with essential components placed\nonthetopside. The bottom layer features optional Type 3ripple generation components (RAandCA),andRUV1,\nRUV2,andRHYSresistors.\nFigure 90.LM5166 Single-Sided PCB Layout Example\n47LM5166\nwww.ti.com SNVSA67B –DECEMBER 2016 –REVISED JUNE 2017\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.1.2 Development Support\n•LM5166 Quickstart Calculator\n•LM5166 Simulation Models\n•ForTI\'sReference Design Library, visitTIDesigns\n•ForTI\'sWEBENCH Design Environment, visittheWEBENCH ®Design Center\n11.1.3 Custom Design With WEBENCH ®Tools\nClick here tocreate acustom design using theLM5166 device with theWEBENCH ®Power Designer.\n1.Start byentering theinput voltage (VIN),output voltage (VOUT),andoutput current (IOUT)requirements.\n2.Optimize thedesign forkeyparameters such asefficiency, footprint, andcost using theoptimizer dial.\n3.Compare thegenerated design with other possible solutions from Texas Instruments.\nThe WEBENCH Power Designer provides acustomized schematic along with alistofmaterials with real-time\npricing andcomponent availability.\nInmost cases, these actions areavailable:\n•Run electrical simulations toseeimportant waveforms andcircuit performance\n•Run thermal simulations tounderstand board thermal performance\n•Export customized schematic andlayout intopopular CAD formats\n•Print PDF reports forthedesign, andshare thedesign with colleagues\nGetmore information about WEBENCH tools atwww.ti.com/WEBENCH .\n11.2 Documentation Support\n11.2.1 Related Documentation\nForrelated documentation seethefollowing:\n•LM5166EVM-C50A EVM User \'sGuide (SNVU485)\n•LM5166EVM-C33A EVM User \'sGuide (SNVU544)\n•Low-I QSynchronous Buck Converter Enables Intelligent Field-sensor Applications (SLYT671)\n•Low EMIBuck Converter Powers aMultivariable Sensor Transmitter withBLE Connectivity (SLYT693)\n•Selecting anIdeal Ripple Generation Network forYour COT Buck Converter (SNVA776)\n•TIDesigns:\n–TIDA-01487 Isolated CAN Flexible Data(FD) Rate Repeater Reference Design (TIDUDB5)\n–TIDA-01437 RGB Signal Light withIO-Link Interface Reference Design (TIDUD35)\n–TIDA-01395 24-V ACPower Stage with Wide VINConverter and Battery Gauge forSmart Thermostat\n(TIDUCW0)\n–TIDA-01386 Ultrasonic Distance Sensor withIO-Link Reference Design (TIDUDB2)\n–TIDA-01358 24-V ACPower Stage with Wide VINConverter and Battery Backup forSmart Thermostat\n(TIDUCE1)\n–TIPD215 Less than 1W,Quad-Channel, Analog Output Module with Adaptive Power Management\nReference Design (TIDUCV5)\n–TIDA-00666 Field Transmitter withBluetooth ®Low Energy Connectivity Powered from 4to20-mA Current\nLoop (TIDUC27)\n48LM5166\nSNVSA67B –DECEMBER 2016 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: LM5166Submit Documentation Feedback Copyright ©2016 –2017, Texas Instruments IncorporatedDocumentation Support (continued)\n•Industrial Strength Blogs:\n–Powering Smart Sensor Transmitters inIndustrial Applications\n–Industrial Strength Design –Part 1\n–Trends inBuilding Automation: Predictive Maintenance\n–Trends inBuilding Automation: Connected Sensors forUser Comfort\n•White Papers:\n–Valuing Wide VIN,Low-EMI Synchronous Buck Circuits forCost-Effective, Demanding Applications\n(SLYY104)\n•AN-2162: Simple Success withConducted EMIfrom DC-DC Converters (SNVA489)\n•Automotive Cranking Simulator User \'sGuide (SLVU984)\n•Using New Thermal Metrics (SBVA025)\n•Semiconductor andICPackage Thermal Metrics (SPRA953)\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdatasheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 22-Nov-2022\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLM5166DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 5166Samples\nLM5166DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 150 5166Samples\nLM5166XDRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 150 5166XSamples\nLM5166XDRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 150 5166XSamples\nLM5166YDRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 150 5166YSamples\nLM5166YDRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 150 5166YSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 22-Nov-2022\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLM5166DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nLM5166DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nLM5166DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nLM5166DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nLM5166XDRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nLM5166XDRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nLM5166XDRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nLM5166XDRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nLM5166YDRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nLM5166YDRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nLM5166YDRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nLM5166YDRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLM5166DRCR VSON DRC 103000 367.0 367.0 35.0\nLM5166DRCR VSON DRC 103000 367.0 367.0 35.0\nLM5166DRCT VSON DRC 10250 210.0 185.0 35.0\nLM5166DRCT VSON DRC 10250 210.0 185.0 35.0\nLM5166XDRCR VSON DRC 103000 367.0 367.0 35.0\nLM5166XDRCR VSON DRC 103000 367.0 367.0 35.0\nLM5166XDRCT VSON DRC 10250 210.0 185.0 35.0\nLM5166XDRCT VSON DRC 10250 210.0 185.0 35.0\nLM5166YDRCR VSON DRC 103000 367.0 367.0 35.0\nLM5166YDRCR VSON DRC 103000 367.0 367.0 35.0\nLM5166YDRCT VSON DRC 10250 210.0 185.0 35.0\nLM5166YDRCT VSON DRC 10250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LM5166DRC

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage (VIN): 3V to 65V
  - Output Voltage (VOUT): Fixed options of 3.3V or 5V, or adjustable output.
  
- **Current Ratings:**
  - Maximum Output Current (IOUT): 500 mA
  - Programmable Peak Current Limit: Options for 200 mA, 300 mA, or 500 mA.

- **Power Consumption:**
  - Quiescent Current: 9.7 µA (no load)
  - Active Mode Current: 205 µA (PFM mode), 320 µA (COT mode)

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 150°C

- **Package Type:**
  - 10-Pin VSON (3 mm x 3 mm)

- **Special Features:**
  - Integrated high-side and low-side MOSFETs
  - Supports 100% duty cycle for low dropout
  - Programmable soft start (900 µs internal or adjustable)
  - Open-drain Power Good indicator
  - Thermal shutdown protection
  - No loop compensation required
  - Selectable PFM or COT mode operation

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **LM5166** is a synchronous buck converter designed for high efficiency and low quiescent current operation. It operates over a wide input voltage range of 3V to 65V and can deliver up to 500 mA of output current. The device features integrated power MOSFETs, eliminating the need for external Schottky diodes, and supports both Pulse Frequency Modulation (PFM) and Constant On-Time (COT) modes for optimal performance across varying load conditions. 

#### Typical Applications:
The LM5166 is suitable for a variety of applications, including:
- **Factory and Building Automation:** Providing power to sensors and control systems.
- **Automotive Applications:** Power management in battery-powered devices.
- **High Voltage LDO Replacement:** Serving as a more efficient alternative to linear regulators.
- **Low Power Bias Supplies:** Ideal for powering low-power devices in various electronic systems.

This component is particularly useful in scenarios where efficiency is critical, such as in battery-operated devices, due to its ultra-low quiescent current and high efficiency at light loads.