// Seed: 1798524366
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output id_4,
    input id_5,
    output logic id_6
);
  assign id_0 = id_5;
  assign id_1 = 1;
  logic id_7;
endmodule
module module_1 (
    input id_0,
    output id_1,
    output reg id_2,
    output logic id_3
);
  always @(posedge 1'd0 ^ id_5 or posedge 1'b0 - id_5 - 1) id_2 <= id_5;
endmodule
