-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sikep503_kem_enc_hw_fp2mul503_mont_130 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_ce0 : OUT STD_LOGIC;
    a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    a_ce1 : OUT STD_LOGIC;
    a_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_ce0 : OUT STD_LOGIC;
    b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    b_ce1 : OUT STD_LOGIC;
    b_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
    c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    c_ce0 : OUT STD_LOGIC;
    c_we0 : OUT STD_LOGIC;
    c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    c_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of sikep503_kem_enc_hw_fp2mul503_mont_130 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal t1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal t1_ce0 : STD_LOGIC;
    signal t1_we0 : STD_LOGIC;
    signal t1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal t2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal t2_ce0 : STD_LOGIC;
    signal t2_we0 : STD_LOGIC;
    signal t2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tt1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal tt1_ce0 : STD_LOGIC;
    signal tt1_we0 : STD_LOGIC;
    signal tt1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tt1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tt1_ce1 : STD_LOGIC;
    signal tt1_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tt2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal tt2_ce0 : STD_LOGIC;
    signal tt2_we0 : STD_LOGIC;
    signal tt2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tt2_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tt2_ce1 : STD_LOGIC;
    signal tt2_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tt3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal tt3_ce0 : STD_LOGIC;
    signal tt3_we0 : STD_LOGIC;
    signal tt3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tt3_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_mp_mul_14785_fu_58_ap_start : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_ap_done : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_ap_idle : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_ap_ready : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_14785_fu_58_a_ce0 : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_a_offset1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mp_mul_14785_fu_58_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_14785_fu_58_b_ce0 : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_b_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mp_mul_14785_fu_58_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_14785_fu_58_c_ce0 : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_c_we0 : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt1_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt2_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_borrow_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_borrow_out_ap_vld : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt2_ce0 : STD_LOGIC;
    signal grp_rdc_mont_140_fu_110_ap_start : STD_LOGIC;
    signal grp_rdc_mont_140_fu_110_ap_done : STD_LOGIC;
    signal grp_rdc_mont_140_fu_110_ap_idle : STD_LOGIC;
    signal grp_rdc_mont_140_fu_110_ap_ready : STD_LOGIC;
    signal grp_rdc_mont_140_fu_110_ma_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_140_fu_110_ma_ce0 : STD_LOGIC;
    signal grp_rdc_mont_140_fu_110_ma_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_fu_110_mc_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_rdc_mont_140_fu_110_mc_ce0 : STD_LOGIC;
    signal grp_rdc_mont_140_fu_110_mc_we0 : STD_LOGIC;
    signal grp_rdc_mont_140_fu_110_mc_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_rdc_mont_140_fu_110_mc_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mp_mul_152_fu_122_ap_start : STD_LOGIC;
    signal grp_mp_mul_152_fu_122_ap_done : STD_LOGIC;
    signal grp_mp_mul_152_fu_122_ap_idle : STD_LOGIC;
    signal grp_mp_mul_152_fu_122_ap_ready : STD_LOGIC;
    signal grp_mp_mul_152_fu_122_a_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mp_mul_152_fu_122_a_ce0 : STD_LOGIC;
    signal grp_mp_mul_152_fu_122_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_mp_mul_152_fu_122_b_ce0 : STD_LOGIC;
    signal grp_mp_mul_152_fu_122_c_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_mp_mul_152_fu_122_c_ce0 : STD_LOGIC;
    signal grp_mp_mul_152_fu_122_c_we0 : STD_LOGIC;
    signal grp_mp_mul_152_fu_122_c_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_done : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_idle : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_ready : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_ce0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_we0 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_ce1 : STD_LOGIC;
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt1_ce0 : STD_LOGIC;
    signal grp_mp_mul_14785_fu_58_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start_reg : STD_LOGIC := '0';
    signal grp_rdc_mont_140_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_mp_mul_152_fu_122_ap_start_reg : STD_LOGIC := '0';
    signal grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component sikep503_kem_enc_hw_mp_mul_14785 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_offset1 : IN STD_LOGIC_VECTOR (0 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        a_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        a_ce1 : OUT STD_LOGIC;
        a_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        t1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        t1_ce0 : OUT STD_LOGIC;
        t1_we0 : OUT STD_LOGIC;
        t1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce1 : OUT STD_LOGIC;
        b_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        t2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        t2_ce0 : OUT STD_LOGIC;
        t2_we0 : OUT STD_LOGIC;
        t2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tt1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt1_ce0 : OUT STD_LOGIC;
        tt1_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        tt2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt2_ce0 : OUT STD_LOGIC;
        tt2_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        tt3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt3_ce0 : OUT STD_LOGIC;
        tt3_we0 : OUT STD_LOGIC;
        tt3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        borrow_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        borrow_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tt3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt3_ce0 : OUT STD_LOGIC;
        tt3_we0 : OUT STD_LOGIC;
        tt3_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        tt3_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sext_ln191 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tt1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt1_ce0 : OUT STD_LOGIC;
        tt1_we0 : OUT STD_LOGIC;
        tt1_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        tt1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt1_ce1 : OUT STD_LOGIC;
        tt1_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        tt2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt2_ce0 : OUT STD_LOGIC;
        tt2_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_rdc_mont_140 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ma_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ma_ce0 : OUT STD_LOGIC;
        ma_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        mc_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        mc_ce0 : OUT STD_LOGIC;
        mc_we0 : OUT STD_LOGIC;
        mc_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        mc_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        mc_offset : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component sikep503_kem_enc_hw_mp_mul_152 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        a_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        a_ce0 : OUT STD_LOGIC;
        a_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        c_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        c_ce0 : OUT STD_LOGIC;
        c_we0 : OUT STD_LOGIC;
        c_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tt2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt2_ce0 : OUT STD_LOGIC;
        tt2_we0 : OUT STD_LOGIC;
        tt2_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        tt2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt2_ce1 : OUT STD_LOGIC;
        tt2_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        tt1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        tt1_ce0 : OUT STD_LOGIC;
        tt1_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_t1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_tt1_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component sikep503_kem_enc_hw_fp2mul503_mont_130_tt3_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    t1_U : component sikep503_kem_enc_hw_fp2mul503_mont_130_t1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t1_address0,
        ce0 => t1_ce0,
        we0 => t1_we0,
        d0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_d0,
        q0 => t1_q0);

    t2_U : component sikep503_kem_enc_hw_fp2mul503_mont_130_t1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => t2_address0,
        ce0 => t2_ce0,
        we0 => t2_we0,
        d0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_d0,
        q0 => t2_q0);

    tt1_U : component sikep503_kem_enc_hw_fp2mul503_mont_130_tt1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tt1_address0,
        ce0 => tt1_ce0,
        we0 => tt1_we0,
        d0 => tt1_d0,
        q0 => tt1_q0,
        address1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_address1,
        ce1 => tt1_ce1,
        q1 => tt1_q1);

    tt2_U : component sikep503_kem_enc_hw_fp2mul503_mont_130_tt1_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tt2_address0,
        ce0 => tt2_ce0,
        we0 => tt2_we0,
        d0 => tt2_d0,
        q0 => tt2_q0,
        address1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_address1,
        ce1 => tt2_ce1,
        q1 => tt2_q1);

    tt3_U : component sikep503_kem_enc_hw_fp2mul503_mont_130_tt3_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tt3_address0,
        ce0 => tt3_ce0,
        we0 => tt3_we0,
        d0 => tt3_d0,
        q0 => tt3_q0);

    grp_mp_mul_14785_fu_58 : component sikep503_kem_enc_hw_mp_mul_14785
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mp_mul_14785_fu_58_ap_start,
        ap_done => grp_mp_mul_14785_fu_58_ap_done,
        ap_idle => grp_mp_mul_14785_fu_58_ap_idle,
        ap_ready => grp_mp_mul_14785_fu_58_ap_ready,
        a_address0 => grp_mp_mul_14785_fu_58_a_address0,
        a_ce0 => grp_mp_mul_14785_fu_58_a_ce0,
        a_q0 => a_q0,
        a_offset1 => grp_mp_mul_14785_fu_58_a_offset1,
        b_address0 => grp_mp_mul_14785_fu_58_b_address0,
        b_ce0 => grp_mp_mul_14785_fu_58_b_ce0,
        b_q0 => b_q0,
        b_offset => grp_mp_mul_14785_fu_58_b_offset,
        c_address0 => grp_mp_mul_14785_fu_58_c_address0,
        c_ce0 => grp_mp_mul_14785_fu_58_c_ce0,
        c_we0 => grp_mp_mul_14785_fu_58_c_we0,
        c_d0 => grp_mp_mul_14785_fu_58_c_d0);

    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74 : component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start,
        ap_done => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_done,
        ap_idle => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_idle,
        ap_ready => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_ready,
        a_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_address0,
        a_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_ce0,
        a_q0 => a_q0,
        a_address1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_address1,
        a_ce1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_ce1,
        a_q1 => a_q1,
        t1_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_address0,
        t1_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_ce0,
        t1_we0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_we0,
        t1_d0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_d0);

    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81 : component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start,
        ap_done => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_done,
        ap_idle => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_idle,
        ap_ready => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_ready,
        b_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_address0,
        b_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_ce0,
        b_q0 => b_q0,
        b_address1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_address1,
        b_ce1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_ce1,
        b_q1 => b_q1,
        t2_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_address0,
        t2_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_ce0,
        t2_we0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_we0,
        t2_d0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_d0);

    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88 : component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start,
        ap_done => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_done,
        ap_idle => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_idle,
        ap_ready => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_ready,
        tt1_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt1_address0,
        tt1_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt1_ce0,
        tt1_q0 => tt1_q0,
        tt2_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt2_address0,
        tt2_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt2_ce0,
        tt2_q0 => tt2_q0,
        tt3_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_address0,
        tt3_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_ce0,
        tt3_we0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_we0,
        tt3_d0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_d0,
        borrow_out => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_borrow_out,
        borrow_out_ap_vld => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_borrow_out_ap_vld);

    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96 : component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start,
        ap_done => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_done,
        ap_idle => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_idle,
        ap_ready => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_ready,
        tt3_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_address0,
        tt3_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_ce0,
        tt3_we0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_we0,
        tt3_d0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_d0,
        tt3_q0 => tt3_q0,
        sext_ln191 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_borrow_out);

    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104 : component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start,
        ap_done => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_done,
        ap_idle => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_idle,
        ap_ready => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_ready,
        tt1_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_address0,
        tt1_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_ce0,
        tt1_we0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_we0,
        tt1_d0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_d0,
        tt1_address1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_address1,
        tt1_ce1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_ce1,
        tt1_q1 => tt1_q1,
        tt2_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt2_address0,
        tt2_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt2_ce0,
        tt2_q0 => tt2_q0);

    grp_rdc_mont_140_fu_110 : component sikep503_kem_enc_hw_rdc_mont_140
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rdc_mont_140_fu_110_ap_start,
        ap_done => grp_rdc_mont_140_fu_110_ap_done,
        ap_idle => grp_rdc_mont_140_fu_110_ap_idle,
        ap_ready => grp_rdc_mont_140_fu_110_ap_ready,
        ma_address0 => grp_rdc_mont_140_fu_110_ma_address0,
        ma_ce0 => grp_rdc_mont_140_fu_110_ma_ce0,
        ma_q0 => grp_rdc_mont_140_fu_110_ma_q0,
        mc_address0 => grp_rdc_mont_140_fu_110_mc_address0,
        mc_ce0 => grp_rdc_mont_140_fu_110_mc_ce0,
        mc_we0 => grp_rdc_mont_140_fu_110_mc_we0,
        mc_d0 => grp_rdc_mont_140_fu_110_mc_d0,
        mc_q0 => c_q0,
        mc_offset => grp_rdc_mont_140_fu_110_mc_offset);

    grp_mp_mul_152_fu_122 : component sikep503_kem_enc_hw_mp_mul_152
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_mp_mul_152_fu_122_ap_start,
        ap_done => grp_mp_mul_152_fu_122_ap_done,
        ap_idle => grp_mp_mul_152_fu_122_ap_idle,
        ap_ready => grp_mp_mul_152_fu_122_ap_ready,
        a_address0 => grp_mp_mul_152_fu_122_a_address0,
        a_ce0 => grp_mp_mul_152_fu_122_a_ce0,
        a_q0 => t1_q0,
        b_address0 => grp_mp_mul_152_fu_122_b_address0,
        b_ce0 => grp_mp_mul_152_fu_122_b_ce0,
        b_q0 => t2_q0,
        c_address0 => grp_mp_mul_152_fu_122_c_address0,
        c_ce0 => grp_mp_mul_152_fu_122_c_ce0,
        c_we0 => grp_mp_mul_152_fu_122_c_we0,
        c_d0 => grp_mp_mul_152_fu_122_c_d0);

    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129 : component sikep503_kem_enc_hw_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start,
        ap_done => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_done,
        ap_idle => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_idle,
        ap_ready => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_ready,
        tt2_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_address0,
        tt2_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_ce0,
        tt2_we0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_we0,
        tt2_d0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_d0,
        tt2_address1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_address1,
        tt2_ce1 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_ce1,
        tt2_q1 => tt2_q1,
        tt1_address0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt1_address0,
        tt1_ce0 => grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt1_ce0,
        tt1_q0 => tt1_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_ready = ap_const_logic_1)) then 
                    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mp_mul_14785_fu_58_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mp_mul_14785_fu_58_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
                    grp_mp_mul_14785_fu_58_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mp_mul_14785_fu_58_ap_ready = ap_const_logic_1)) then 
                    grp_mp_mul_14785_fu_58_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_mp_mul_152_fu_122_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_mp_mul_152_fu_122_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_mp_mul_152_fu_122_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_mp_mul_152_fu_122_ap_ready = ap_const_logic_1)) then 
                    grp_mp_mul_152_fu_122_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rdc_mont_140_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rdc_mont_140_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                    grp_rdc_mont_140_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rdc_mont_140_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_rdc_mont_140_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_mp_mul_14785_fu_58_ap_done, grp_rdc_mont_140_fu_110_ap_done, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state12, ap_block_state6_on_subcall_done, ap_block_state8_on_subcall_done, ap_block_state10_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_mp_mul_14785_fu_58_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_mp_mul_14785_fu_58_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_boolean_0 = ap_block_state8_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_rdc_mont_140_fu_110_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;

    a_address0_assign_proc : process(grp_mp_mul_14785_fu_58_a_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            a_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            a_address0 <= grp_mp_mul_14785_fu_58_a_address0;
        else 
            a_address0 <= "XXXX";
        end if; 
    end process;

    a_address1 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_address1;

    a_ce0_assign_proc : process(grp_mp_mul_14785_fu_58_a_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            a_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            a_ce0 <= grp_mp_mul_14785_fu_58_a_ce0;
        else 
            a_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_ce1_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            a_ce1 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_a_ce1;
        else 
            a_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_done)
    begin
        if ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_rdc_mont_140_fu_110_ap_done)
    begin
        if ((grp_rdc_mont_140_fu_110_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_mp_mul_14785_fu_58_ap_done)
    begin
        if ((grp_mp_mul_14785_fu_58_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_mp_mul_14785_fu_58_ap_done)
    begin
        if ((grp_mp_mul_14785_fu_58_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state8_on_subcall_done)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_rdc_mont_140_fu_110_ap_done, grp_mp_mul_152_fu_122_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_mp_mul_152_fu_122_ap_done = ap_const_logic_0) or (grp_rdc_mont_140_fu_110_ap_done = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_done, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_done, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_done = ap_const_logic_0) or (grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_done = ap_const_logic_0) or (grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_done, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_done = ap_const_logic_0) or (grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_rdc_mont_140_fu_110_ap_done, ap_CS_fsm_state14)
    begin
        if ((((grp_rdc_mont_140_fu_110_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_rdc_mont_140_fu_110_ap_done, ap_CS_fsm_state14)
    begin
        if (((grp_rdc_mont_140_fu_110_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    b_address0_assign_proc : process(grp_mp_mul_14785_fu_58_b_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            b_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            b_address0 <= grp_mp_mul_14785_fu_58_b_address0;
        else 
            b_address0 <= "XXXX";
        end if; 
    end process;

    b_address1 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_address1;

    b_ce0_assign_proc : process(grp_mp_mul_14785_fu_58_b_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            b_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            b_ce0 <= grp_mp_mul_14785_fu_58_b_ce0;
        else 
            b_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    b_ce1_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            b_ce1 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_b_ce1;
        else 
            b_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    c_address0 <= grp_rdc_mont_140_fu_110_mc_address0;

    c_ce0_assign_proc : process(grp_rdc_mont_140_fu_110_mc_ce0, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            c_ce0 <= grp_rdc_mont_140_fu_110_mc_ce0;
        else 
            c_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    c_d0 <= grp_rdc_mont_140_fu_110_mc_d0;

    c_we0_assign_proc : process(grp_rdc_mont_140_fu_110_mc_we0, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            c_we0 <= grp_rdc_mont_140_fu_110_mc_we0;
        else 
            c_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_ap_start_reg;
    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_ap_start_reg;
    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_ap_start_reg;
    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_ap_start_reg;
    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_ap_start_reg;
    grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_ap_start_reg;

    grp_mp_mul_14785_fu_58_a_offset1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_mp_mul_14785_fu_58_a_offset1 <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_mp_mul_14785_fu_58_a_offset1 <= ap_const_lv1_0;
        else 
            grp_mp_mul_14785_fu_58_a_offset1 <= "X";
        end if; 
    end process;

    grp_mp_mul_14785_fu_58_ap_start <= grp_mp_mul_14785_fu_58_ap_start_reg;

    grp_mp_mul_14785_fu_58_b_offset_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_mp_mul_14785_fu_58_b_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_mp_mul_14785_fu_58_b_offset <= ap_const_lv1_0;
        else 
            grp_mp_mul_14785_fu_58_b_offset <= "X";
        end if; 
    end process;

    grp_mp_mul_152_fu_122_ap_start <= grp_mp_mul_152_fu_122_ap_start_reg;
    grp_rdc_mont_140_fu_110_ap_start <= grp_rdc_mont_140_fu_110_ap_start_reg;

    grp_rdc_mont_140_fu_110_ma_q0_assign_proc : process(tt2_q0, tt3_q0, ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_rdc_mont_140_fu_110_ma_q0 <= tt2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_rdc_mont_140_fu_110_ma_q0 <= tt3_q0;
        else 
            grp_rdc_mont_140_fu_110_ma_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rdc_mont_140_fu_110_mc_offset_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_rdc_mont_140_fu_110_mc_offset <= ap_const_lv1_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_rdc_mont_140_fu_110_mc_offset <= ap_const_lv1_0;
        else 
            grp_rdc_mont_140_fu_110_mc_offset <= "X";
        end if; 
    end process;


    t1_address0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_address0, grp_mp_mul_152_fu_122_a_address0, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_address0 <= grp_mp_mul_152_fu_122_a_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t1_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_address0;
        else 
            t1_address0 <= "XXX";
        end if; 
    end process;


    t1_ce0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_ce0, grp_mp_mul_152_fu_122_a_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t1_ce0 <= grp_mp_mul_152_fu_122_a_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t1_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_ce0;
        else 
            t1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t1_we0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t1_we0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1_fu_74_t1_we0;
        else 
            t1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    t2_address0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_address0, grp_mp_mul_152_fu_122_b_address0, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t2_address0 <= grp_mp_mul_152_fu_122_b_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t2_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_address0;
        else 
            t2_address0 <= "XXX";
        end if; 
    end process;


    t2_ce0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_ce0, grp_mp_mul_152_fu_122_b_ce0, ap_CS_fsm_state6, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            t2_ce0 <= grp_mp_mul_152_fu_122_b_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t2_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_ce0;
        else 
            t2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    t2_we0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            t2_we0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1194_fu_81_t2_we0;
        else 
            t2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tt1_address0_assign_proc : process(grp_mp_mul_14785_fu_58_c_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt1_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt1_address0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tt1_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt1_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tt1_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tt1_address0 <= grp_mp_mul_14785_fu_58_c_address0;
        else 
            tt1_address0 <= "XXXX";
        end if; 
    end process;


    tt1_ce0_assign_proc : process(grp_mp_mul_14785_fu_58_c_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt1_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tt1_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt1_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tt1_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tt1_ce0 <= grp_mp_mul_14785_fu_58_c_ce0;
        else 
            tt1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tt1_ce1_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt1_ce1 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_ce1;
        else 
            tt1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tt1_d0_assign_proc : process(grp_mp_mul_14785_fu_58_c_d0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_d0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt1_d0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tt1_d0 <= grp_mp_mul_14785_fu_58_c_d0;
        else 
            tt1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tt1_we0_assign_proc : process(grp_mp_mul_14785_fu_58_c_we0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_we0, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt1_we0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tt1_we0 <= grp_mp_mul_14785_fu_58_c_we0;
        else 
            tt1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tt2_address0_assign_proc : process(grp_mp_mul_14785_fu_58_c_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt2_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt2_address0, grp_rdc_mont_140_fu_110_ma_address0, grp_mp_mul_152_fu_122_c_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tt2_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            tt2_address0 <= grp_mp_mul_152_fu_122_c_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            tt2_address0 <= grp_rdc_mont_140_fu_110_ma_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt2_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tt2_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tt2_address0 <= grp_mp_mul_14785_fu_58_c_address0;
        else 
            tt2_address0 <= "XXXX";
        end if; 
    end process;


    tt2_ce0_assign_proc : process(grp_mp_mul_14785_fu_58_c_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt2_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt2_ce0, grp_rdc_mont_140_fu_110_ma_ce0, grp_mp_mul_152_fu_122_c_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tt2_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            tt2_ce0 <= grp_mp_mul_152_fu_122_c_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            tt2_ce0 <= grp_rdc_mont_140_fu_110_ma_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt2_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_349_1195_fu_104_tt2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tt2_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tt2_ce0 <= grp_mp_mul_14785_fu_58_c_ce0;
        else 
            tt2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tt2_ce1_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tt2_ce1 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_ce1;
        else 
            tt2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tt2_d0_assign_proc : process(grp_mp_mul_14785_fu_58_c_d0, grp_mp_mul_152_fu_122_c_d0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_d0, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tt2_d0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            tt2_d0 <= grp_mp_mul_152_fu_122_c_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tt2_d0 <= grp_mp_mul_14785_fu_58_c_d0;
        else 
            tt2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tt2_we0_assign_proc : process(grp_mp_mul_14785_fu_58_c_we0, grp_mp_mul_152_fu_122_c_we0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_we0, ap_CS_fsm_state4, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            tt2_we0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1196_fu_129_tt2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            tt2_we0 <= grp_mp_mul_152_fu_122_c_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tt2_we0 <= grp_mp_mul_14785_fu_58_c_we0;
        else 
            tt2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    tt3_address0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_address0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_address0, grp_rdc_mont_140_fu_110_ma_address0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            tt3_address0 <= grp_rdc_mont_140_fu_110_ma_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt3_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tt3_address0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_address0;
        else 
            tt3_address0 <= "XXXX";
        end if; 
    end process;


    tt3_ce0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_ce0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_ce0, grp_rdc_mont_140_fu_110_ma_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            tt3_ce0 <= grp_rdc_mont_140_fu_110_ma_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt3_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tt3_ce0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_ce0;
        else 
            tt3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tt3_d0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_d0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_d0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt3_d0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tt3_d0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_d0;
        else 
            tt3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tt3_we0_assign_proc : process(grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_we0, grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_we0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            tt3_we0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_199_1_fu_96_tt3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            tt3_we0 <= grp_fp2mul503_mont_130_Pipeline_VITIS_LOOP_169_1_fu_88_tt3_we0;
        else 
            tt3_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
