#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fb5f6c3d850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fb5f6c17460 .scope module, "Find_CorrectedAngles_tb" "Find_CorrectedAngles_tb" 3 5;
 .timescale -9 -12;
v0x7fb5f6c55db0_0 .var "CurrentDistance", 15 0;
v0x7fb5f6c55e40_0 .var "Find_CorrectAngle", 0 0;
v0x7fb5f6c55ed0_0 .var "FirstSampleAngle", 15 0;
v0x7fb5f6c55f60_0 .var "IntervalSampleAngle", 15 0;
v0x7fb5f6c55ff0_0 .net "angle_out", 15 0, v0x7fb5f6c55070_0;  1 drivers
v0x7fb5f6c560c0_0 .var "clk_in", 0 0;
v0x7fb5f6c56150_0 .net "distance_out", 15 0, v0x7fb5f6c55460_0;  1 drivers
v0x7fb5f6c56200_0 .net "new_data_out", 0 0, v0x7fb5f6c552c0_0;  1 drivers
v0x7fb5f6c562b0_0 .var "package_Sample_Index", 15 0;
v0x7fb5f6c563c0_0 .var "rst_in", 0 0;
S_0x7fb5f6c455b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 59, 3 59 0, S_0x7fb5f6c17460;
 .timescale -9 -12;
v0x7fb5f6c44c70_0 .var/2s "i", 31 0;
S_0x7fb5f6c51e80 .scope module, "myAngleCorrector" "Find_CorrectedAngles" 3 21, 4 11 0, S_0x7fb5f6c17460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "FirstSampleAngle";
    .port_info 3 /INPUT 16 "IntervalSampleAngle";
    .port_info 4 /INPUT 16 "package_Sample_Index";
    .port_info 5 /INPUT 16 "distance";
    .port_info 6 /INPUT 1 "data_valid_in";
    .port_info 7 /OUTPUT 16 "angle_out";
    .port_info 8 /OUTPUT 16 "distance_out";
    .port_info 9 /OUTPUT 1 "data_valid_out";
P_0x7fb5f6c52050 .param/l "RAM1_DEPTH" 1 4 25, +C4<00000000000000000100000000000000>;
P_0x7fb5f6c52090 .param/l "RAM1_WIDTH" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x7fb5f6c520d0 .param/l "RAM2_DEPTH" 1 4 47, +C4<00000000000000000000001000101111>;
P_0x7fb5f6c52110 .param/l "RAM2_WIDTH" 1 4 46, +C4<00000000000000000000000000010000>;
enum0x7fb5f6c04a30 .enum2/s (32)
   "IDLE" 0,
   "IS_DISTANCE_VALID" 1,
   "WAIT4_CLOCK_CYCLES" 2,
   "FIND_CORRECT_ANGLE" 3
 ;
v0x7fb5f6c54dd0_0 .var/s "AngleCorrectForDistance", 15 0;
v0x7fb5f6c54e90_0 .var/s "AngleCorrectForDistance32", 31 0;
v0x7fb5f6c54f30_0 .net "FirstSampleAngle", 15 0, v0x7fb5f6c55ed0_0;  1 drivers
v0x7fb5f6c54fc0_0 .net "IntervalSampleAngle", 15 0, v0x7fb5f6c55f60_0;  1 drivers
v0x7fb5f6c55070_0 .var "angle_out", 15 0;
v0x7fb5f6c55160_0 .net "clk_in", 0 0, v0x7fb5f6c560c0_0;  1 drivers
v0x7fb5f6c55230_0 .net "data_valid_in", 0 0, v0x7fb5f6c55e40_0;  1 drivers
v0x7fb5f6c552c0_0 .var "data_valid_out", 0 0;
v0x7fb5f6c55350_0 .net "distance", 15 0, v0x7fb5f6c55db0_0;  1 drivers
v0x7fb5f6c55460_0 .var "distance_out", 15 0;
v0x7fb5f6c55510_0 .var "input_arctan_map", 13 0;
v0x7fb5f6c555d0_0 .net/s "output_arctan_map", 15 0, L_0x7fb5f6c6fcf0;  1 drivers
v0x7fb5f6c55660_0 .net "package_Sample_Index", 15 0, v0x7fb5f6c562b0_0;  1 drivers
v0x7fb5f6c556f0_0 .net "palette_address", 9 0, L_0x7fb5f6c6fbd0;  1 drivers
v0x7fb5f6c557c0_0 .net "rst_in", 0 0, v0x7fb5f6c563c0_0;  1 drivers
v0x7fb5f6c55890_0 .var "sample_angle", 31 0;
v0x7fb5f6c55920_0 .var "small_counter", 2 0;
v0x7fb5f6c55ab0_0 .var/2s "state", 31 0;
v0x7fb5f6c55b60_0 .var/s "summation", 31 0;
v0x7fb5f6c55c10_0 .var "temporary_angle", 31 0;
E_0x7fb5f6c52470/0 .event anyedge, v0x7fb5f6c54fc0_0, v0x7fb5f6c55660_0, v0x7fb5f6c55350_0, v0x7fb5f6c53480_0;
E_0x7fb5f6c52470/1 .event anyedge, v0x7fb5f6c54f30_0;
E_0x7fb5f6c52470 .event/or E_0x7fb5f6c52470/0, E_0x7fb5f6c52470/1;
S_0x7fb5f6c524f0 .scope module, "arctan_palette_mem" "xilinx_single_port_ram_read_first" 4 54, 5 10 0, S_0x7fb5f6c51e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0x7fb5f6c526c0 .param/str "INIT_FILE" 0 5 14, "data/../data/arctan_palette_hex.mem";
P_0x7fb5f6c52700 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000001000101111>;
P_0x7fb5f6c52740 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c52780 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000010000>;
v0x7fb5f6c531d0 .array "BRAM", 0 558, 15 0;
v0x7fb5f6c53270_0 .net "addra", 9 0, L_0x7fb5f6c6fbd0;  alias, 1 drivers
v0x7fb5f6c53320_0 .net "clka", 0 0, v0x7fb5f6c560c0_0;  alias, 1 drivers
L_0x7fb5f6d73128 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c533d0_0 .net "dina", 15 0, L_0x7fb5f6d73128;  1 drivers
v0x7fb5f6c53480_0 .net "douta", 15 0, L_0x7fb5f6c6fcf0;  alias, 1 drivers
L_0x7fb5f6d731b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c53570_0 .net "ena", 0 0, L_0x7fb5f6d731b8;  1 drivers
v0x7fb5f6c53610_0 .var "ram_data", 15 0;
L_0x7fb5f6d73200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c536c0_0 .net "regcea", 0 0, L_0x7fb5f6d73200;  1 drivers
v0x7fb5f6c53760_0 .net "rsta", 0 0, v0x7fb5f6c563c0_0;  alias, 1 drivers
L_0x7fb5f6d73170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c53870_0 .net "wea", 0 0, L_0x7fb5f6d73170;  1 drivers
S_0x7fb5f6c52a60 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fb5f6c524f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c52a60
v0x7fb5f6c52ce0_0 .var/i "depth", 31 0;
TD_Find_CorrectedAngles_tb.myAngleCorrector.arctan_palette_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x7fb5f6c52ce0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x7fb5f6c52ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c52ce0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x7fb5f6c52d80 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fb5f6c524f0;
 .timescale -9 -12;
L_0x7fb5f6c6fcf0 .functor BUFZ 16, v0x7fb5f6c52f30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb5f6c52f30_0 .var "douta_reg", 15 0;
E_0x7fb5f6c52ef0 .event posedge, v0x7fb5f6c53320_0;
S_0x7fb5f6c52ff0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x7fb5f6c524f0;
 .timescale -9 -12;
S_0x7fb5f6c53980 .scope module, "map_mem" "xilinx_single_port_ram_read_first" 4 31, 5 10 0, S_0x7fb5f6c51e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 10 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 10 "douta";
P_0x7fb5f6c53b50 .param/str "INIT_FILE" 0 5 14, "data/../data/map_hex.mem";
P_0x7fb5f6c53b90 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000100000000000000>;
P_0x7fb5f6c53bd0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c53c10 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001010>;
v0x7fb5f6c54620 .array "BRAM", 0 16383, 9 0;
v0x7fb5f6c546c0_0 .net "addra", 13 0, v0x7fb5f6c55510_0;  1 drivers
v0x7fb5f6c54770_0 .net "clka", 0 0, v0x7fb5f6c560c0_0;  alias, 1 drivers
L_0x7fb5f6d73008 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c54840_0 .net "dina", 9 0, L_0x7fb5f6d73008;  1 drivers
v0x7fb5f6c548d0_0 .net "douta", 9 0, L_0x7fb5f6c6fbd0;  alias, 1 drivers
L_0x7fb5f6d73098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c549b0_0 .net "ena", 0 0, L_0x7fb5f6d73098;  1 drivers
v0x7fb5f6c54a40_0 .var "ram_data", 9 0;
L_0x7fb5f6d730e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c54af0_0 .net "regcea", 0 0, L_0x7fb5f6d730e0;  1 drivers
v0x7fb5f6c54b90_0 .net "rsta", 0 0, v0x7fb5f6c563c0_0;  alias, 1 drivers
L_0x7fb5f6d73050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c54cc0_0 .net "wea", 0 0, L_0x7fb5f6d73050;  1 drivers
S_0x7fb5f6c53f10 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fb5f6c53980;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c53f10
v0x7fb5f6c54190_0 .var/i "depth", 31 0;
TD_Find_CorrectedAngles_tb.myAngleCorrector.map_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v0x7fb5f6c54190_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x7fb5f6c54190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c54190_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_0x7fb5f6c54230 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fb5f6c53980;
 .timescale -9 -12;
L_0x7fb5f6c6fbd0 .functor BUFZ 10, v0x7fb5f6c543a0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x7fb5f6c543a0_0 .var "douta_reg", 9 0;
S_0x7fb5f6c54440 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x7fb5f6c53980;
 .timescale -9 -12;
S_0x7fb5f6c28aa0 .scope module, "Lidar_Mini_TopLevel" "Lidar_Mini_TopLevel" 6 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "rx_in";
    .port_info 3 /INPUT 1 "run_protocol_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "new_data_out";
    .port_info 6 /OUTPUT 32 "angle_distance_out";
P_0x7fb5f6c41f60 .param/l "NUM_SAMPLES" 1 6 62, +C4<00000000000000011000011010100000>;
enum0x7fb5f6c06560 .enum2/s (32)
   "IDLE" 0,
   "START_PROTOCOL" 1,
   "SCAN_DOTS" 2
 ;
L_0x7fb5f6c70670 .functor AND 1, v0x7fb5f6c623e0_0, L_0x7fb5f6c70290, C4<1>, C4<1>;
v0x7fb5f6c61300_0 .net "EnableProtocol", 0 0, L_0x7fb5f6c70290;  1 drivers
v0x7fb5f6c613b0_0 .net "New_Angle_Out", 15 0, v0x7fb5f6c59cb0_0;  1 drivers
v0x7fb5f6c61490_0 .net "New_Distance_Out", 15 0, v0x7fb5f6c5a0a0_0;  1 drivers
v0x7fb5f6c61560_0 .net "New_Scan_Dot_Received", 0 0, v0x7fb5f6c59f00_0;  1 drivers
L_0x7fb5f6d732d8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c61630_0 .net/2s *"_ivl_0", 31 0, L_0x7fb5f6d732d8;  1 drivers
v0x7fb5f6c61700_0 .var "angle_distance_out", 31 0;
o0x7fb5f6d42c98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c61790_0 .net "clk_in", 0 0, o0x7fb5f6d42c98;  0 drivers
v0x7fb5f6c61820_0 .var "counter", 16 0;
v0x7fb5f6c618b0_0 .net "data_from_lidar_received", 7 0, v0x7fb5f6c5eee0_0;  1 drivers
v0x7fb5f6c619c0_0 .net "data_going_to_lidar", 7 0, v0x7fb5f6c605f0_0;  1 drivers
v0x7fb5f6c61a50_0 .net "data_has_been_received_from_lidar", 0 0, v0x7fb5f6c5f1d0_0;  1 drivers
v0x7fb5f6c61ae0_0 .net "data_has_been_sent_to_lidar", 0 0, v0x7fb5f6c61120_0;  1 drivers
v0x7fb5f6c61bb0_0 .var "error_out", 3 0;
v0x7fb5f6c61c40_0 .var "new_data_out", 0 0;
o0x7fb5f6d42db8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c61cd0_0 .net "rst_in", 0 0, o0x7fb5f6d42db8;  0 drivers
o0x7fb5f6d45308 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c61d60_0 .net "run_protocol_in", 0 0, o0x7fb5f6d45308;  0 drivers
o0x7fb5f6d44a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c61e00_0 .net "rx_in", 0 0, o0x7fb5f6d44a68;  0 drivers
v0x7fb5f6c61f90_0 .net "send_data_to_lidar", 0 0, v0x7fb5f6c60740_0;  1 drivers
v0x7fb5f6c62020_0 .var "start_Lidar", 0 0;
v0x7fb5f6c620b0_0 .var/2s "state", 31 0;
v0x7fb5f6c62140_0 .net "subtype_o", 31 0, L_0x7fb5f6c70130;  1 drivers
v0x7fb5f6c621d0_0 .net "successfully_started", 0 0, v0x7fb5f6c5ff50_0;  1 drivers
v0x7fb5f6c62280_0 .net "tx_out", 0 0, v0x7fb5f6c61240_0;  1 drivers
v0x7fb5f6c62330_0 .net "type_o", 7 0, L_0x7fb5f6c701e0;  1 drivers
v0x7fb5f6c623e0_0 .var "valid_in", 0 0;
L_0x7fb5f6c70290 .cmp/eq 32, v0x7fb5f6c620b0_0, L_0x7fb5f6d732d8;
S_0x7fb5f6c56450 .scope module, "myLiDAR_Protocol" "LiDAR_Protocol" 6 76, 7 5 0, S_0x7fb5f6c28aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "read_bytesison_i";
    .port_info 3 /INPUT 8 "rx_data";
    .port_info 4 /INPUT 1 "rx_valid";
    .port_info 5 /OUTPUT 1 "new_data_out";
    .port_info 6 /OUTPUT 16 "angle_out";
    .port_info 7 /OUTPUT 16 "distance_out";
P_0x7fb5f6c56610 .param/l "PH" 1 7 17, C4<0101010110101010>;
P_0x7fb5f6c56650 .param/l "PH1" 1 7 18, C4<10101010>;
P_0x7fb5f6c56690 .param/l "PH2" 1 7 19, C4<01010101>;
P_0x7fb5f6c566d0 .param/l "PackagePaidBytes" 1 7 20, +C4<00000000000000000000000000001010>;
enum0x7fb5f6c09ae0 .enum2/s (32)
   "IDLE" 0,
   "READ_FIRST_BYTE" 1,
   "READ_SECOND_BYTE" 2,
   "READ_THIRD_BYTE" 3,
   "READ_FOURTH_BYTE" 4,
   "READ_FIFTH_BYTE" 5,
   "READ_SIXTH_BYTE" 6,
   "PROCESS_SIXTH_BYTE" 7,
   "READ_SEVENTH_BYTE" 8,
   "READ_EIGHT_BYTE" 9,
   "PROCESS_EIGHT_BYTE" 10,
   "READ_NINTH_BYTE" 11,
   "READ_TENTH_BYTE" 12,
   "READ_DISTANCES" 13,
   "READ_ONE_DISTANCE_BYTE" 14,
   "FINISHED_LOOP" 15,
   "FINISHED_LOOP_PART_2" 16,
   "FINISHED_LOOP_PART_3" 17,
   "PROCESS_ALL_DATA" 18,
   "ERROR_STATE" 19
 ;
v0x7fb5f6c5c940_0 .var "CheckSum", 15 0;
v0x7fb5f6c5ca00_0 .var "CheckSumCal", 15 0;
v0x7fb5f6c5caa0_0 .var "CheckSumResult", 0 0;
v0x7fb5f6c5cb30_0 .var "CurrentDistance", 15 0;
v0x7fb5f6c5cbe0_0 .var "Find_CorrectAngle", 0 0;
v0x7fb5f6c5ccb0_0 .var "Find_IntervalAngle", 0 0;
v0x7fb5f6c5cd60_0 .var "FirstSampleAngle", 15 0;
v0x7fb5f6c5ce30_0 .net "Found_IntervalAngle", 0 0, v0x7fb5f6c5c090_0;  1 drivers
v0x7fb5f6c5cec0_0 .net "IntervalSampleAngle", 15 0, v0x7fb5f6c5bce0_0;  1 drivers
v0x7fb5f6c5cfd0_0 .var "LastSampleAngle", 15 0;
v0x7fb5f6c5d060_0 .var "LastSampleAngleCal", 15 0;
v0x7fb5f6c5d0f0_0 .var "SampleNumlAndCTCal", 15 0;
v0x7fb5f6c5d190_0 .net "angle_out", 15 0, v0x7fb5f6c59cb0_0;  alias, 1 drivers
v0x7fb5f6c5d250_0 .net "busy_out", 0 0, v0x7fb5f6c5b210_0;  1 drivers
v0x7fb5f6c5d320_0 .net "clk_in", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
v0x7fb5f6c5d3b0_0 .var "counter_read_bytes", 4 0;
v0x7fb5f6c5d450_0 .var "currentByte", 7 0;
v0x7fb5f6c5d5e0_0 .net "distance_out", 15 0, v0x7fb5f6c5a0a0_0;  alias, 1 drivers
v0x7fb5f6c5d6a0_0 .net "error_out", 0 0, v0x7fb5f6c5b720_0;  1 drivers
v0x7fb5f6c5d730_0 .net "new_data_out", 0 0, v0x7fb5f6c59f00_0;  alias, 1 drivers
v0x7fb5f6c5d7c0_0 .var "next_rear", 4 0;
v0x7fb5f6c5d850_0 .var "package_CT", 15 0;
v0x7fb5f6c5d8e0_0 .var "package_Sample_Index", 15 0;
v0x7fb5f6c5d990_0 .var "package_Sample_Num", 15 0;
v0x7fb5f6c5da40_0 .var "pop", 0 0;
v0x7fb5f6c5dad0_0 .var "push", 0 0;
v0x7fb5f6c5db60 .array "queue", 0 31, 7 0;
v0x7fb5f6c5df00_0 .var "queue_input_data", 7 0;
v0x7fb5f6c5dfb0_0 .var "queue_pointer", 4 0;
v0x7fb5f6c5e060_0 .net "read_bytesison_i", 0 0, L_0x7fb5f6c70670;  1 drivers
v0x7fb5f6c5e100_0 .var "rear", 4 0;
v0x7fb5f6c5e1b0_0 .net "rst_in", 0 0, o0x7fb5f6d42db8;  alias, 0 drivers
v0x7fb5f6c5e240_0 .net "rx_data", 7 0, v0x7fb5f6c5eee0_0;  alias, 1 drivers
v0x7fb5f6c5d500_0 .net "rx_valid", 0 0, v0x7fb5f6c5f1d0_0;  alias, 1 drivers
v0x7fb5f6c5e4d0_0 .var/2s "state", 31 0;
E_0x7fb5f6c56990/0 .event anyedge, v0x7fb5f6c5e100_0, v0x7fb5f6c5e240_0, v0x7fb5f6c5d500_0, v0x7fb5f6c5dfb0_0;
v0x7fb5f6c5db60_0 .array/port v0x7fb5f6c5db60, 0;
v0x7fb5f6c5db60_1 .array/port v0x7fb5f6c5db60, 1;
v0x7fb5f6c5db60_2 .array/port v0x7fb5f6c5db60, 2;
v0x7fb5f6c5db60_3 .array/port v0x7fb5f6c5db60, 3;
E_0x7fb5f6c56990/1 .event anyedge, v0x7fb5f6c5db60_0, v0x7fb5f6c5db60_1, v0x7fb5f6c5db60_2, v0x7fb5f6c5db60_3;
v0x7fb5f6c5db60_4 .array/port v0x7fb5f6c5db60, 4;
v0x7fb5f6c5db60_5 .array/port v0x7fb5f6c5db60, 5;
v0x7fb5f6c5db60_6 .array/port v0x7fb5f6c5db60, 6;
v0x7fb5f6c5db60_7 .array/port v0x7fb5f6c5db60, 7;
E_0x7fb5f6c56990/2 .event anyedge, v0x7fb5f6c5db60_4, v0x7fb5f6c5db60_5, v0x7fb5f6c5db60_6, v0x7fb5f6c5db60_7;
v0x7fb5f6c5db60_8 .array/port v0x7fb5f6c5db60, 8;
v0x7fb5f6c5db60_9 .array/port v0x7fb5f6c5db60, 9;
v0x7fb5f6c5db60_10 .array/port v0x7fb5f6c5db60, 10;
v0x7fb5f6c5db60_11 .array/port v0x7fb5f6c5db60, 11;
E_0x7fb5f6c56990/3 .event anyedge, v0x7fb5f6c5db60_8, v0x7fb5f6c5db60_9, v0x7fb5f6c5db60_10, v0x7fb5f6c5db60_11;
v0x7fb5f6c5db60_12 .array/port v0x7fb5f6c5db60, 12;
v0x7fb5f6c5db60_13 .array/port v0x7fb5f6c5db60, 13;
v0x7fb5f6c5db60_14 .array/port v0x7fb5f6c5db60, 14;
v0x7fb5f6c5db60_15 .array/port v0x7fb5f6c5db60, 15;
E_0x7fb5f6c56990/4 .event anyedge, v0x7fb5f6c5db60_12, v0x7fb5f6c5db60_13, v0x7fb5f6c5db60_14, v0x7fb5f6c5db60_15;
v0x7fb5f6c5db60_16 .array/port v0x7fb5f6c5db60, 16;
v0x7fb5f6c5db60_17 .array/port v0x7fb5f6c5db60, 17;
v0x7fb5f6c5db60_18 .array/port v0x7fb5f6c5db60, 18;
v0x7fb5f6c5db60_19 .array/port v0x7fb5f6c5db60, 19;
E_0x7fb5f6c56990/5 .event anyedge, v0x7fb5f6c5db60_16, v0x7fb5f6c5db60_17, v0x7fb5f6c5db60_18, v0x7fb5f6c5db60_19;
v0x7fb5f6c5db60_20 .array/port v0x7fb5f6c5db60, 20;
v0x7fb5f6c5db60_21 .array/port v0x7fb5f6c5db60, 21;
v0x7fb5f6c5db60_22 .array/port v0x7fb5f6c5db60, 22;
v0x7fb5f6c5db60_23 .array/port v0x7fb5f6c5db60, 23;
E_0x7fb5f6c56990/6 .event anyedge, v0x7fb5f6c5db60_20, v0x7fb5f6c5db60_21, v0x7fb5f6c5db60_22, v0x7fb5f6c5db60_23;
v0x7fb5f6c5db60_24 .array/port v0x7fb5f6c5db60, 24;
v0x7fb5f6c5db60_25 .array/port v0x7fb5f6c5db60, 25;
v0x7fb5f6c5db60_26 .array/port v0x7fb5f6c5db60, 26;
v0x7fb5f6c5db60_27 .array/port v0x7fb5f6c5db60, 27;
E_0x7fb5f6c56990/7 .event anyedge, v0x7fb5f6c5db60_24, v0x7fb5f6c5db60_25, v0x7fb5f6c5db60_26, v0x7fb5f6c5db60_27;
v0x7fb5f6c5db60_28 .array/port v0x7fb5f6c5db60, 28;
v0x7fb5f6c5db60_29 .array/port v0x7fb5f6c5db60, 29;
v0x7fb5f6c5db60_30 .array/port v0x7fb5f6c5db60, 30;
v0x7fb5f6c5db60_31 .array/port v0x7fb5f6c5db60, 31;
E_0x7fb5f6c56990/8 .event anyedge, v0x7fb5f6c5db60_28, v0x7fb5f6c5db60_29, v0x7fb5f6c5db60_30, v0x7fb5f6c5db60_31;
E_0x7fb5f6c56990 .event/or E_0x7fb5f6c56990/0, E_0x7fb5f6c56990/1, E_0x7fb5f6c56990/2, E_0x7fb5f6c56990/3, E_0x7fb5f6c56990/4, E_0x7fb5f6c56990/5, E_0x7fb5f6c56990/6, E_0x7fb5f6c56990/7, E_0x7fb5f6c56990/8;
S_0x7fb5f6c56b10 .scope module, "myAngleCorrector" "Find_CorrectedAngles" 7 70, 4 11 0, S_0x7fb5f6c56450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "FirstSampleAngle";
    .port_info 3 /INPUT 16 "IntervalSampleAngle";
    .port_info 4 /INPUT 16 "package_Sample_Index";
    .port_info 5 /INPUT 16 "distance";
    .port_info 6 /INPUT 1 "data_valid_in";
    .port_info 7 /OUTPUT 16 "angle_out";
    .port_info 8 /OUTPUT 16 "distance_out";
    .port_info 9 /OUTPUT 1 "data_valid_out";
P_0x7fb5f6c56ce0 .param/l "RAM1_DEPTH" 1 4 25, +C4<00000000000000000100000000000000>;
P_0x7fb5f6c56d20 .param/l "RAM1_WIDTH" 1 4 24, +C4<00000000000000000000000000001010>;
P_0x7fb5f6c56d60 .param/l "RAM2_DEPTH" 1 4 47, +C4<00000000000000000000001000101111>;
P_0x7fb5f6c56da0 .param/l "RAM2_WIDTH" 1 4 46, +C4<00000000000000000000000000010000>;
enum0x7fb5f6c0d550 .enum2/s (32)
   "IDLE" 0,
   "IS_DISTANCE_VALID" 1,
   "WAIT4_CLOCK_CYCLES" 2,
   "FIND_CORRECT_ANGLE" 3
 ;
v0x7fb5f6c59a10_0 .var/s "AngleCorrectForDistance", 15 0;
v0x7fb5f6c59ad0_0 .var/s "AngleCorrectForDistance32", 31 0;
v0x7fb5f6c59b70_0 .net "FirstSampleAngle", 15 0, v0x7fb5f6c5cd60_0;  1 drivers
v0x7fb5f6c59c00_0 .net "IntervalSampleAngle", 15 0, v0x7fb5f6c5bce0_0;  alias, 1 drivers
v0x7fb5f6c59cb0_0 .var "angle_out", 15 0;
v0x7fb5f6c59da0_0 .net "clk_in", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
v0x7fb5f6c59e70_0 .net "data_valid_in", 0 0, v0x7fb5f6c5cbe0_0;  1 drivers
v0x7fb5f6c59f00_0 .var "data_valid_out", 0 0;
v0x7fb5f6c59f90_0 .net "distance", 15 0, v0x7fb5f6c5cb30_0;  1 drivers
v0x7fb5f6c5a0a0_0 .var "distance_out", 15 0;
v0x7fb5f6c5a150_0 .var "input_arctan_map", 13 0;
v0x7fb5f6c5a210_0 .net/s "output_arctan_map", 15 0, L_0x7fb5f6c70480;  1 drivers
v0x7fb5f6c5a2a0_0 .net "package_Sample_Index", 15 0, v0x7fb5f6c5d8e0_0;  1 drivers
v0x7fb5f6c5a330_0 .net "palette_address", 9 0, L_0x7fb5f6c70390;  1 drivers
v0x7fb5f6c5a400_0 .net "rst_in", 0 0, o0x7fb5f6d42db8;  alias, 0 drivers
v0x7fb5f6c5a4d0_0 .var "sample_angle", 31 0;
v0x7fb5f6c5a560_0 .var "small_counter", 2 0;
v0x7fb5f6c5a6f0_0 .var/2s "state", 31 0;
v0x7fb5f6c5a7a0_0 .var/s "summation", 31 0;
v0x7fb5f6c5a850_0 .var "temporary_angle", 31 0;
E_0x7fb5f6c570a0/0 .event anyedge, v0x7fb5f6c59c00_0, v0x7fb5f6c5a2a0_0, v0x7fb5f6c59f90_0, v0x7fb5f6c580c0_0;
E_0x7fb5f6c570a0/1 .event anyedge, v0x7fb5f6c59b70_0;
E_0x7fb5f6c570a0 .event/or E_0x7fb5f6c570a0/0, E_0x7fb5f6c570a0/1;
S_0x7fb5f6c57130 .scope module, "arctan_palette_mem" "xilinx_single_port_ram_read_first" 4 54, 5 10 0, S_0x7fb5f6c56b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 16 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 16 "douta";
P_0x7fb5f6c57300 .param/str "INIT_FILE" 0 5 14, "data/../data/arctan_palette_hex.mem";
P_0x7fb5f6c57340 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000001000101111>;
P_0x7fb5f6c57380 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c573c0 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000010000>;
v0x7fb5f6c57e10 .array "BRAM", 0 558, 15 0;
v0x7fb5f6c57eb0_0 .net "addra", 9 0, L_0x7fb5f6c70390;  alias, 1 drivers
v0x7fb5f6c57f60_0 .net "clka", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
L_0x7fb5f6d73440 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c58010_0 .net "dina", 15 0, L_0x7fb5f6d73440;  1 drivers
v0x7fb5f6c580c0_0 .net "douta", 15 0, L_0x7fb5f6c70480;  alias, 1 drivers
L_0x7fb5f6d734d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c581b0_0 .net "ena", 0 0, L_0x7fb5f6d734d0;  1 drivers
v0x7fb5f6c58250_0 .var "ram_data", 15 0;
L_0x7fb5f6d73518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c58300_0 .net "regcea", 0 0, L_0x7fb5f6d73518;  1 drivers
v0x7fb5f6c583a0_0 .net "rsta", 0 0, o0x7fb5f6d42db8;  alias, 0 drivers
L_0x7fb5f6d73488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c584b0_0 .net "wea", 0 0, L_0x7fb5f6d73488;  1 drivers
S_0x7fb5f6c576a0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fb5f6c57130;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c576a0
v0x7fb5f6c57920_0 .var/i "depth", 31 0;
TD_Lidar_Mini_TopLevel.myLiDAR_Protocol.myAngleCorrector.arctan_palette_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v0x7fb5f6c57920_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x7fb5f6c57920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c57920_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_0x7fb5f6c579c0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fb5f6c57130;
 .timescale -9 -12;
L_0x7fb5f6c70480 .functor BUFZ 16, v0x7fb5f6c57b70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fb5f6c57b70_0 .var "douta_reg", 15 0;
E_0x7fb5f6c57b30 .event posedge, v0x7fb5f6c57f60_0;
S_0x7fb5f6c57c30 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x7fb5f6c57130;
 .timescale -9 -12;
S_0x7fb5f6c585c0 .scope module, "map_mem" "xilinx_single_port_ram_read_first" 4 31, 5 10 0, S_0x7fb5f6c56b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 14 "addra";
    .port_info 1 /INPUT 10 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 10 "douta";
P_0x7fb5f6c58790 .param/str "INIT_FILE" 0 5 14, "data/../data/map_hex.mem";
P_0x7fb5f6c587d0 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000100000000000000>;
P_0x7fb5f6c58810 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c58850 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001010>;
v0x7fb5f6c59260 .array "BRAM", 0 16383, 9 0;
v0x7fb5f6c59300_0 .net "addra", 13 0, v0x7fb5f6c5a150_0;  1 drivers
v0x7fb5f6c593b0_0 .net "clka", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
L_0x7fb5f6d73320 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c59480_0 .net "dina", 9 0, L_0x7fb5f6d73320;  1 drivers
v0x7fb5f6c59510_0 .net "douta", 9 0, L_0x7fb5f6c70390;  alias, 1 drivers
L_0x7fb5f6d733b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c595f0_0 .net "ena", 0 0, L_0x7fb5f6d733b0;  1 drivers
v0x7fb5f6c59680_0 .var "ram_data", 9 0;
L_0x7fb5f6d733f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c59730_0 .net "regcea", 0 0, L_0x7fb5f6d733f8;  1 drivers
v0x7fb5f6c597d0_0 .net "rsta", 0 0, o0x7fb5f6d42db8;  alias, 0 drivers
L_0x7fb5f6d73368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c59900_0 .net "wea", 0 0, L_0x7fb5f6d73368;  1 drivers
S_0x7fb5f6c58b50 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x7fb5f6c585c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c58b50
v0x7fb5f6c58dd0_0 .var/i "depth", 31 0;
TD_Lidar_Mini_TopLevel.myLiDAR_Protocol.myAngleCorrector.map_mem.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v0x7fb5f6c58dd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x7fb5f6c58dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c58dd0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_0x7fb5f6c58e70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x7fb5f6c585c0;
 .timescale -9 -12;
L_0x7fb5f6c70390 .functor BUFZ 10, v0x7fb5f6c58fe0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x7fb5f6c58fe0_0 .var "douta_reg", 9 0;
S_0x7fb5f6c59080 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_0x7fb5f6c585c0;
 .timescale -9 -12;
S_0x7fb5f6c5a9f0 .scope module, "myIntervalAngle" "Find_IntervalSampleAngle" 7 55, 8 4 0, S_0x7fb5f6c56450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "FirstSampleAngle";
    .port_info 3 /INPUT 16 "LastSampleAngle";
    .port_info 4 /INPUT 16 "package_Sample_Num";
    .port_info 5 /INPUT 1 "data_valid_in";
    .port_info 6 /OUTPUT 16 "IntervalSampleAngle";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "busy_out";
    .port_info 9 /OUTPUT 1 "error_out";
enum0x7fb5f6c09d00 .enum2/s (32)
   "IDLE" 0,
   "CALCULATE" 1,
   "WAIT" 2,
   "OUTPUT" 3
 ;
v0x7fb5f6c5bc50_0 .net "FirstSampleAngle", 15 0, v0x7fb5f6c5cd60_0;  alias, 1 drivers
v0x7fb5f6c5bce0_0 .var "IntervalSampleAngle", 15 0;
v0x7fb5f6c5bd70_0 .net "LastSampleAngle", 15 0, v0x7fb5f6c5cfd0_0;  1 drivers
v0x7fb5f6c5be00_0 .net "busy_out", 0 0, v0x7fb5f6c5b210_0;  alias, 1 drivers
v0x7fb5f6c5beb0_0 .net "clk_in", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
v0x7fb5f6c5c000_0 .net "data_valid_in", 0 0, v0x7fb5f6c5ccb0_0;  1 drivers
v0x7fb5f6c5c090_0 .var "data_valid_out", 0 0;
v0x7fb5f6c5c120_0 .var "dividend", 15 0;
v0x7fb5f6c5c1d0_0 .net "division_done", 0 0, v0x7fb5f6c5b3f0_0;  1 drivers
v0x7fb5f6c5c2e0_0 .var "divisor", 15 0;
v0x7fb5f6c5c370_0 .net "error_out", 0 0, v0x7fb5f6c5b720_0;  alias, 1 drivers
v0x7fb5f6c5c400_0 .net "package_Sample_Num", 15 0, v0x7fb5f6c5d990_0;  1 drivers
v0x7fb5f6c5c490_0 .net "quotient", 15 0, v0x7fb5f6c5b8d0_0;  1 drivers
v0x7fb5f6c5c520_0 .net "remainder", 15 0, v0x7fb5f6c5b980_0;  1 drivers
v0x7fb5f6c5c5d0_0 .net "rst_in", 0 0, o0x7fb5f6d42db8;  alias, 0 drivers
v0x7fb5f6c5c6e0_0 .var/2s "state", 31 0;
v0x7fb5f6c5c770_0 .var "valid_division", 0 0;
E_0x7fb5f6c5ac50 .event anyedge, v0x7fb5f6c5bd70_0, v0x7fb5f6c59b70_0, v0x7fb5f6c5c400_0;
S_0x7fb5f6c5aca0 .scope module, "mydividerx" "divider" 8 25, 9 4 0, S_0x7fb5f6c5a9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 16 "dividend_in";
    .port_info 3 /INPUT 16 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 16 "quotient_out";
    .port_info 6 /OUTPUT 16 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x7fb5f6c5ae70 .param/l "DIVIDING" 1 9 15, +C4<00000000000000000000000000000001>;
P_0x7fb5f6c5aeb0 .param/l "RESTING" 1 9 14, +C4<00000000000000000000000000000000>;
P_0x7fb5f6c5aef0 .param/l "WIDTH" 0 9 4, +C4<00000000000000000000000000010000>;
v0x7fb5f6c5b210_0 .var "busy_out", 0 0;
v0x7fb5f6c5b2c0_0 .net "clk_in", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
v0x7fb5f6c5b360_0 .net "data_valid_in", 0 0, v0x7fb5f6c5c770_0;  1 drivers
v0x7fb5f6c5b3f0_0 .var "data_valid_out", 0 0;
v0x7fb5f6c5b480_0 .var "dividend", 15 0;
v0x7fb5f6c5b510_0 .net "dividend_in", 15 0, v0x7fb5f6c5c120_0;  1 drivers
v0x7fb5f6c5b5c0_0 .var "divisor", 15 0;
v0x7fb5f6c5b670_0 .net "divisor_in", 15 0, v0x7fb5f6c5c2e0_0;  1 drivers
v0x7fb5f6c5b720_0 .var "error_out", 0 0;
v0x7fb5f6c5b830_0 .var "quotient", 15 0;
v0x7fb5f6c5b8d0_0 .var "quotient_out", 15 0;
v0x7fb5f6c5b980_0 .var "remainder_out", 15 0;
v0x7fb5f6c5ba30_0 .net "rst_in", 0 0, o0x7fb5f6d42db8;  alias, 0 drivers
v0x7fb5f6c5bac0_0 .var "state", 0 0;
S_0x7fb5f6c5e600 .scope module, "myRXLiDAR" "uart_rx" 6 30, 10 7 0, S_0x7fb5f6c28aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 8 "data_o";
    .port_info 3 /OUTPUT 1 "valid_o";
P_0x7fb5f6c5e7d0 .param/l "BIT_ZERO" 1 10 15, +C4<00000000000000000000000000000001>;
P_0x7fb5f6c5e810 .param/l "CLOCKS_PER_BAUD" 0 10 13, +C4<00000000000000000000001101100100>;
P_0x7fb5f6c5e850 .param/l "IDLE" 1 10 14, +C4<00000000000000000000000000000000>;
P_0x7fb5f6c5e890 .param/l "STOP_BIT" 1 10 16, +C4<00000000000000000000000000001001>;
v0x7fb5f6c5eb10_0 .net *"_ivl_0", 31 0, L_0x7fb5f6c6fe40;  1 drivers
L_0x7fb5f6d73248 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c5ebc0_0 .net *"_ivl_3", 15 0, L_0x7fb5f6d73248;  1 drivers
L_0x7fb5f6d73290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c5ec60_0 .net/2u *"_ivl_4", 31 0, L_0x7fb5f6d73290;  1 drivers
v0x7fb5f6c5ecf0_0 .var "baud_counter", 15 0;
v0x7fb5f6c5ed80_0 .var "ck_uart", 0 0;
v0x7fb5f6c5ee50_0 .net "clk", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
v0x7fb5f6c5eee0_0 .var "data_o", 7 0;
v0x7fb5f6c5ef70_0 .var "q_uart", 0 0;
v0x7fb5f6c5f000_0 .net "rx", 0 0, o0x7fb5f6d44a68;  alias, 0 drivers
v0x7fb5f6c5f120_0 .var "state", 3 0;
v0x7fb5f6c5f1d0_0 .var "valid_o", 0 0;
v0x7fb5f6c5f280_0 .net "zero_baud_counter", 0 0, L_0x7fb5f6c70050;  1 drivers
L_0x7fb5f6c6fe40 .concat [ 16 16 0 0], v0x7fb5f6c5ecf0_0, L_0x7fb5f6d73248;
L_0x7fb5f6c70050 .cmp/eq 32, L_0x7fb5f6c6fe40, L_0x7fb5f6d73290;
S_0x7fb5f6c5f330 .scope module, "myStartLiDAR" "Start_LiDAR" 6 44, 11 5 0, S_0x7fb5f6c28aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "start_scan_in";
    .port_info 3 /INPUT 8 "rx_data_in";
    .port_info 4 /INPUT 1 "rx_valid_in";
    .port_info 5 /INPUT 1 "tx_done_in";
    .port_info 6 /OUTPUT 8 "tx_data_out";
    .port_info 7 /OUTPUT 1 "tx_start_out";
    .port_info 8 /OUTPUT 1 "protocol_done_out";
    .port_info 9 /OUTPUT 32 "subtype_out";
    .port_info 10 /OUTPUT 8 "type_out";
P_0x7fb5f6c5f4f0 .param/l "LIDAR_ANS_SYNC_BYTE1" 1 11 42, C4<10100101>;
P_0x7fb5f6c5f530 .param/l "LIDAR_ANS_SYNC_BYTE2" 1 11 43, C4<01011010>;
P_0x7fb5f6c5f570 .param/l "LIDAR_ANS_TYPE_MEASUREMENT" 1 11 41, C4<10000001>;
P_0x7fb5f6c5f5b0 .param/l "LIDAR_CMDFLAG_HAS_PAYLOAD" 1 11 39, C4<10000000>;
P_0x7fb5f6c5f5f0 .param/l "LIDAR_CMD_RESET" 1 11 35, C4<10000000>;
P_0x7fb5f6c5f630 .param/l "LIDAR_CMD_SCAN" 1 11 34, C4<01100000>;
P_0x7fb5f6c5f670 .param/l "LIDAR_CMD_STOP" 1 11 33, C4<01100101>;
P_0x7fb5f6c5f6b0 .param/l "LIDAR_CMD_SYNC_BYTE" 1 11 40, C4<10100101>;
P_0x7fb5f6c5f6f0 .param/l "LIDAR_STATUS_ERROR" 1 11 38, C4<0010>;
P_0x7fb5f6c5f730 .param/l "LIDAR_STATUS_OK" 1 11 36, C4<0000>;
P_0x7fb5f6c5f770 .param/l "LIDAR_STATUS_WARNING" 1 11 37, C4<0001>;
enum0x7fb5f6c07cc0 .enum2/s (32)
   "IDLE1" 0,
   "SENDCOMMAND" 1,
   "TOGGLE_START" 2,
   "WAITFORVALID" 3,
   "SENDCOMMAND2" 4,
   "TOGGLE_START2" 5,
   "WAITFORVALID2" 6,
   "WAITFIRSTBYTE" 7,
   "CHECKFIRSTBYTERECEIVED" 8,
   "WAITSECONDBYTE" 9,
   "CHECKSECONDBYTERECEIVED" 10,
   "READBYTES" 11,
   "FINISH" 12
 ;
L_0x7fb5f6c70130 .functor BUFZ 32, v0x7fb5f6c604a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb5f6c701e0 .functor BUFZ 8, v0x7fb5f6c5fde0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fb5f6c5fc90_0 .net "clk_in", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
v0x7fb5f6c5fd30_0 .var "counter_read_bytes", 3 0;
v0x7fb5f6c5fde0_0 .var "data_type", 7 0;
v0x7fb5f6c5fea0_0 .var "first_byte_received", 7 0;
v0x7fb5f6c5ff50_0 .var "protocol_done_out", 0 0;
v0x7fb5f6c60030_0 .net "rst_in", 0 0, o0x7fb5f6d42db8;  alias, 0 drivers
v0x7fb5f6c600c0_0 .net "rx_data_in", 7 0, v0x7fb5f6c5eee0_0;  alias, 1 drivers
v0x7fb5f6c601a0_0 .net "rx_valid_in", 0 0, v0x7fb5f6c5f1d0_0;  alias, 1 drivers
v0x7fb5f6c60270_0 .var "second_byte_received", 7 0;
v0x7fb5f6c60380_0 .net "start_scan_in", 0 0, v0x7fb5f6c62020_0;  1 drivers
v0x7fb5f6c60410_0 .var/2s "start_state", 31 0;
v0x7fb5f6c604a0_0 .var "subType_size", 31 0;
v0x7fb5f6c60540_0 .net "subtype_out", 31 0, L_0x7fb5f6c70130;  alias, 1 drivers
v0x7fb5f6c605f0_0 .var "tx_data_out", 7 0;
v0x7fb5f6c606a0_0 .net "tx_done_in", 0 0, v0x7fb5f6c61120_0;  alias, 1 drivers
v0x7fb5f6c60740_0 .var "tx_start_out", 0 0;
v0x7fb5f6c607e0_0 .net "type_out", 7 0, L_0x7fb5f6c701e0;  alias, 1 drivers
S_0x7fb5f6c60a60 .scope module, "myTXLiDAR" "uart_tx" 6 20, 12 4 0, S_0x7fb5f6c28aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "data_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /OUTPUT 1 "done_o";
    .port_info 4 /OUTPUT 1 "tx";
P_0x7fb5f6c60bd0 .param/l "CLOCKS_PER_BAUD" 0 12 12, +C4<00000000000000000000001101100100>;
v0x7fb5f6c60cd0_0 .var "baud_counter", 9 0;
v0x7fb5f6c60d60_0 .var "bit_index", 3 0;
v0x7fb5f6c60e00_0 .var "buffer", 8 0;
v0x7fb5f6c60ec0_0 .net "clk", 0 0, o0x7fb5f6d42c98;  alias, 0 drivers
v0x7fb5f6c61050_0 .net "data_i", 7 0, v0x7fb5f6c605f0_0;  alias, 1 drivers
v0x7fb5f6c61120_0 .var "done_o", 0 0;
v0x7fb5f6c611b0_0 .net "start_i", 0 0, v0x7fb5f6c60740_0;  alias, 1 drivers
v0x7fb5f6c61240_0 .var "tx", 0 0;
S_0x7fb5f6c42670 .scope module, "bram_manager" "bram_manager" 13 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "write_in";
    .port_info 1 /INPUT 1 "read_in";
    .port_info 2 /INPUT 1 "clk_in";
    .port_info 3 /INPUT 1 "rst_in";
    .port_info 4 /INPUT 32 "angle_distance_input";
    .port_info 5 /OUTPUT 32 "angle_distance_output";
enum0x7fb5f6c0edd0 .enum2/s (32)
   "WRITEBRAM1" 0,
   "WRITEBRAM2" 1,
   "WRITEBRAM3" 2,
   "WRITEBRAM4" 3,
   "WRITEBRAM5" 4,
   "WRITEBRAM6" 5
 ;
v0x7fb5f6c6dc40_0 .var "BRAMSTATE", 5 0;
o0x7fb5f6d47df8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fb5f6c6dd00_0 .net "angle_distance_input", 31 0, o0x7fb5f6d47df8;  0 drivers
v0x7fb5f6c6dda0_0 .var "angle_distance_output", 31 0;
o0x7fb5f6d45f68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c6de30_0 .net "bra21_write_enable", 0 0, o0x7fb5f6d45f68;  0 drivers
v0x7fb5f6c6dec0_0 .var "bram1_addressa", 9 0;
v0x7fb5f6c6df90_0 .net "bram1_addressa_output", 31 0, L_0x7fb5f6c70720;  1 drivers
v0x7fb5f6c6e020_0 .var "bram1_addressb", 9 0;
v0x7fb5f6c6e0d0_0 .net "bram1_addressb_output", 31 0, L_0x7fb5f6c707d0;  1 drivers
v0x7fb5f6c6e180_0 .var "bram1_input_data", 31 0;
v0x7fb5f6c6e2b0_0 .var "bram1_write_enable", 0 0;
v0x7fb5f6c6e340_0 .var "bram2_addressa", 9 0;
v0x7fb5f6c6e3d0_0 .net "bram2_addressa_output", 31 0, L_0x7fb5f6c70920;  1 drivers
v0x7fb5f6c6e480_0 .var "bram2_addressb", 9 0;
v0x7fb5f6c6e530_0 .net "bram2_addressb_output", 31 0, L_0x7fb5f6c709d0;  1 drivers
v0x7fb5f6c6e5e0_0 .var "bram2_input_data", 31 0;
v0x7fb5f6c6e690_0 .var "bram3_addressa", 9 0;
v0x7fb5f6c6e740_0 .net "bram3_addressa_output", 31 0, L_0x7fb5f6c70b40;  1 drivers
v0x7fb5f6c6e8f0_0 .var "bram3_addressb", 9 0;
v0x7fb5f6c6e980_0 .net "bram3_addressb_output", 31 0, L_0x7fb5f6c70bf0;  1 drivers
v0x7fb5f6c6ea10_0 .var "bram3_input_data", 31 0;
v0x7fb5f6c6eaa0_0 .var "bram3_write_enable", 0 0;
v0x7fb5f6c6eb30_0 .var "bram4_addressa", 9 0;
v0x7fb5f6c6ebe0_0 .net "bram4_addressa_output", 31 0, L_0x7fb5f6c705f0;  1 drivers
v0x7fb5f6c6ec90_0 .var "bram4_addressb", 9 0;
v0x7fb5f6c6ed40_0 .net "bram4_addressb_output", 31 0, L_0x7fb5f6c70f20;  1 drivers
v0x7fb5f6c6edf0_0 .var "bram4_input_data", 31 0;
v0x7fb5f6c6eea0_0 .var "bram4_write_enable", 0 0;
v0x7fb5f6c6ef50_0 .var "bram5_addressa", 9 0;
v0x7fb5f6c6f000_0 .net "bram5_addressa_output", 31 0, L_0x7fb5f6c71090;  1 drivers
v0x7fb5f6c6f0b0_0 .var "bram5_addressb", 9 0;
v0x7fb5f6c6f160_0 .net "bram5_addressb_output", 31 0, L_0x7fb5f6c71140;  1 drivers
v0x7fb5f6c6f210_0 .var "bram5_input_data", 31 0;
v0x7fb5f6c6f2c0_0 .var "bram5_write_enable", 0 0;
v0x7fb5f6c6e7f0_0 .var "bram6_addressa", 9 0;
v0x7fb5f6c6f550_0 .net "bram6_addressa_output", 31 0, L_0x7fb5f6c71290;  1 drivers
v0x7fb5f6c6f5e0_0 .var "bram6_addressb", 9 0;
v0x7fb5f6c6f690_0 .net "bram6_addressb_output", 31 0, L_0x7fb5f6c71340;  1 drivers
v0x7fb5f6c6f740_0 .var "bram6_input_data", 31 0;
v0x7fb5f6c6f7f0_0 .var "bram6_write_enable", 0 0;
o0x7fb5f6d45638 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c6f8a0_0 .net "clk_in", 0 0, o0x7fb5f6d45638;  0 drivers
o0x7fb5f6d47e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c6f930_0 .net "read_in", 0 0, o0x7fb5f6d47e58;  0 drivers
o0x7fb5f6d45878 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c6f9c0_0 .net "rst_in", 0 0, o0x7fb5f6d45878;  0 drivers
v0x7fb5f6c6fa50_0 .var/2s "state", 31 0;
o0x7fb5f6d47eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb5f6c6fae0_0 .net "write_in", 0 0, o0x7fb5f6d47eb8;  0 drivers
E_0x7fb5f6c44b70 .event anyedge, v0x7fb5f6c6fae0_0, v0x7fb5f6c6fa50_0;
S_0x7fb5f6c62520 .scope module, "myBram1" "xilinx_true_dual_port_read_first_2_clock_ram" 13 51, 14 10 0, S_0x7fb5f6c42670;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x7fb5f6c626f0 .param/str "INIT_FILE" 0 14 14, "\000";
P_0x7fb5f6c62730 .param/l "RAM_DEPTH" 0 14 12, +C4<00000000000000000000010000000000>;
P_0x7fb5f6c62770 .param/str "RAM_PERFORMANCE" 0 14 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c627b0 .param/l "RAM_WIDTH" 0 14 11, +C4<00000000000000000000000000100000>;
v0x7fb5f6c634c0 .array "BRAM", 0 1023, 31 0;
v0x7fb5f6c63570_0 .net "addra", 9 0, v0x7fb5f6c6dec0_0;  1 drivers
v0x7fb5f6c63620_0 .net "addrb", 9 0, v0x7fb5f6c6e020_0;  1 drivers
v0x7fb5f6c636e0_0 .net "clka", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c63780_0 .net "clkb", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c63850_0 .net "dina", 31 0, v0x7fb5f6c6e180_0;  1 drivers
L_0x7fb5f6d73560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c638f0_0 .net "dinb", 31 0, L_0x7fb5f6d73560;  1 drivers
v0x7fb5f6c639a0_0 .net "douta", 31 0, L_0x7fb5f6c70720;  alias, 1 drivers
v0x7fb5f6c63a50_0 .net "doutb", 31 0, L_0x7fb5f6c707d0;  alias, 1 drivers
L_0x7fb5f6d735f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c63b80_0 .net "ena", 0 0, L_0x7fb5f6d735f0;  1 drivers
L_0x7fb5f6d73638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c63c20_0 .net "enb", 0 0, L_0x7fb5f6d73638;  1 drivers
v0x7fb5f6c63cc0_0 .var/i "idx", 31 0;
v0x7fb5f6c63d70_0 .var "ram_data_a", 31 0;
v0x7fb5f6c63e20_0 .var "ram_data_b", 31 0;
L_0x7fb5f6d73680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c63ed0_0 .net "regcea", 0 0, L_0x7fb5f6d73680;  1 drivers
L_0x7fb5f6d736c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c63f70_0 .net "regceb", 0 0, L_0x7fb5f6d736c8;  1 drivers
v0x7fb5f6c64010_0 .net "rsta", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c641a0_0 .net "rstb", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c64230_0 .net "wea", 0 0, v0x7fb5f6c6e2b0_0;  1 drivers
L_0x7fb5f6d735a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c642c0_0 .net "web", 0 0, L_0x7fb5f6d735a8;  1 drivers
S_0x7fb5f6c62b60 .scope function.vec4.u32, "clogb2" "clogb2" 14 113, 14 113 0, S_0x7fb5f6c62520;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c62b60
v0x7fb5f6c62df0_0 .var/i "depth", 31 0;
TD_bram_manager.myBram1.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v0x7fb5f6c62df0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v0x7fb5f6c62df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c62df0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_0x7fb5f6c62ea0 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 14 49, 14 49 0, S_0x7fb5f6c62520;
 .timescale -9 -12;
v0x7fb5f6c63070_0 .var/i "ram_index", 31 0;
S_0x7fb5f6c63120 .scope generate, "output_register" "output_register" 14 81, 14 81 0, S_0x7fb5f6c62520;
 .timescale -9 -12;
L_0x7fb5f6c70720 .functor BUFZ 32, v0x7fb5f6c63350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb5f6c707d0 .functor BUFZ 32, v0x7fb5f6c63410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5f6c63350_0 .var "douta_reg", 31 0;
v0x7fb5f6c63410_0 .var "doutb_reg", 31 0;
E_0x7fb5f6c63300 .event posedge, v0x7fb5f6c636e0_0;
S_0x7fb5f6c64450 .scope module, "myBram2" "xilinx_true_dual_port_read_first_2_clock_ram" 13 83, 14 10 0, S_0x7fb5f6c42670;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x7fb5f6c64620 .param/str "INIT_FILE" 0 14 14, "\000";
P_0x7fb5f6c64660 .param/l "RAM_DEPTH" 0 14 12, +C4<00000000000000000000010000000000>;
P_0x7fb5f6c646a0 .param/str "RAM_PERFORMANCE" 0 14 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c646e0 .param/l "RAM_WIDTH" 0 14 11, +C4<00000000000000000000000000100000>;
v0x7fb5f6c65300 .array "BRAM", 0 1023, 31 0;
v0x7fb5f6c653b0_0 .net "addra", 9 0, v0x7fb5f6c6e340_0;  1 drivers
v0x7fb5f6c65460_0 .net "addrb", 9 0, v0x7fb5f6c6e480_0;  1 drivers
v0x7fb5f6c65520_0 .net "clka", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c655f0_0 .net "clkb", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c656c0_0 .net "dina", 31 0, v0x7fb5f6c6e5e0_0;  1 drivers
L_0x7fb5f6d73710 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c65750_0 .net "dinb", 31 0, L_0x7fb5f6d73710;  1 drivers
v0x7fb5f6c65800_0 .net "douta", 31 0, L_0x7fb5f6c70920;  alias, 1 drivers
v0x7fb5f6c658b0_0 .net "doutb", 31 0, L_0x7fb5f6c709d0;  alias, 1 drivers
L_0x7fb5f6d737a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c659c0_0 .net "ena", 0 0, L_0x7fb5f6d737a0;  1 drivers
L_0x7fb5f6d737e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c65a60_0 .net "enb", 0 0, L_0x7fb5f6d737e8;  1 drivers
v0x7fb5f6c65b00_0 .var/i "idx", 31 0;
v0x7fb5f6c65bb0_0 .var "ram_data_a", 31 0;
v0x7fb5f6c65c60_0 .var "ram_data_b", 31 0;
L_0x7fb5f6d73830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c65d10_0 .net "regcea", 0 0, L_0x7fb5f6d73830;  1 drivers
L_0x7fb5f6d73878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c65db0_0 .net "regceb", 0 0, L_0x7fb5f6d73878;  1 drivers
v0x7fb5f6c65e50_0 .net "rsta", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c65fe0_0 .net "rstb", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c66070_0 .net "wea", 0 0, o0x7fb5f6d45f68;  alias, 0 drivers
L_0x7fb5f6d73758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c66100_0 .net "web", 0 0, L_0x7fb5f6d73758;  1 drivers
S_0x7fb5f6c64a00 .scope function.vec4.u32, "clogb2" "clogb2" 14 113, 14 113 0, S_0x7fb5f6c64450;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c64a00
v0x7fb5f6c64c90_0 .var/i "depth", 31 0;
TD_bram_manager.myBram2.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v0x7fb5f6c64c90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v0x7fb5f6c64c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c64c90_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_0x7fb5f6c64d40 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 14 49, 14 49 0, S_0x7fb5f6c64450;
 .timescale -9 -12;
v0x7fb5f6c64f10_0 .var/i "ram_index", 31 0;
S_0x7fb5f6c64fc0 .scope generate, "output_register" "output_register" 14 81, 14 81 0, S_0x7fb5f6c64450;
 .timescale -9 -12;
L_0x7fb5f6c70920 .functor BUFZ 32, v0x7fb5f6c651a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb5f6c709d0 .functor BUFZ 32, v0x7fb5f6c65250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5f6c651a0_0 .var "douta_reg", 31 0;
v0x7fb5f6c65250_0 .var "doutb_reg", 31 0;
S_0x7fb5f6c662b0 .scope module, "myBram3" "xilinx_true_dual_port_read_first_2_clock_ram" 13 116, 14 10 0, S_0x7fb5f6c42670;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x7fb5f6c66470 .param/str "INIT_FILE" 0 14 14, "\000";
P_0x7fb5f6c664b0 .param/l "RAM_DEPTH" 0 14 12, +C4<00000000000000000000010000000000>;
P_0x7fb5f6c664f0 .param/str "RAM_PERFORMANCE" 0 14 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c66530 .param/l "RAM_WIDTH" 0 14 11, +C4<00000000000000000000000000100000>;
v0x7fb5f6c67150 .array "BRAM", 0 1023, 31 0;
v0x7fb5f6c67200_0 .net "addra", 9 0, v0x7fb5f6c6e690_0;  1 drivers
v0x7fb5f6c672b0_0 .net "addrb", 9 0, v0x7fb5f6c6e8f0_0;  1 drivers
v0x7fb5f6c67370_0 .net "clka", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c67480_0 .net "clkb", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c67510_0 .net "dina", 31 0, v0x7fb5f6c6ea10_0;  1 drivers
L_0x7fb5f6d738c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c675c0_0 .net "dinb", 31 0, L_0x7fb5f6d738c0;  1 drivers
v0x7fb5f6c67670_0 .net "douta", 31 0, L_0x7fb5f6c70b40;  alias, 1 drivers
v0x7fb5f6c67720_0 .net "doutb", 31 0, L_0x7fb5f6c70bf0;  alias, 1 drivers
L_0x7fb5f6d73950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c67830_0 .net "ena", 0 0, L_0x7fb5f6d73950;  1 drivers
L_0x7fb5f6d73998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c678d0_0 .net "enb", 0 0, L_0x7fb5f6d73998;  1 drivers
v0x7fb5f6c67970_0 .var/i "idx", 31 0;
v0x7fb5f6c67a20_0 .var "ram_data_a", 31 0;
v0x7fb5f6c67ad0_0 .var "ram_data_b", 31 0;
L_0x7fb5f6d739e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c67b80_0 .net "regcea", 0 0, L_0x7fb5f6d739e0;  1 drivers
L_0x7fb5f6d73a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c67c20_0 .net "regceb", 0 0, L_0x7fb5f6d73a28;  1 drivers
v0x7fb5f6c67cc0_0 .net "rsta", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c67e50_0 .net "rstb", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c67ee0_0 .net "wea", 0 0, v0x7fb5f6c6eaa0_0;  1 drivers
L_0x7fb5f6d73908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c67f70_0 .net "web", 0 0, L_0x7fb5f6d73908;  1 drivers
S_0x7fb5f6c66850 .scope function.vec4.u32, "clogb2" "clogb2" 14 113, 14 113 0, S_0x7fb5f6c662b0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c66850
v0x7fb5f6c66ae0_0 .var/i "depth", 31 0;
TD_bram_manager.myBram3.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v0x7fb5f6c66ae0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v0x7fb5f6c66ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c66ae0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_0x7fb5f6c66b90 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 14 49, 14 49 0, S_0x7fb5f6c662b0;
 .timescale -9 -12;
v0x7fb5f6c66d60_0 .var/i "ram_index", 31 0;
S_0x7fb5f6c66e10 .scope generate, "output_register" "output_register" 14 81, 14 81 0, S_0x7fb5f6c662b0;
 .timescale -9 -12;
L_0x7fb5f6c70b40 .functor BUFZ 32, v0x7fb5f6c66ff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb5f6c70bf0 .functor BUFZ 32, v0x7fb5f6c670a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5f6c66ff0_0 .var "douta_reg", 31 0;
v0x7fb5f6c670a0_0 .var "doutb_reg", 31 0;
S_0x7fb5f6c68160 .scope module, "myBram4" "xilinx_true_dual_port_read_first_2_clock_ram" 13 150, 14 10 0, S_0x7fb5f6c42670;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x7fb5f6c68320 .param/str "INIT_FILE" 0 14 14, "\000";
P_0x7fb5f6c68360 .param/l "RAM_DEPTH" 0 14 12, +C4<00000000000000000000010000000000>;
P_0x7fb5f6c683a0 .param/str "RAM_PERFORMANCE" 0 14 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c683e0 .param/l "RAM_WIDTH" 0 14 11, +C4<00000000000000000000000000100000>;
v0x7fb5f6c68fd0 .array "BRAM", 0 1023, 31 0;
v0x7fb5f6c69080_0 .net "addra", 9 0, v0x7fb5f6c6eb30_0;  1 drivers
v0x7fb5f6c69130_0 .net "addrb", 9 0, v0x7fb5f6c6ec90_0;  1 drivers
v0x7fb5f6c691f0_0 .net "clka", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c69280_0 .net "clkb", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c69350_0 .net "dina", 31 0, v0x7fb5f6c6edf0_0;  1 drivers
L_0x7fb5f6d73a70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c69400_0 .net "dinb", 31 0, L_0x7fb5f6d73a70;  1 drivers
v0x7fb5f6c694b0_0 .net "douta", 31 0, L_0x7fb5f6c705f0;  alias, 1 drivers
v0x7fb5f6c69560_0 .net "doutb", 31 0, L_0x7fb5f6c70f20;  alias, 1 drivers
L_0x7fb5f6d73b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c69670_0 .net "ena", 0 0, L_0x7fb5f6d73b00;  1 drivers
L_0x7fb5f6d73b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c69710_0 .net "enb", 0 0, L_0x7fb5f6d73b48;  1 drivers
v0x7fb5f6c697b0_0 .var/i "idx", 31 0;
v0x7fb5f6c69860_0 .var "ram_data_a", 31 0;
v0x7fb5f6c69910_0 .var "ram_data_b", 31 0;
L_0x7fb5f6d73b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c699c0_0 .net "regcea", 0 0, L_0x7fb5f6d73b90;  1 drivers
L_0x7fb5f6d73bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c69a60_0 .net "regceb", 0 0, L_0x7fb5f6d73bd8;  1 drivers
v0x7fb5f6c69b00_0 .net "rsta", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c69c90_0 .net "rstb", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c69d20_0 .net "wea", 0 0, v0x7fb5f6c6eea0_0;  1 drivers
L_0x7fb5f6d73ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c69db0_0 .net "web", 0 0, L_0x7fb5f6d73ab8;  1 drivers
S_0x7fb5f6c686d0 .scope function.vec4.u32, "clogb2" "clogb2" 14 113, 14 113 0, S_0x7fb5f6c68160;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c686d0
v0x7fb5f6c68960_0 .var/i "depth", 31 0;
TD_bram_manager.myBram4.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v0x7fb5f6c68960_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v0x7fb5f6c68960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c68960_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_0x7fb5f6c68a10 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 14 49, 14 49 0, S_0x7fb5f6c68160;
 .timescale -9 -12;
v0x7fb5f6c68be0_0 .var/i "ram_index", 31 0;
S_0x7fb5f6c68c90 .scope generate, "output_register" "output_register" 14 81, 14 81 0, S_0x7fb5f6c68160;
 .timescale -9 -12;
L_0x7fb5f6c705f0 .functor BUFZ 32, v0x7fb5f6c68e70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb5f6c70f20 .functor BUFZ 32, v0x7fb5f6c68f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5f6c68e70_0 .var "douta_reg", 31 0;
v0x7fb5f6c68f20_0 .var "doutb_reg", 31 0;
S_0x7fb5f6c69f20 .scope module, "myBram5" "xilinx_true_dual_port_read_first_2_clock_ram" 13 184, 14 10 0, S_0x7fb5f6c42670;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x7fb5f6c6a120 .param/str "INIT_FILE" 0 14 14, "\000";
P_0x7fb5f6c6a160 .param/l "RAM_DEPTH" 0 14 12, +C4<00000000000000000000010000000000>;
P_0x7fb5f6c6a1a0 .param/str "RAM_PERFORMANCE" 0 14 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c6a1e0 .param/l "RAM_WIDTH" 0 14 11, +C4<00000000000000000000000000100000>;
v0x7fb5f6c6adf0 .array "BRAM", 0 1023, 31 0;
v0x7fb5f6c6aea0_0 .net "addra", 9 0, v0x7fb5f6c6ef50_0;  1 drivers
v0x7fb5f6c6af50_0 .net "addrb", 9 0, v0x7fb5f6c6f0b0_0;  1 drivers
v0x7fb5f6c6b010_0 .net "clka", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c6b1a0_0 .net "clkb", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c6b270_0 .net "dina", 31 0, v0x7fb5f6c6f210_0;  1 drivers
L_0x7fb5f6d73c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6b300_0 .net "dinb", 31 0, L_0x7fb5f6d73c20;  1 drivers
v0x7fb5f6c6b390_0 .net "douta", 31 0, L_0x7fb5f6c71090;  alias, 1 drivers
v0x7fb5f6c6b420_0 .net "doutb", 31 0, L_0x7fb5f6c71140;  alias, 1 drivers
L_0x7fb5f6d73cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6b530_0 .net "ena", 0 0, L_0x7fb5f6d73cb0;  1 drivers
L_0x7fb5f6d73cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6b5c0_0 .net "enb", 0 0, L_0x7fb5f6d73cf8;  1 drivers
v0x7fb5f6c6b650_0 .var/i "idx", 31 0;
v0x7fb5f6c6b700_0 .var "ram_data_a", 31 0;
v0x7fb5f6c6b7b0_0 .var "ram_data_b", 31 0;
L_0x7fb5f6d73d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6b860_0 .net "regcea", 0 0, L_0x7fb5f6d73d40;  1 drivers
L_0x7fb5f6d73d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6b900_0 .net "regceb", 0 0, L_0x7fb5f6d73d88;  1 drivers
v0x7fb5f6c6b9a0_0 .net "rsta", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c6bc30_0 .net "rstb", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c6bcc0_0 .net "wea", 0 0, v0x7fb5f6c6f2c0_0;  1 drivers
L_0x7fb5f6d73c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6bd50_0 .net "web", 0 0, L_0x7fb5f6d73c68;  1 drivers
S_0x7fb5f6c6a500 .scope function.vec4.u32, "clogb2" "clogb2" 14 113, 14 113 0, S_0x7fb5f6c69f20;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c6a500
v0x7fb5f6c6a780_0 .var/i "depth", 31 0;
TD_bram_manager.myBram5.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v0x7fb5f6c6a780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v0x7fb5f6c6a780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c6a780_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_0x7fb5f6c6a830 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 14 49, 14 49 0, S_0x7fb5f6c69f20;
 .timescale -9 -12;
v0x7fb5f6c6aa00_0 .var/i "ram_index", 31 0;
S_0x7fb5f6c6aab0 .scope generate, "output_register" "output_register" 14 81, 14 81 0, S_0x7fb5f6c69f20;
 .timescale -9 -12;
L_0x7fb5f6c71090 .functor BUFZ 32, v0x7fb5f6c6ac90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb5f6c71140 .functor BUFZ 32, v0x7fb5f6c6ad40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5f6c6ac90_0 .var "douta_reg", 31 0;
v0x7fb5f6c6ad40_0 .var "doutb_reg", 31 0;
S_0x7fb5f6c6be40 .scope module, "myBram6" "xilinx_true_dual_port_read_first_2_clock_ram" 13 218, 14 10 0, S_0x7fb5f6c42670;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 32 "dina";
    .port_info 3 /INPUT 32 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 32 "douta";
    .port_info 15 /OUTPUT 32 "doutb";
P_0x7fb5f6c6c000 .param/str "INIT_FILE" 0 14 14, "\000";
P_0x7fb5f6c6c040 .param/l "RAM_DEPTH" 0 14 12, +C4<00000000000000000000010000000000>;
P_0x7fb5f6c6c080 .param/str "RAM_PERFORMANCE" 0 14 13, "HIGH_PERFORMANCE";
P_0x7fb5f6c6c0c0 .param/l "RAM_WIDTH" 0 14 11, +C4<00000000000000000000000000100000>;
v0x7fb5f6c6ccf0 .array "BRAM", 0 1023, 31 0;
v0x7fb5f6c6cda0_0 .net "addra", 9 0, v0x7fb5f6c6e7f0_0;  1 drivers
v0x7fb5f6c6ce50_0 .net "addrb", 9 0, v0x7fb5f6c6f5e0_0;  1 drivers
v0x7fb5f6c6cf10_0 .net "clka", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c6cfa0_0 .net "clkb", 0 0, o0x7fb5f6d45638;  alias, 0 drivers
v0x7fb5f6c6d070_0 .net "dina", 31 0, v0x7fb5f6c6f740_0;  1 drivers
L_0x7fb5f6d73dd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6d120_0 .net "dinb", 31 0, L_0x7fb5f6d73dd0;  1 drivers
v0x7fb5f6c6d1d0_0 .net "douta", 31 0, L_0x7fb5f6c71290;  alias, 1 drivers
v0x7fb5f6c6d280_0 .net "doutb", 31 0, L_0x7fb5f6c71340;  alias, 1 drivers
L_0x7fb5f6d73e60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6d390_0 .net "ena", 0 0, L_0x7fb5f6d73e60;  1 drivers
L_0x7fb5f6d73ea8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6d430_0 .net "enb", 0 0, L_0x7fb5f6d73ea8;  1 drivers
v0x7fb5f6c6d4d0_0 .var/i "idx", 31 0;
v0x7fb5f6c6d580_0 .var "ram_data_a", 31 0;
v0x7fb5f6c6d630_0 .var "ram_data_b", 31 0;
L_0x7fb5f6d73ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6d6e0_0 .net "regcea", 0 0, L_0x7fb5f6d73ef0;  1 drivers
L_0x7fb5f6d73f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6d780_0 .net "regceb", 0 0, L_0x7fb5f6d73f38;  1 drivers
v0x7fb5f6c6d820_0 .net "rsta", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c6d9b0_0 .net "rstb", 0 0, o0x7fb5f6d45878;  alias, 0 drivers
v0x7fb5f6c6da40_0 .net "wea", 0 0, v0x7fb5f6c6f7f0_0;  1 drivers
L_0x7fb5f6d73e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb5f6c6dad0_0 .net "web", 0 0, L_0x7fb5f6d73e18;  1 drivers
S_0x7fb5f6c6c3f0 .scope function.vec4.u32, "clogb2" "clogb2" 14 113, 14 113 0, S_0x7fb5f6c6be40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x7fb5f6c6c3f0
v0x7fb5f6c6c680_0 .var/i "depth", 31 0;
TD_bram_manager.myBram6.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v0x7fb5f6c6c680_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v0x7fb5f6c6c680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c6c680_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_0x7fb5f6c6c730 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 14 49, 14 49 0, S_0x7fb5f6c6be40;
 .timescale -9 -12;
v0x7fb5f6c6c900_0 .var/i "ram_index", 31 0;
S_0x7fb5f6c6c9b0 .scope generate, "output_register" "output_register" 14 81, 14 81 0, S_0x7fb5f6c6be40;
 .timescale -9 -12;
L_0x7fb5f6c71290 .functor BUFZ 32, v0x7fb5f6c6cb90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb5f6c71340 .functor BUFZ 32, v0x7fb5f6c6cc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb5f6c6cb90_0 .var "douta_reg", 31 0;
v0x7fb5f6c6cc40_0 .var "doutb_reg", 31 0;
    .scope S_0x7fb5f6c54440;
T_10 ;
    %vpi_call/w 5 33 "$readmemh", P_0x7fb5f6c53b50, v0x7fb5f6c54620, 32'sb00000000000000000000000000000000, 32'sb00000000000000000011111111111111 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fb5f6c54230;
T_11 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fb5f6c543a0_0, 0, 10;
    %end;
    .thread T_11, $init;
    .scope S_0x7fb5f6c54230;
T_12 ;
    %wait E_0x7fb5f6c52ef0;
    %load/vec4 v0x7fb5f6c54b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb5f6c543a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fb5f6c54af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fb5f6c54a40_0;
    %assign/vec4 v0x7fb5f6c543a0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb5f6c53980;
T_13 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fb5f6c54a40_0, 0, 10;
    %end;
    .thread T_13, $init;
    .scope S_0x7fb5f6c53980;
T_14 ;
    %wait E_0x7fb5f6c52ef0;
    %load/vec4 v0x7fb5f6c549b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fb5f6c54cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x7fb5f6c54840_0;
    %load/vec4 v0x7fb5f6c546c0_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c54620, 0, 4;
T_14.2 ;
    %load/vec4 v0x7fb5f6c546c0_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c54620, 4;
    %assign/vec4 v0x7fb5f6c54a40_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb5f6c52ff0;
T_15 ;
    %vpi_call/w 5 33 "$readmemh", P_0x7fb5f6c526c0, v0x7fb5f6c531d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001000101110 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fb5f6c52d80;
T_16 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb5f6c52f30_0, 0, 16;
    %end;
    .thread T_16, $init;
    .scope S_0x7fb5f6c52d80;
T_17 ;
    %wait E_0x7fb5f6c52ef0;
    %load/vec4 v0x7fb5f6c53760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c52f30_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fb5f6c536c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x7fb5f6c53610_0;
    %assign/vec4 v0x7fb5f6c52f30_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7fb5f6c524f0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb5f6c53610_0, 0, 16;
    %end;
    .thread T_18, $init;
    .scope S_0x7fb5f6c524f0;
T_19 ;
    %wait E_0x7fb5f6c52ef0;
    %load/vec4 v0x7fb5f6c53570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fb5f6c53870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x7fb5f6c533d0_0;
    %load/vec4 v0x7fb5f6c53270_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c531d0, 0, 4;
T_19.2 ;
    %load/vec4 v0x7fb5f6c53270_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c531d0, 4;
    %assign/vec4 v0x7fb5f6c53610_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fb5f6c51e80;
T_20 ;
Ewait_0 .event/or E_0x7fb5f6c52470, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fb5f6c54fc0_0;
    %pad/u 32;
    %load/vec4 v0x7fb5f6c55660_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x7fb5f6c55890_0, 0, 32;
    %load/vec4 v0x7fb5f6c55350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0x7fb5f6c555d0_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0x7fb5f6c54dd0_0, 0, 16;
    %load/vec4 v0x7fb5f6c54dd0_0;
    %pad/s 32;
    %store/vec4 v0x7fb5f6c54e90_0, 0, 32;
    %load/vec4 v0x7fb5f6c54dd0_0;
    %pad/s 32;
    %store/vec4 v0x7fb5f6c54e90_0, 0, 32;
    %load/vec4 v0x7fb5f6c54f30_0;
    %pad/s 32;
    %load/vec4 v0x7fb5f6c55890_0;
    %add;
    %load/vec4 v0x7fb5f6c54dd0_0;
    %pad/s 32;
    %add;
    %store/vec4 v0x7fb5f6c55b60_0, 0, 32;
    %load/vec4 v0x7fb5f6c55350_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c55460_0, 0, 16;
    %load/vec4 v0x7fb5f6c55b60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_20.2, 5;
    %load/vec4 v0x7fb5f6c55b60_0;
    %addi 23040, 0, 32;
    %store/vec4 v0x7fb5f6c55c10_0, 0, 32;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7fb5f6c55b60_0;
    %cmpi/s 23040, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.4, 5;
    %load/vec4 v0x7fb5f6c55b60_0;
    %subi 23040, 0, 32;
    %store/vec4 v0x7fb5f6c55c10_0, 0, 32;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7fb5f6c55b60_0;
    %store/vec4 v0x7fb5f6c55c10_0, 0, 32;
T_20.5 ;
T_20.3 ;
    %load/vec4 v0x7fb5f6c55c10_0;
    %pad/u 16;
    %store/vec4 v0x7fb5f6c55070_0, 0, 16;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fb5f6c51e80;
T_21 ;
    %wait E_0x7fb5f6c52ef0;
    %load/vec4 v0x7fb5f6c557c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c55460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c552c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fb5f6c55ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c552c0_0, 0;
    %load/vec4 v0x7fb5f6c55230_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.8, 8;
T_21.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.8, 8;
 ; End of false expr.
    %blend;
T_21.8;
    %cast2;
    %assign/vec4 v0x7fb5f6c55ab0_0, 0;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0x7fb5f6c55350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.9, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c55ab0_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v0x7fb5f6c55460_0;
    %parti/s 14, 0, 2;
    %assign/vec4 v0x7fb5f6c55510_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb5f6c55ab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb5f6c55920_0, 0;
T_21.10 ;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0x7fb5f6c55920_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_21.11, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb5f6c55920_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c55ab0_0, 0;
    %jmp T_21.12;
T_21.11 ;
    %load/vec4 v0x7fb5f6c55920_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fb5f6c55920_0, 0;
T_21.12 ;
    %jmp T_21.6;
T_21.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c55ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c552c0_0, 0;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fb5f6c17460;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x7fb5f6c560c0_0;
    %nor/r;
    %store/vec4 v0x7fb5f6c560c0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fb5f6c17460;
T_23 ;
    %vpi_call/w 3 41 "$dumpfile", "Find_CorrectedAngles_tb.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb5f6c17460 {0 0 0};
    %vpi_call/w 3 43 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5f6c560c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c563c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c563c0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6826, 0, 16;
    %assign/vec4 v0x7fb5f6c55ed0_0, 0;
    %pushi/vec4 3, 0, 16;
    %assign/vec4 v0x7fb5f6c562b0_0, 0;
    %pushi/vec4 290, 0, 16;
    %assign/vec4 v0x7fb5f6c55f60_0, 0;
    %pushi/vec4 729, 0, 16;
    %assign/vec4 v0x7fb5f6c55db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c55e40_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c55e40_0, 0;
    %delay 10000, 0;
    %vpi_call/w 3 58 "$display", "trig data clk" {0 0 0};
    %fork t_1, S_0x7fb5f6c455b0;
    %jmp t_0;
    .scope S_0x7fb5f6c455b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c44c70_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x7fb5f6c44c70_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_23.1, 5;
    %delay 10000, 0;
    %load/vec4 v0x7fb5f6c44c70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fb5f6c44c70_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_0x7fb5f6c17460;
t_0 %join;
    %vpi_call/w 3 62 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x7fb5f6c60a60;
T_24 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fb5f6c60cd0_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fb5f6c60e00_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb5f6c60d60_0, 0, 4;
    %end;
    .thread T_24, $init;
    .scope S_0x7fb5f6c60a60;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f6c61120_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x7fb5f6c60a60;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f6c61240_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x7fb5f6c60a60;
T_27 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c611b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_27.2, 9;
    %load/vec4 v0x7fb5f6c61120_0;
    %and;
T_27.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 867, 0, 10;
    %assign/vec4 v0x7fb5f6c60cd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb5f6c61050_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5f6c60e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5f6c60d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c61120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c61240_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fb5f6c61120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.3, 8;
    %load/vec4 v0x7fb5f6c60cd0_0;
    %subi 1, 0, 10;
    %assign/vec4 v0x7fb5f6c60cd0_0, 0;
    %load/vec4 v0x7fb5f6c60cd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.5, 4;
    %load/vec4 v0x7fb5f6c60d60_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.5;
    %assign/vec4 v0x7fb5f6c61120_0, 0;
    %load/vec4 v0x7fb5f6c60cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %pushi/vec4 867, 0, 10;
    %assign/vec4 v0x7fb5f6c60cd0_0, 0;
    %load/vec4 v0x7fb5f6c60d60_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_27.8, 5;
    %load/vec4 v0x7fb5f6c60e00_0;
    %load/vec4 v0x7fb5f6c60d60_0;
    %part/u 1;
    %assign/vec4 v0x7fb5f6c61240_0, 0;
    %load/vec4 v0x7fb5f6c60d60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb5f6c60d60_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x7fb5f6c611b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fb5f6c61050_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5f6c60e00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5f6c60d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c61240_0, 0;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c61120_0, 0;
T_27.11 ;
T_27.9 ;
T_27.6 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fb5f6c5e600;
T_28 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb5f6c5f120_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb5f6c5ecf0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f6c5ed80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb5f6c5ef70_0, 0, 1;
    %end;
    .thread T_28, $init;
    .scope S_0x7fb5f6c5e600;
T_29 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5ef70_0;
    %load/vec4 v0x7fb5f6c5f000_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x7fb5f6c5ef70_0, 0;
    %assign/vec4 v0x7fb5f6c5ed80_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fb5f6c5e600;
T_30 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5f120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5f6c5f120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5ecf0_0, 0;
    %load/vec4 v0x7fb5f6c5ed80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb5f6c5f120_0, 0;
    %pushi/vec4 1301, 0, 16;
    %assign/vec4 v0x7fb5f6c5ecf0_0, 0;
T_30.2 ;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7fb5f6c5f280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x7fb5f6c5f120_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb5f6c5f120_0, 0;
    %pushi/vec4 867, 0, 16;
    %assign/vec4 v0x7fb5f6c5ecf0_0, 0;
    %load/vec4 v0x7fb5f6c5f120_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_30.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5f6c5f120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5ecf0_0, 0;
T_30.6 ;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x7fb5f6c5ecf0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x7fb5f6c5ecf0_0, 0;
T_30.5 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7fb5f6c5e600;
T_31 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5f280_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_31.2, 9;
    %load/vec4 v0x7fb5f6c5f120_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_31.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7fb5f6c5ed80_0;
    %load/vec4 v0x7fb5f6c5eee0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5f6c5eee0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fb5f6c5e600;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb5f6c5f1d0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x7fb5f6c5e600;
T_33 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5f280_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_33.0, 8;
    %load/vec4 v0x7fb5f6c5f120_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.0;
    %assign/vec4 v0x7fb5f6c5f1d0_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7fb5f6c5f330;
T_34 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c60030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb5f6c605f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c60740_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5f6c5fd30_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x7fb5f6c60410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %jmp T_34.15;
T_34.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5ff50_0, 0;
    %load/vec4 v0x7fb5f6c60380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.16, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %pushi/vec4 165, 0, 8;
    %assign/vec4 v0x7fb5f6c605f0_0, 0;
    %jmp T_34.17;
T_34.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c60740_0, 0;
T_34.17 ;
    %jmp T_34.15;
T_34.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c60740_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %jmp T_34.15;
T_34.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c60740_0, 0;
    %jmp T_34.15;
T_34.5 ;
    %load/vec4 v0x7fb5f6c606a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.18, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_34.19, 8;
T_34.18 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_34.19, 8;
 ; End of false expr.
    %blend;
T_34.19;
    %cast2;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %load/vec4 v0x7fb5f6c606a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.20, 8;
    %pushi/vec4 96, 0, 8;
    %jmp/1 T_34.21, 8;
T_34.20 ; End of true expr.
    %load/vec4 v0x7fb5f6c605f0_0;
    %jmp/0 T_34.21, 8;
 ; End of false expr.
    %blend;
T_34.21;
    %assign/vec4 v0x7fb5f6c605f0_0, 0;
    %jmp T_34.15;
T_34.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c60740_0, 0;
    %jmp T_34.15;
T_34.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c60740_0, 0;
    %jmp T_34.15;
T_34.8 ;
    %load/vec4 v0x7fb5f6c606a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.22, 8;
    %pushi/vec4 7, 0, 32;
    %jmp/1 T_34.23, 8;
T_34.22 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_34.23, 8;
 ; End of false expr.
    %blend;
T_34.23;
    %cast2;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %jmp T_34.15;
T_34.9 ;
    %load/vec4 v0x7fb5f6c601a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.24, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_34.25, 8;
T_34.24 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_34.25, 8;
 ; End of false expr.
    %blend;
T_34.25;
    %cast2;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %load/vec4 v0x7fb5f6c601a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.26, 8;
    %load/vec4 v0x7fb5f6c600c0_0;
    %jmp/1 T_34.27, 8;
T_34.26 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_34.27, 8;
 ; End of false expr.
    %blend;
T_34.27;
    %assign/vec4 v0x7fb5f6c5fea0_0, 0;
    %jmp T_34.15;
T_34.10 ;
    %load/vec4 v0x7fb5f6c5fea0_0;
    %cmpi/e 165, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.28, 8;
    %pushi/vec4 9, 0, 32;
    %jmp/1 T_34.29, 8;
T_34.28 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_34.29, 8;
 ; End of false expr.
    %blend;
T_34.29;
    %cast2;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %jmp T_34.15;
T_34.11 ;
    %load/vec4 v0x7fb5f6c601a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.30, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_34.31, 8;
T_34.30 ; End of true expr.
    %pushi/vec4 9, 0, 32;
    %jmp/0 T_34.31, 8;
 ; End of false expr.
    %blend;
T_34.31;
    %cast2;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %load/vec4 v0x7fb5f6c601a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_34.32, 8;
    %load/vec4 v0x7fb5f6c600c0_0;
    %jmp/1 T_34.33, 8;
T_34.32 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_34.33, 8;
 ; End of false expr.
    %blend;
T_34.33;
    %assign/vec4 v0x7fb5f6c60270_0, 0;
    %jmp T_34.15;
T_34.12 ;
    %load/vec4 v0x7fb5f6c60270_0;
    %cmpi/e 90, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_34.34, 8;
    %pushi/vec4 11, 0, 32;
    %jmp/1 T_34.35, 8;
T_34.34 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_34.35, 8;
 ; End of false expr.
    %blend;
T_34.35;
    %cast2;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %jmp T_34.15;
T_34.13 ;
    %load/vec4 v0x7fb5f6c601a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.36, 8;
    %load/vec4 v0x7fb5f6c5fd30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.38, 4;
    %load/vec4 v0x7fb5f6c600c0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c604a0_0, 4, 5;
    %jmp T_34.39;
T_34.38 ;
    %load/vec4 v0x7fb5f6c5fd30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.40, 4;
    %load/vec4 v0x7fb5f6c600c0_0;
    %pad/u 9;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c604a0_0, 4, 5;
    %jmp T_34.41;
T_34.40 ;
    %load/vec4 v0x7fb5f6c5fd30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_34.42, 4;
    %load/vec4 v0x7fb5f6c600c0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c604a0_0, 4, 5;
    %jmp T_34.43;
T_34.42 ;
    %load/vec4 v0x7fb5f6c5fd30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_34.44, 4;
    %load/vec4 v0x7fb5f6c600c0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c604a0_0, 4, 5;
    %jmp T_34.45;
T_34.44 ;
    %load/vec4 v0x7fb5f6c5fd30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_34.46, 4;
    %load/vec4 v0x7fb5f6c600c0_0;
    %assign/vec4 v0x7fb5f6c5fde0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb5f6c5fd30_0, 0;
    %pushi/vec4 12, 0, 32;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
T_34.46 ;
T_34.45 ;
T_34.43 ;
T_34.41 ;
T_34.39 ;
    %load/vec4 v0x7fb5f6c5fd30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb5f6c5fd30_0, 0;
T_34.36 ;
    %jmp T_34.15;
T_34.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5ff50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c60410_0, 0;
    %jmp T_34.15;
T_34.15 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x7fb5f6c5aca0;
T_35 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5b830_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5b480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5b5c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5b980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5bac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b3f0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x7fb5f6c5bac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x7fb5f6c5b360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5bac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5b830_0, 0;
    %load/vec4 v0x7fb5f6c5b510_0;
    %assign/vec4 v0x7fb5f6c5b480_0, 0;
    %load/vec4 v0x7fb5f6c5b670_0;
    %assign/vec4 v0x7fb5f6c5b5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b720_0, 0;
T_35.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b3f0_0, 0;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0x7fb5f6c5b480_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_35.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5bac0_0, 0;
    %load/vec4 v0x7fb5f6c5b480_0;
    %assign/vec4 v0x7fb5f6c5b980_0, 0;
    %load/vec4 v0x7fb5f6c5b830_0;
    %assign/vec4 v0x7fb5f6c5b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5b3f0_0, 0;
    %jmp T_35.8;
T_35.7 ;
    %load/vec4 v0x7fb5f6c5b5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_35.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5bac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5b980_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5b720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5b3f0_0, 0;
    %jmp T_35.10;
T_35.9 ;
    %load/vec4 v0x7fb5f6c5b480_0;
    %load/vec4 v0x7fb5f6c5b5c0_0;
    %cmp/u;
    %jmp/0xz  T_35.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5bac0_0, 0;
    %load/vec4 v0x7fb5f6c5b480_0;
    %assign/vec4 v0x7fb5f6c5b980_0, 0;
    %load/vec4 v0x7fb5f6c5b830_0;
    %assign/vec4 v0x7fb5f6c5b8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5b720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5b3f0_0, 0;
    %jmp T_35.12;
T_35.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5bac0_0, 0;
    %load/vec4 v0x7fb5f6c5b830_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x7fb5f6c5b830_0, 0;
    %load/vec4 v0x7fb5f6c5b480_0;
    %load/vec4 v0x7fb5f6c5b5c0_0;
    %sub;
    %assign/vec4 v0x7fb5f6c5b480_0, 0;
T_35.12 ;
T_35.10 ;
T_35.8 ;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x7fb5f6c5a9f0;
T_36 ;
Ewait_1 .event/or E_0x7fb5f6c5ac50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fb5f6c5bd70_0;
    %load/vec4 v0x7fb5f6c5bc50_0;
    %cmp/u;
    %jmp/0xz  T_36.0, 5;
    %pushi/vec4 23040, 0, 16;
    %load/vec4 v0x7fb5f6c5bd70_0;
    %add;
    %load/vec4 v0x7fb5f6c5bc50_0;
    %sub;
    %store/vec4 v0x7fb5f6c5c120_0, 0, 16;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7fb5f6c5bd70_0;
    %load/vec4 v0x7fb5f6c5bc50_0;
    %sub;
    %store/vec4 v0x7fb5f6c5c120_0, 0, 16;
T_36.1 ;
    %load/vec4 v0x7fb5f6c5c400_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_36.2, 5;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7fb5f6c5c2e0_0, 0, 16;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x7fb5f6c5c400_0;
    %subi 1, 0, 16;
    %store/vec4 v0x7fb5f6c5c2e0_0, 0, 16;
T_36.3 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fb5f6c5a9f0;
T_37 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5c5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5bce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5c770_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x7fb5f6c5c6e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %jmp T_37.6;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5c770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5c090_0, 0;
    %load/vec4 v0x7fb5f6c5c000_0;
    %flag_set/vec4 8;
    %jmp/0 T_37.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_37.8, 8;
T_37.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_37.8, 8;
 ; End of false expr.
    %blend;
T_37.8;
    %cast2;
    %assign/vec4 v0x7fb5f6c5c6e0_0, 0;
    %jmp T_37.6;
T_37.3 ;
    %load/vec4 v0x7fb5f6c5c400_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.9, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5bce0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c5c6e0_0, 0;
    %jmp T_37.10;
T_37.9 ;
    %load/vec4 v0x7fb5f6c5bd70_0;
    %load/vec4 v0x7fb5f6c5bc50_0;
    %cmp/u;
    %jmp/0xz  T_37.11, 5;
    %load/vec4 v0x7fb5f6c5bc50_0;
    %pad/u 32;
    %cmpi/u 17280, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_37.15, 5;
    %load/vec4 v0x7fb5f6c5bd70_0;
    %pad/u 32;
    %cmpi/u 5706, 0, 32;
    %flag_get/vec4 5;
    %and;
T_37.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5c770_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb5f6c5c6e0_0, 0;
    %jmp T_37.14;
T_37.13 ;
    %load/vec4 v0x7fb5f6c5bce0_0;
    %assign/vec4 v0x7fb5f6c5bce0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c5c6e0_0, 0;
T_37.14 ;
    %jmp T_37.12;
T_37.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5c770_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb5f6c5c6e0_0, 0;
T_37.12 ;
T_37.10 ;
    %jmp T_37.6;
T_37.4 ;
    %load/vec4 v0x7fb5f6c5c1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5c770_0, 0;
    %load/vec4 v0x7fb5f6c5c490_0;
    %assign/vec4 v0x7fb5f6c5bce0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c5c6e0_0, 0;
    %jmp T_37.17;
T_37.16 ;
    %load/vec4 v0x7fb5f6c5c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.18, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c5c6e0_0, 0;
T_37.18 ;
T_37.17 ;
    %jmp T_37.6;
T_37.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5c090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c5c6e0_0, 0;
    %jmp T_37.6;
T_37.6 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x7fb5f6c59080;
T_38 ;
    %vpi_call/w 5 33 "$readmemh", P_0x7fb5f6c58790, v0x7fb5f6c59260, 32'sb00000000000000000000000000000000, 32'sb00000000000000000011111111111111 {0 0 0};
    %end;
    .thread T_38;
    .scope S_0x7fb5f6c58e70;
T_39 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fb5f6c58fe0_0, 0, 10;
    %end;
    .thread T_39, $init;
    .scope S_0x7fb5f6c58e70;
T_40 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c597d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb5f6c58fe0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x7fb5f6c59730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x7fb5f6c59680_0;
    %assign/vec4 v0x7fb5f6c58fe0_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x7fb5f6c585c0;
T_41 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fb5f6c59680_0, 0, 10;
    %end;
    .thread T_41, $init;
    .scope S_0x7fb5f6c585c0;
T_42 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c595f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x7fb5f6c59900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x7fb5f6c59480_0;
    %load/vec4 v0x7fb5f6c59300_0;
    %pad/u 16;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c59260, 0, 4;
T_42.2 ;
    %load/vec4 v0x7fb5f6c59300_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c59260, 4;
    %assign/vec4 v0x7fb5f6c59680_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7fb5f6c57c30;
T_43 ;
    %vpi_call/w 5 33 "$readmemh", P_0x7fb5f6c57300, v0x7fb5f6c57e10, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001000101110 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x7fb5f6c579c0;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb5f6c57b70_0, 0, 16;
    %end;
    .thread T_44, $init;
    .scope S_0x7fb5f6c579c0;
T_45 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c583a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c57b70_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x7fb5f6c58300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x7fb5f6c58250_0;
    %assign/vec4 v0x7fb5f6c57b70_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7fb5f6c57130;
T_46 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fb5f6c58250_0, 0, 16;
    %end;
    .thread T_46, $init;
    .scope S_0x7fb5f6c57130;
T_47 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c581b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x7fb5f6c584b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x7fb5f6c58010_0;
    %load/vec4 v0x7fb5f6c57eb0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c57e10, 0, 4;
T_47.2 ;
    %load/vec4 v0x7fb5f6c57eb0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c57e10, 4;
    %assign/vec4 v0x7fb5f6c58250_0, 0;
T_47.0 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7fb5f6c56b10;
T_48 ;
Ewait_2 .event/or E_0x7fb5f6c570a0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fb5f6c59c00_0;
    %pad/u 32;
    %load/vec4 v0x7fb5f6c5a2a0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x7fb5f6c5a4d0_0, 0, 32;
    %load/vec4 v0x7fb5f6c59f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_48.0, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_48.1, 8;
T_48.0 ; End of true expr.
    %load/vec4 v0x7fb5f6c5a210_0;
    %jmp/0 T_48.1, 8;
 ; End of false expr.
    %blend;
T_48.1;
    %store/vec4 v0x7fb5f6c59a10_0, 0, 16;
    %load/vec4 v0x7fb5f6c59a10_0;
    %pad/s 32;
    %store/vec4 v0x7fb5f6c59ad0_0, 0, 32;
    %load/vec4 v0x7fb5f6c59a10_0;
    %pad/s 32;
    %store/vec4 v0x7fb5f6c59ad0_0, 0, 32;
    %load/vec4 v0x7fb5f6c59b70_0;
    %pad/s 32;
    %load/vec4 v0x7fb5f6c5a4d0_0;
    %add;
    %load/vec4 v0x7fb5f6c59a10_0;
    %pad/s 32;
    %add;
    %store/vec4 v0x7fb5f6c5a7a0_0, 0, 32;
    %load/vec4 v0x7fb5f6c59f90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7fb5f6c5a0a0_0, 0, 16;
    %load/vec4 v0x7fb5f6c5a7a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_48.2, 5;
    %load/vec4 v0x7fb5f6c5a7a0_0;
    %addi 23040, 0, 32;
    %store/vec4 v0x7fb5f6c5a850_0, 0, 32;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x7fb5f6c5a7a0_0;
    %cmpi/s 23040, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_48.4, 5;
    %load/vec4 v0x7fb5f6c5a7a0_0;
    %subi 23040, 0, 32;
    %store/vec4 v0x7fb5f6c5a850_0, 0, 32;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x7fb5f6c5a7a0_0;
    %store/vec4 v0x7fb5f6c5a850_0, 0, 32;
T_48.5 ;
T_48.3 ;
    %load/vec4 v0x7fb5f6c5a850_0;
    %pad/u 16;
    %store/vec4 v0x7fb5f6c59cb0_0, 0, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x7fb5f6c56b10;
T_49 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5a0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c59f00_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x7fb5f6c5a6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %jmp T_49.6;
T_49.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c59f00_0, 0;
    %load/vec4 v0x7fb5f6c59e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_49.8, 8;
T_49.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_49.8, 8;
 ; End of false expr.
    %blend;
T_49.8;
    %cast2;
    %assign/vec4 v0x7fb5f6c5a6f0_0, 0;
    %jmp T_49.6;
T_49.3 ;
    %load/vec4 v0x7fb5f6c59f90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.9, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c5a6f0_0, 0;
    %jmp T_49.10;
T_49.9 ;
    %load/vec4 v0x7fb5f6c5a0a0_0;
    %parti/s 14, 0, 2;
    %assign/vec4 v0x7fb5f6c5a150_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb5f6c5a6f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb5f6c5a560_0, 0;
T_49.10 ;
    %jmp T_49.6;
T_49.4 ;
    %load/vec4 v0x7fb5f6c5a560_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_49.11, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fb5f6c5a560_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c5a6f0_0, 0;
    %jmp T_49.12;
T_49.11 ;
    %load/vec4 v0x7fb5f6c5a560_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fb5f6c5a560_0, 0;
T_49.12 ;
    %jmp T_49.6;
T_49.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c5a6f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c59f00_0, 0;
    %jmp T_49.6;
T_49.6 ;
    %pop/vec4 1;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7fb5f6c56450;
T_50 ;
Ewait_3 .event/or E_0x7fb5f6c56990, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x7fb5f6c5e100_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 5;
    %store/vec4 v0x7fb5f6c5d7c0_0, 0, 5;
    %load/vec4 v0x7fb5f6c5e240_0;
    %store/vec4 v0x7fb5f6c5df00_0, 0, 8;
    %load/vec4 v0x7fb5f6c5d500_0;
    %store/vec4 v0x7fb5f6c5dad0_0, 0, 1;
    %load/vec4 v0x7fb5f6c5dfb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c5db60, 4;
    %store/vec4 v0x7fb5f6c5d450_0, 0, 8;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x7fb5f6c56450;
T_51 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5e1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb5f6c5dfb0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x7fb5f6c5dad0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_51.4, 4;
    %load/vec4 v0x7fb5f6c5e100_0;
    %load/vec4 v0x7fb5f6c5d7c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_51.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x7fb5f6c5df00_0;
    %pad/u 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x7fb5f6c5e100_0;
    %assign/vec4/off/d v0x7fb5f6c5dfb0_0, 4, 5;
    %load/vec4 v0x7fb5f6c5d7c0_0;
    %assign/vec4 v0x7fb5f6c5e100_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_51.7, 4;
    %load/vec4 v0x7fb5f6c5dfb0_0;
    %load/vec4 v0x7fb5f6c5e100_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_51.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %load/vec4 v0x7fb5f6c5dfb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fb5f6c5dfb0_0, 0;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7fb5f6c56450;
T_52 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5ccb0_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x7fb5f6c56450;
T_53 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5d730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c5cbe0_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x7fb5f6c56450;
T_54 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c5e1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb5f6c5d450_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x7fb5f6c5e4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_54.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 32;
    %cmp/u;
    %jmp/1 T_54.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 32;
    %cmp/u;
    %jmp/1 T_54.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_54.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 32;
    %cmp/u;
    %jmp/1 T_54.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 32;
    %cmp/u;
    %jmp/1 T_54.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 32;
    %cmp/u;
    %jmp/1 T_54.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_54.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 32;
    %cmp/u;
    %jmp/1 T_54.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 32;
    %cmp/u;
    %jmp/1 T_54.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 32;
    %cmp/u;
    %jmp/1 T_54.21, 6;
    %jmp T_54.22;
T_54.2 ;
    %load/vec4 v0x7fb5f6c5e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.23, 8;
    %load/vec4 v0x7fb5f6c5d8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.25, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %jmp T_54.26;
T_54.25 ;
    %load/vec4 v0x7fb5f6c5d990_0;
    %load/vec4 v0x7fb5f6c5d8e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_54.27, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fb5f6c5d8e0_0, 0;
    %jmp T_54.28;
T_54.27 ;
    %pushi/vec4 18, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.28 ;
T_54.26 ;
T_54.23 ;
    %jmp T_54.22;
T_54.3 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.29, 4;
    %load/vec4 v0x7fb5f6c5d450_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_54.31, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.32;
T_54.31 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.32 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
T_54.29 ;
    %jmp T_54.22;
T_54.4 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.33, 4;
    %pushi/vec4 21930, 0, 16;
    %assign/vec4 v0x7fb5f6c5ca00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %load/vec4 v0x7fb5f6c5d450_0;
    %cmpi/e 85, 0, 8;
    %jmp/0xz  T_54.35, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.36;
T_54.35 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.36 ;
T_54.33 ;
    %jmp T_54.22;
T_54.5 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %load/vec4 v0x7fb5f6c5d450_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb5f6c5d0f0_0, 4, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %load/vec4 v0x7fb5f6c5d450_0;
    %pad/u 16;
    %assign/vec4 v0x7fb5f6c5d850_0, 0;
T_54.37 ;
    %jmp T_54.22;
T_54.6 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.39, 4;
    %load/vec4 v0x7fb5f6c5d0f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fb5f6c5d450_0;
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c5d0f0_0, 4, 5;
    %load/vec4 v0x7fb5f6c5d450_0;
    %pad/u 16;
    %assign/vec4 v0x7fb5f6c5d990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.39 ;
    %jmp T_54.22;
T_54.7 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.41, 4;
    %load/vec4 v0x7fb5f6c5d450_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_54.43, 4;
    %load/vec4 v0x7fb5f6c5d450_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7fb5f6c5cd60_0, 4, 8;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %jmp T_54.44;
T_54.43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.44 ;
T_54.41 ;
    %jmp T_54.22;
T_54.8 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.45, 4;
    %load/vec4 v0x7fb5f6c5cd60_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fb5f6c5d450_0;
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c5cd60_0, 4, 5;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.45 ;
    %jmp T_54.22;
T_54.9 ;
    %load/vec4 v0x7fb5f6c5ca00_0;
    %load/vec4 v0x7fb5f6c5cd60_0;
    %xor;
    %assign/vec4 v0x7fb5f6c5ca00_0, 0;
    %load/vec4 v0x7fb5f6c5cd60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fb5f6c5cd60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.22;
T_54.10 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.47, 4;
    %load/vec4 v0x7fb5f6c5d450_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_54.49, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %load/vec4 v0x7fb5f6c5d450_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c5cfd0_0, 4, 5;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.50;
T_54.49 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.50 ;
T_54.47 ;
    %jmp T_54.22;
T_54.11 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.51, 4;
    %load/vec4 v0x7fb5f6c5cfd0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fb5f6c5d450_0;
    %add;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c5cfd0_0, 4, 5;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.51 ;
    %jmp T_54.22;
T_54.12 ;
    %load/vec4 v0x7fb5f6c5cfd0_0;
    %assign/vec4 v0x7fb5f6c5d060_0, 0;
    %load/vec4 v0x7fb5f6c5cfd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x7fb5f6c5cfd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5ccb0_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.22;
T_54.13 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.53, 4;
    %load/vec4 v0x7fb5f6c5d450_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c5c940_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
    %pushi/vec4 12, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.53 ;
    %jmp T_54.22;
T_54.14 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.55, 4;
    %load/vec4 v0x7fb5f6c5d450_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c5c940_0, 4, 5;
    %pushi/vec4 13, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.55 ;
    %jmp T_54.22;
T_54.15 ;
    %load/vec4 v0x7fb5f6c5d3b0_0;
    %pad/u 16;
    %load/vec4 v0x7fb5f6c5d990_0;
    %cmp/e;
    %jmp/0xz  T_54.57, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb5f6c5d3b0_0, 0;
    %pushi/vec4 15, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.58;
T_54.57 ;
    %pushi/vec4 14, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5da40_0, 0;
T_54.58 ;
    %jmp T_54.22;
T_54.16 ;
    %load/vec4 v0x7fb5f6c5da40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.59, 4;
    %load/vec4 v0x7fb5f6c5d3b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.61, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fb5f6c5e240_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5f6c5cb30_0, 0;
    %load/vec4 v0x7fb5f6c5ca00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7fb5f6c5e240_0;
    %xor;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c5ca00_0, 4, 5;
    %pushi/vec4 13, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.62;
T_54.61 ;
    %load/vec4 v0x7fb5f6c5e240_0;
    %load/vec4 v0x7fb5f6c5cb30_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb5f6c5cb30_0, 0;
    %load/vec4 v0x7fb5f6c5d3b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7fb5f6c5d3b0_0, 0;
    %load/vec4 v0x7fb5f6c5ca00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fb5f6c5e240_0;
    %xor;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c5ca00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c5cbe0_0, 0;
    %pushi/vec4 13, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.62 ;
T_54.59 ;
    %jmp T_54.22;
T_54.17 ;
    %load/vec4 v0x7fb5f6c5ca00_0;
    %load/vec4 v0x7fb5f6c5d0f0_0;
    %xor;
    %assign/vec4 v0x7fb5f6c5ca00_0, 0;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.22;
T_54.18 ;
    %load/vec4 v0x7fb5f6c5ca00_0;
    %load/vec4 v0x7fb5f6c5d060_0;
    %xor;
    %assign/vec4 v0x7fb5f6c5ca00_0, 0;
    %pushi/vec4 17, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.22;
T_54.19 ;
    %load/vec4 v0x7fb5f6c5ca00_0;
    %load/vec4 v0x7fb5f6c5c940_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_54.63, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_54.64, 8;
T_54.63 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_54.64, 8;
 ; End of false expr.
    %blend;
T_54.64;
    %pad/s 1;
    %assign/vec4 v0x7fb5f6c5caa0_0, 0;
    %pushi/vec4 18, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.22;
T_54.20 ;
    %load/vec4 v0x7fb5f6c5caa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_54.65, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.66;
T_54.65 ;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
T_54.66 ;
    %jmp T_54.22;
T_54.21 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c5e4d0_0, 0;
    %jmp T_54.22;
T_54.22 ;
    %pop/vec4 1;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x7fb5f6c28aa0;
T_55 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c61820_0;
    %pad/u 32;
    %cmpi/e 100000, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_55.0, 8;
    %pushi/vec4 0, 0, 17;
    %jmp/1 T_55.1, 8;
T_55.0 ; End of true expr.
    %load/vec4 v0x7fb5f6c61820_0;
    %addi 1, 0, 17;
    %jmp/0 T_55.1, 8;
 ; End of false expr.
    %blend;
T_55.1;
    %assign/vec4 v0x7fb5f6c61820_0, 0;
    %load/vec4 v0x7fb5f6c61820_0;
    %pad/u 32;
    %cmpi/e 100000, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_55.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_55.3, 8;
T_55.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_55.3, 8;
 ; End of false expr.
    %blend;
T_55.3;
    %pad/s 1;
    %assign/vec4 v0x7fb5f6c623e0_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7fb5f6c28aa0;
T_56 ;
    %wait E_0x7fb5f6c57b30;
    %load/vec4 v0x7fb5f6c61cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c61c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c61700_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x7fb5f6c620b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_56.4, 6;
    %jmp T_56.5;
T_56.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb5f6c61c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c61700_0, 0;
    %load/vec4 v0x7fb5f6c61d60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_56.6, 4;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5f6c620b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb5f6c62020_0, 0;
T_56.6 ;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x7fb5f6c61d60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.8, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c620b0_0, 0;
    %jmp T_56.9;
T_56.8 ;
    %load/vec4 v0x7fb5f6c621d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_56.10, 4;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb5f6c620b0_0, 0;
    %jmp T_56.11;
T_56.10 ;
    %load/vec4 v0x7fb5f6c61bb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_56.12, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c620b0_0, 0;
T_56.12 ;
T_56.11 ;
T_56.9 ;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0x7fb5f6c61d60_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_56.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_56.15, 8;
T_56.14 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_56.15, 8;
 ; End of false expr.
    %blend;
T_56.15;
    %cast2;
    %assign/vec4 v0x7fb5f6c620b0_0, 0;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x7fb5f6c62ea0;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c63070_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x7fb5f6c63070_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb5f6c63070_0;
    %store/vec4a v0x7fb5f6c634c0, 4, 0;
    %load/vec4 v0x7fb5f6c63070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c63070_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0x7fb5f6c63120;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c63350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c63410_0, 0, 32;
    %end;
    .thread T_58, $init;
    .scope S_0x7fb5f6c63120;
T_59 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c64010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c63350_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x7fb5f6c63ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x7fb5f6c63d70_0;
    %assign/vec4 v0x7fb5f6c63350_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x7fb5f6c63120;
T_60 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c641a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c63410_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x7fb5f6c63f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.2, 8;
    %load/vec4 v0x7fb5f6c63e20_0;
    %assign/vec4 v0x7fb5f6c63410_0, 0;
T_60.2 ;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7fb5f6c62520;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c63d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c63e20_0, 0, 32;
    %end;
    .thread T_61, $init;
    .scope S_0x7fb5f6c62520;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c63cc0_0, 0, 32;
T_62.0 ;
    %load/vec4 v0x7fb5f6c63cc0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.1, 5;
    %vpi_call/w 14 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb5f6c634c0, v0x7fb5f6c63cc0_0 > {0 0 0};
    %load/vec4 v0x7fb5f6c63cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c63cc0_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .thread T_62;
    .scope S_0x7fb5f6c62520;
T_63 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c63b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x7fb5f6c64230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x7fb5f6c63850_0;
    %load/vec4 v0x7fb5f6c63570_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c634c0, 0, 4;
T_63.2 ;
    %load/vec4 v0x7fb5f6c63570_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c634c0, 4;
    %assign/vec4 v0x7fb5f6c63d70_0, 0;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x7fb5f6c62520;
T_64 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c63c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x7fb5f6c642c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x7fb5f6c638f0_0;
    %load/vec4 v0x7fb5f6c63620_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c634c0, 0, 4;
T_64.2 ;
    %load/vec4 v0x7fb5f6c63620_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c634c0, 4;
    %assign/vec4 v0x7fb5f6c63e20_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7fb5f6c64d40;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c64f10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x7fb5f6c64f10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb5f6c64f10_0;
    %store/vec4a v0x7fb5f6c65300, 4, 0;
    %load/vec4 v0x7fb5f6c64f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c64f10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x7fb5f6c64fc0;
T_66 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c651a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c65250_0, 0, 32;
    %end;
    .thread T_66, $init;
    .scope S_0x7fb5f6c64fc0;
T_67 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c65e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c651a0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x7fb5f6c65d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x7fb5f6c65bb0_0;
    %assign/vec4 v0x7fb5f6c651a0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x7fb5f6c64fc0;
T_68 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c65fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c65250_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x7fb5f6c65db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x7fb5f6c65c60_0;
    %assign/vec4 v0x7fb5f6c65250_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x7fb5f6c64450;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c65bb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c65c60_0, 0, 32;
    %end;
    .thread T_69, $init;
    .scope S_0x7fb5f6c64450;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c65b00_0, 0, 32;
T_70.0 ;
    %load/vec4 v0x7fb5f6c65b00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_70.1, 5;
    %vpi_call/w 14 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb5f6c65300, v0x7fb5f6c65b00_0 > {0 0 0};
    %load/vec4 v0x7fb5f6c65b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c65b00_0, 0, 32;
    %jmp T_70.0;
T_70.1 ;
    %end;
    .thread T_70;
    .scope S_0x7fb5f6c64450;
T_71 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c659c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0x7fb5f6c66070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x7fb5f6c656c0_0;
    %load/vec4 v0x7fb5f6c653b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c65300, 0, 4;
T_71.2 ;
    %load/vec4 v0x7fb5f6c653b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c65300, 4;
    %assign/vec4 v0x7fb5f6c65bb0_0, 0;
T_71.0 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x7fb5f6c64450;
T_72 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c65a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x7fb5f6c66100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x7fb5f6c65750_0;
    %load/vec4 v0x7fb5f6c65460_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c65300, 0, 4;
T_72.2 ;
    %load/vec4 v0x7fb5f6c65460_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c65300, 4;
    %assign/vec4 v0x7fb5f6c65c60_0, 0;
T_72.0 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x7fb5f6c66b90;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c66d60_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x7fb5f6c66d60_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb5f6c66d60_0;
    %store/vec4a v0x7fb5f6c67150, 4, 0;
    %load/vec4 v0x7fb5f6c66d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c66d60_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x7fb5f6c66e10;
T_74 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c66ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c670a0_0, 0, 32;
    %end;
    .thread T_74, $init;
    .scope S_0x7fb5f6c66e10;
T_75 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c67cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c66ff0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x7fb5f6c67b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x7fb5f6c67a20_0;
    %assign/vec4 v0x7fb5f6c66ff0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x7fb5f6c66e10;
T_76 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c67e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c670a0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x7fb5f6c67c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x7fb5f6c67ad0_0;
    %assign/vec4 v0x7fb5f6c670a0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x7fb5f6c662b0;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c67a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c67ad0_0, 0, 32;
    %end;
    .thread T_77, $init;
    .scope S_0x7fb5f6c662b0;
T_78 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c67970_0, 0, 32;
T_78.0 ;
    %load/vec4 v0x7fb5f6c67970_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_78.1, 5;
    %vpi_call/w 14 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb5f6c67150, v0x7fb5f6c67970_0 > {0 0 0};
    %load/vec4 v0x7fb5f6c67970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c67970_0, 0, 32;
    %jmp T_78.0;
T_78.1 ;
    %end;
    .thread T_78;
    .scope S_0x7fb5f6c662b0;
T_79 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c67830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x7fb5f6c67ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x7fb5f6c67510_0;
    %load/vec4 v0x7fb5f6c67200_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c67150, 0, 4;
T_79.2 ;
    %load/vec4 v0x7fb5f6c67200_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c67150, 4;
    %assign/vec4 v0x7fb5f6c67a20_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x7fb5f6c662b0;
T_80 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c678d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x7fb5f6c67f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x7fb5f6c675c0_0;
    %load/vec4 v0x7fb5f6c672b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c67150, 0, 4;
T_80.2 ;
    %load/vec4 v0x7fb5f6c672b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c67150, 4;
    %assign/vec4 v0x7fb5f6c67ad0_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x7fb5f6c68a10;
T_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c68be0_0, 0, 32;
T_81.0 ;
    %load/vec4 v0x7fb5f6c68be0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_81.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb5f6c68be0_0;
    %store/vec4a v0x7fb5f6c68fd0, 4, 0;
    %load/vec4 v0x7fb5f6c68be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c68be0_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %end;
    .thread T_81;
    .scope S_0x7fb5f6c68c90;
T_82 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c68e70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c68f20_0, 0, 32;
    %end;
    .thread T_82, $init;
    .scope S_0x7fb5f6c68c90;
T_83 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c69b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c68e70_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x7fb5f6c699c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x7fb5f6c69860_0;
    %assign/vec4 v0x7fb5f6c68e70_0, 0;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x7fb5f6c68c90;
T_84 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c69c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c68f20_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x7fb5f6c69a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v0x7fb5f6c69910_0;
    %assign/vec4 v0x7fb5f6c68f20_0, 0;
T_84.2 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x7fb5f6c68160;
T_85 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c69860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c69910_0, 0, 32;
    %end;
    .thread T_85, $init;
    .scope S_0x7fb5f6c68160;
T_86 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c697b0_0, 0, 32;
T_86.0 ;
    %load/vec4 v0x7fb5f6c697b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_86.1, 5;
    %vpi_call/w 14 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb5f6c68fd0, v0x7fb5f6c697b0_0 > {0 0 0};
    %load/vec4 v0x7fb5f6c697b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c697b0_0, 0, 32;
    %jmp T_86.0;
T_86.1 ;
    %end;
    .thread T_86;
    .scope S_0x7fb5f6c68160;
T_87 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c69670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x7fb5f6c69d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v0x7fb5f6c69350_0;
    %load/vec4 v0x7fb5f6c69080_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c68fd0, 0, 4;
T_87.2 ;
    %load/vec4 v0x7fb5f6c69080_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c68fd0, 4;
    %assign/vec4 v0x7fb5f6c69860_0, 0;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x7fb5f6c68160;
T_88 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c69710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0x7fb5f6c69db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x7fb5f6c69400_0;
    %load/vec4 v0x7fb5f6c69130_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c68fd0, 0, 4;
T_88.2 ;
    %load/vec4 v0x7fb5f6c69130_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c68fd0, 4;
    %assign/vec4 v0x7fb5f6c69910_0, 0;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x7fb5f6c6a830;
T_89 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6aa00_0, 0, 32;
T_89.0 ;
    %load/vec4 v0x7fb5f6c6aa00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_89.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb5f6c6aa00_0;
    %store/vec4a v0x7fb5f6c6adf0, 4, 0;
    %load/vec4 v0x7fb5f6c6aa00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c6aa00_0, 0, 32;
    %jmp T_89.0;
T_89.1 ;
    %end;
    .thread T_89;
    .scope S_0x7fb5f6c6aab0;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6ac90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6ad40_0, 0, 32;
    %end;
    .thread T_90, $init;
    .scope S_0x7fb5f6c6aab0;
T_91 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6b9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c6ac90_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x7fb5f6c6b860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.2, 8;
    %load/vec4 v0x7fb5f6c6b700_0;
    %assign/vec4 v0x7fb5f6c6ac90_0, 0;
T_91.2 ;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x7fb5f6c6aab0;
T_92 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c6ad40_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x7fb5f6c6b900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0x7fb5f6c6b7b0_0;
    %assign/vec4 v0x7fb5f6c6ad40_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x7fb5f6c69f20;
T_93 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6b700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6b7b0_0, 0, 32;
    %end;
    .thread T_93, $init;
    .scope S_0x7fb5f6c69f20;
T_94 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6b650_0, 0, 32;
T_94.0 ;
    %load/vec4 v0x7fb5f6c6b650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_94.1, 5;
    %vpi_call/w 14 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb5f6c6adf0, v0x7fb5f6c6b650_0 > {0 0 0};
    %load/vec4 v0x7fb5f6c6b650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c6b650_0, 0, 32;
    %jmp T_94.0;
T_94.1 ;
    %end;
    .thread T_94;
    .scope S_0x7fb5f6c69f20;
T_95 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6b530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x7fb5f6c6bcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x7fb5f6c6b270_0;
    %load/vec4 v0x7fb5f6c6aea0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c6adf0, 0, 4;
T_95.2 ;
    %load/vec4 v0x7fb5f6c6aea0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c6adf0, 4;
    %assign/vec4 v0x7fb5f6c6b700_0, 0;
T_95.0 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x7fb5f6c69f20;
T_96 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %load/vec4 v0x7fb5f6c6bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x7fb5f6c6b300_0;
    %load/vec4 v0x7fb5f6c6af50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c6adf0, 0, 4;
T_96.2 ;
    %load/vec4 v0x7fb5f6c6af50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c6adf0, 4;
    %assign/vec4 v0x7fb5f6c6b7b0_0, 0;
T_96.0 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x7fb5f6c6c730;
T_97 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6c900_0, 0, 32;
T_97.0 ;
    %load/vec4 v0x7fb5f6c6c900_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_97.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fb5f6c6c900_0;
    %store/vec4a v0x7fb5f6c6ccf0, 4, 0;
    %load/vec4 v0x7fb5f6c6c900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c6c900_0, 0, 32;
    %jmp T_97.0;
T_97.1 ;
    %end;
    .thread T_97;
    .scope S_0x7fb5f6c6c9b0;
T_98 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6cb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6cc40_0, 0, 32;
    %end;
    .thread T_98, $init;
    .scope S_0x7fb5f6c6c9b0;
T_99 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6d820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c6cb90_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x7fb5f6c6d6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x7fb5f6c6d580_0;
    %assign/vec4 v0x7fb5f6c6cb90_0, 0;
T_99.2 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x7fb5f6c6c9b0;
T_100 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6d9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c6cc40_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x7fb5f6c6d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x7fb5f6c6d630_0;
    %assign/vec4 v0x7fb5f6c6cc40_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x7fb5f6c6be40;
T_101 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6d580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6d630_0, 0, 32;
    %end;
    .thread T_101, $init;
    .scope S_0x7fb5f6c6be40;
T_102 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb5f6c6d4d0_0, 0, 32;
T_102.0 ;
    %load/vec4 v0x7fb5f6c6d4d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_102.1, 5;
    %vpi_call/w 14 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x7fb5f6c6ccf0, v0x7fb5f6c6d4d0_0 > {0 0 0};
    %load/vec4 v0x7fb5f6c6d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb5f6c6d4d0_0, 0, 32;
    %jmp T_102.0;
T_102.1 ;
    %end;
    .thread T_102;
    .scope S_0x7fb5f6c6be40;
T_103 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6d390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %load/vec4 v0x7fb5f6c6da40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x7fb5f6c6d070_0;
    %load/vec4 v0x7fb5f6c6cda0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c6ccf0, 0, 4;
T_103.2 ;
    %load/vec4 v0x7fb5f6c6cda0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c6ccf0, 4;
    %assign/vec4 v0x7fb5f6c6d580_0, 0;
T_103.0 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x7fb5f6c6be40;
T_104 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x7fb5f6c6dad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v0x7fb5f6c6d120_0;
    %load/vec4 v0x7fb5f6c6ce50_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb5f6c6ccf0, 0, 4;
T_104.2 ;
    %load/vec4 v0x7fb5f6c6ce50_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7fb5f6c6ccf0, 4;
    %assign/vec4 v0x7fb5f6c6d630_0, 0;
T_104.0 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x7fb5f6c42670;
T_105 ;
Ewait_4 .event/or E_0x7fb5f6c44b70, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x7fb5f6c6fae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %load/vec4 v0x7fb5f6c6fa50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_105.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_105.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.2 ;
    %load/vec4 v0x7fb5f6c6fae0_0;
    %pad/u 32;
    %store/vec4 v0x7fb5f6c6e180_0, 0, 32;
    %jmp T_105.8;
T_105.3 ;
    %load/vec4 v0x7fb5f6c6fae0_0;
    %pad/u 32;
    %store/vec4 v0x7fb5f6c6e5e0_0, 0, 32;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x7fb5f6c6fae0_0;
    %pad/u 32;
    %store/vec4 v0x7fb5f6c6ea10_0, 0, 32;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x7fb5f6c6fae0_0;
    %pad/u 32;
    %store/vec4 v0x7fb5f6c6edf0_0, 0, 32;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x7fb5f6c6fae0_0;
    %pad/u 32;
    %store/vec4 v0x7fb5f6c6f210_0, 0, 32;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x7fb5f6c6fae0_0;
    %pad/u 32;
    %store/vec4 v0x7fb5f6c6f740_0, 0, 32;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.0 ;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_0x7fb5f6c42670;
T_106 ;
    %wait E_0x7fb5f6c63300;
    %load/vec4 v0x7fb5f6c6f930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c6dda0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fb5f6c6dc40_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x7fb5f6c6fae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x7fb5f6c6fa50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_106.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_106.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_106.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_106.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_106.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_106.9, 6;
    %jmp T_106.10;
T_106.4 ;
    %load/vec4 v0x7fb5f6c6dec0_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_106.11, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb5f6c6dec0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x7fb5f6c6fa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c6dc40_0, 4, 5;
    %jmp T_106.12;
T_106.11 ;
    %load/vec4 v0x7fb5f6c6dec0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5f6c6dec0_0, 0;
T_106.12 ;
    %jmp T_106.10;
T_106.5 ;
    %load/vec4 v0x7fb5f6c6e340_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_106.13, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb5f6c6e340_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x7fb5f6c6fa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c6dc40_0, 4, 5;
    %jmp T_106.14;
T_106.13 ;
    %load/vec4 v0x7fb5f6c6e340_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5f6c6e340_0, 0;
T_106.14 ;
    %jmp T_106.10;
T_106.6 ;
    %load/vec4 v0x7fb5f6c6e690_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_106.15, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb5f6c6e690_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fb5f6c6fa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c6dc40_0, 4, 5;
    %jmp T_106.16;
T_106.15 ;
    %load/vec4 v0x7fb5f6c6e690_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5f6c6e690_0, 0;
T_106.16 ;
    %jmp T_106.10;
T_106.7 ;
    %load/vec4 v0x7fb5f6c6eb30_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_106.17, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb5f6c6eb30_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x7fb5f6c6fa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c6dc40_0, 4, 5;
    %jmp T_106.18;
T_106.17 ;
    %load/vec4 v0x7fb5f6c6eb30_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5f6c6eb30_0, 0;
T_106.18 ;
    %jmp T_106.10;
T_106.8 ;
    %load/vec4 v0x7fb5f6c6ef50_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_106.19, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb5f6c6ef50_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x7fb5f6c6fa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c6dc40_0, 4, 5;
    %jmp T_106.20;
T_106.19 ;
    %load/vec4 v0x7fb5f6c6ef50_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5f6c6ef50_0, 0;
T_106.20 ;
    %jmp T_106.10;
T_106.9 ;
    %load/vec4 v0x7fb5f6c6e7f0_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_106.21, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fb5f6c6e7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb5f6c6fa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fb5f6c6dc40_0, 4, 5;
    %jmp T_106.22;
T_106.21 ;
    %load/vec4 v0x7fb5f6c6e7f0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fb5f6c6e7f0_0, 0;
T_106.22 ;
    %jmp T_106.10;
T_106.10 ;
    %pop/vec4 1;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "sim/Find_CorrectedAngle_tb.sv";
    "hdl/Find_CorrectedAngle.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
    "hdl/Lidar_Mini_TopLevel.sv";
    "hdl/LiDAR_Protocol.sv";
    "hdl/Find_IntervalSampleAngle.sv";
    "hdl/divider.sv";
    "hdl/uart_rx.v";
    "hdl/Start_LiDAR.sv";
    "hdl/uart_tx.v";
    "hdl/bram_manager.sv";
    "hdl/xilinx_true_dual_port_read_first_2_clock_ram.v";
