#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Dec  6 14:17:37 2019
# Process ID: 1244
# Current directory: D:/DrexelStudy/ECE302/radix10adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7908 D:\DrexelStudy\ECE302\radix10adder\radix10adder.xpr
# Log file: D:/DrexelStudy/ECE302/radix10adder/vivado.log
# Journal file: D:/DrexelStudy/ECE302/radix10adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DrexelStudy/ECE302/radix10adder/radix10adder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 720.934 ; gain = 90.031
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'radix_10_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj radix_10_add_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xelab -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.radix_10_add
Built simulation snapshot radix_10_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radix_10_add_behav -key {Behavioral:sim_1:Functional:radix_10_add} -tclbatch {radix_10_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radix_10_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 752.012 ; gain = 31.078
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radix_10_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 752.012 ; gain = 31.078
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/radix_10_add/x} -radix bin {0001 0ns}
add_force {/radix_10_add/y} -radix hex {0101 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '0101': Object size 4 does not match size of given value 0101.
add_force {/radix_10_add/y} -radix bin {0101 0ns}
add_force {/radix_10_add/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/radix_10_add/reset} -radix hex {0 0ns}
run 100 ps
add_force {/radix_10_add/x} -radix bin {0101 0ns}
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'radix_10_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj radix_10_add_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/radix10adder/radix10adder.srcs/sources_1/new/radix_10_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'radix_10_add'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xelab -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.radix_10_add
Built simulation snapshot radix_10_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radix_10_add_behav -key {Behavioral:sim_1:Functional:radix_10_add} -tclbatch {radix_10_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radix_10_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radix_10_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 767.711 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/radix_10_add/x} -radix bin {0101 0ns}
add_force {/radix_10_add/y} -radix bin {0001 0ns}
add_force {/radix_10_add/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/radix_10_add/reset} -radix hex {0 0ns}
run 100 ps
run 100 ps
add_force {/radix_10_add/y} -radix bin {0011 0ns}
run 100 ps
add_force {/radix_10_add/y} -radix bin {0101 0ns}
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'radix_10_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj radix_10_add_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/radix10adder/radix10adder.srcs/sources_1/new/radix_10_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'radix_10_add'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xelab -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.radix_10_add
Built simulation snapshot radix_10_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radix_10_add_behav -key {Behavioral:sim_1:Functional:radix_10_add} -tclbatch {radix_10_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radix_10_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radix_10_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 794.719 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/radix_10_add/x} -radix bin {0101 0ns}
add_force {/radix_10_add/y} -radix bin {0011 0ns}
add_force {/radix_10_add/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/radix_10_add/reset} -radix hex {0 0ns}
run 100 ps
run 100 ps
run 100 ps
add_force {/radix_10_add/y} -radix bin {0001 0ns}
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'radix_10_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj radix_10_add_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/radix10adder/radix10adder.srcs/sources_1/new/radix_10_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'radix_10_add'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xelab -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.radix_10_add
Built simulation snapshot radix_10_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radix_10_add_behav -key {Behavioral:sim_1:Functional:radix_10_add} -tclbatch {radix_10_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radix_10_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radix_10_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 796.578 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/radix_10_add/x} -radix bin {0101 0ns}
add_force {/radix_10_add/y} -radix bin {0001 0ns}
add_force {/radix_10_add/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/radix_10_add/reset} -radix hex {0 0ns}
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'radix_10_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj radix_10_add_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/radix10adder/radix10adder.srcs/sources_1/new/radix_10_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'radix_10_add'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xelab -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.radix_10_add
Built simulation snapshot radix_10_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radix_10_add_behav -key {Behavioral:sim_1:Functional:radix_10_add} -tclbatch {radix_10_add.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radix_10_add.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radix_10_add_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 797.859 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/radix_10_add/x} -radix bin {0101 0ns}
add_force {/radix_10_add/y} -radix bin {0011 0ns}
add_force {/radix_10_add/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/radix_10_add/reset} -radix hex {0 0ns}
run 100 ps
run 100 ps
add_force {/radix_10_add/y} -radix bin {0001 0ns}
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'radix_10_add' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj radix_10_add_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DrexelStudy/ECE302/radix10adder/radix10adder.srcs/sources_1/new/radix_10_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'radix_10_add'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
"xelab -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 05f22bfe1819495b824a0359f77a02c8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radix_10_add_behav xil_defaultlib.radix_10_add -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.radix_10_add
Built simulation snapshot radix_10_add_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/radix10adder/radix10adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radix_10_add_behav -key {Behavioral:sim_1:Functional:radix_10_add} -tclbatch {radix_10_add.tcl} -log {simulate.log}"
