Calling target program-options parser
[15:33:14.947] [bmv2] [D] [thread 4812] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:33:14.948] [bmv2] [D] [thread 4812] Set default default entry for table 'tbl_basic169': basic169 - 
[15:33:14.948] [bmv2] [D] [thread 4812] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:33:14.948] [bmv2] [D] [thread 4812] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
Adding interface s3-eth1 as port 1
[15:33:14.949] [bmv2] [D] [thread 4812] Adding interface s3-eth1 as port 1
Adding interface s3-eth2 as port 2
[15:33:15.168] [bmv2] [D] [thread 4812] Adding interface s3-eth2 as port 2
Adding interface s3-eth3 as port 3
[15:33:15.199] [bmv2] [D] [thread 4812] Adding interface s3-eth3 as port 3
Server listening on 0.0.0.0:50053
[15:33:15.422] [bmv2] [I] [thread 4812] Starting Thrift server on port 9092
[15:33:15.422] [bmv2] [I] [thread 4812] Thrift server was started
[15:33:15.422] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Processing packet received on port 1
[15:33:15.422] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Parser 'parser': start
[15:33:15.423] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.423] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.423] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.423] [bmv2] [T] [thread 4822] [0.0] [cxt 0] Bytes parsed: 14
[15:33:15.424] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Parser 'parser': end
[15:33:15.424] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.424] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.424] [bmv2] [T] [thread 4822] [0.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.425] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Looking up key:

[15:33:15.425] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.425] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Action entry is basic169 - 
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] Action basic169
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.425] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Looking up key:

[15:33:15.425] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.425] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.425] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.426] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.426] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.426] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.426] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.426] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.426] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.426] [bmv2] [T] [thread 4822] [0.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.426] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.426] [bmv2] [D] [thread 4822] [0.0] [cxt 0] Egress port is 0
[15:33:15.426] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Processing packet received on port 2
[15:33:15.426] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Parser 'parser': start
[15:33:15.426] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.426] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.426] [bmv2] [D] [thread 4823] [0.0] [cxt 0] Pipeline 'egress': start
[15:33:15.426] [bmv2] [D] [thread 4823] [0.0] [cxt 0] Pipeline 'egress': end
[15:33:15.426] [bmv2] [D] [thread 4823] [0.0] [cxt 0] Deparser 'deparser': start
[15:33:15.426] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.426] [bmv2] [T] [thread 4822] [1.0] [cxt 0] Bytes parsed: 14
[15:33:15.426] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Parser 'parser': end
[15:33:15.426] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.427] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.427] [bmv2] [T] [thread 4822] [1.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.427] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Looking up key:

[15:33:15.427] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.427] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Action entry is basic169 - 
[15:33:15.427] [bmv2] [T] [thread 4822] [1.0] [cxt 0] Action basic169
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.428] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Looking up key:

[15:33:15.428] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.428] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.428] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.429] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.429] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.429] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.429] [bmv2] [T] [thread 4822] [1.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.429] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.429] [bmv2] [D] [thread 4822] [1.0] [cxt 0] Egress port is 0
[15:33:15.426] [bmv2] [T] [thread 4823] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.429] [bmv2] [D] [thread 4823] [0.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.429] [bmv2] [D] [thread 4823] [0.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.429] [bmv2] [D] [thread 4823] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.429] [bmv2] [D] [thread 4823] [0.0] [cxt 0] Deparser 'deparser': end
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Processing packet received on port 1
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Parser 'parser': start
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.429] [bmv2] [D] [thread 4827] [0.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.429] [bmv2] [T] [thread 4822] [2.0] [cxt 0] Bytes parsed: 14
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Parser 'parser': end
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.429] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.429] [bmv2] [T] [thread 4822] [2.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Looking up key:

[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.429] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Action entry is basic169 - 
[15:33:15.429] [bmv2] [T] [thread 4822] [2.0] [cxt 0] Action basic169
[15:33:15.429] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.429] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.430] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Looking up key:

[15:33:15.430] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.430] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.430] [bmv2] [T] [thread 4822] [2.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.430] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.430] [bmv2] [D] [thread 4822] [2.0] [cxt 0] Egress port is 0
[15:33:15.430] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Processing packet received on port 2
[15:33:15.430] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Parser 'parser': start
[15:33:15.430] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.430] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.430] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.430] [bmv2] [T] [thread 4822] [3.0] [cxt 0] Bytes parsed: 14
[15:33:15.430] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Parser 'parser': end
[15:33:15.430] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.430] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.431] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Looking up key:

[15:33:15.431] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.431] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Action entry is basic169 - 
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] Action basic169
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.431] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Looking up key:

[15:33:15.431] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.431] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.431] [bmv2] [T] [thread 4822] [3.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.431] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.431] [bmv2] [D] [thread 4822] [3.0] [cxt 0] Egress port is 0
[15:33:15.431] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Processing packet received on port 3
[15:33:15.431] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Parser 'parser': start
[15:33:15.431] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] Bytes parsed: 14
[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Parser 'parser': end
[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Looking up key:

[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Action entry is basic169 - 
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] Action basic169
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Looking up key:

[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.432] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.432] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.433] [bmv2] [T] [thread 4822] [4.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.433] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.433] [bmv2] [D] [thread 4822] [4.0] [cxt 0] Egress port is 0
[15:33:15.429] [bmv2] [D] [thread 4823] [1.0] [cxt 0] Pipeline 'egress': start
[15:33:15.433] [bmv2] [D] [thread 4823] [1.0] [cxt 0] Pipeline 'egress': end
[15:33:15.433] [bmv2] [D] [thread 4823] [1.0] [cxt 0] Deparser 'deparser': start
[15:33:15.433] [bmv2] [T] [thread 4823] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.433] [bmv2] [D] [thread 4823] [1.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.433] [bmv2] [D] [thread 4823] [1.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.433] [bmv2] [D] [thread 4823] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.433] [bmv2] [D] [thread 4823] [1.0] [cxt 0] Deparser 'deparser': end
[15:33:15.434] [bmv2] [D] [thread 4827] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.434] [bmv2] [D] [thread 4823] [2.0] [cxt 0] Pipeline 'egress': start
[15:33:15.434] [bmv2] [D] [thread 4823] [2.0] [cxt 0] Pipeline 'egress': end
[15:33:15.434] [bmv2] [D] [thread 4823] [2.0] [cxt 0] Deparser 'deparser': start
[15:33:15.434] [bmv2] [T] [thread 4823] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.434] [bmv2] [D] [thread 4823] [2.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.434] [bmv2] [D] [thread 4823] [2.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.434] [bmv2] [D] [thread 4823] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.434] [bmv2] [D] [thread 4823] [2.0] [cxt 0] Deparser 'deparser': end
[15:33:15.435] [bmv2] [D] [thread 4827] [2.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.435] [bmv2] [D] [thread 4823] [3.0] [cxt 0] Pipeline 'egress': start
[15:33:15.435] [bmv2] [D] [thread 4823] [3.0] [cxt 0] Pipeline 'egress': end
[15:33:15.435] [bmv2] [D] [thread 4823] [3.0] [cxt 0] Deparser 'deparser': start
[15:33:15.435] [bmv2] [T] [thread 4823] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.435] [bmv2] [D] [thread 4823] [3.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.435] [bmv2] [D] [thread 4823] [3.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.435] [bmv2] [D] [thread 4823] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.435] [bmv2] [D] [thread 4823] [3.0] [cxt 0] Deparser 'deparser': end
[15:33:15.435] [bmv2] [D] [thread 4827] [3.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.435] [bmv2] [D] [thread 4823] [4.0] [cxt 0] Pipeline 'egress': start
[15:33:15.435] [bmv2] [D] [thread 4823] [4.0] [cxt 0] Pipeline 'egress': end
[15:33:15.435] [bmv2] [D] [thread 4823] [4.0] [cxt 0] Deparser 'deparser': start
[15:33:15.435] [bmv2] [T] [thread 4823] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.435] [bmv2] [D] [thread 4823] [4.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.435] [bmv2] [D] [thread 4823] [4.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.435] [bmv2] [D] [thread 4823] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.435] [bmv2] [D] [thread 4823] [4.0] [cxt 0] Deparser 'deparser': end
[15:33:15.435] [bmv2] [D] [thread 4827] [4.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.659] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Processing packet received on port 2
[15:33:15.659] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Parser 'parser': start
[15:33:15.660] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.660] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.661] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.661] [bmv2] [T] [thread 4822] [5.0] [cxt 0] Bytes parsed: 14
[15:33:15.661] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Parser 'parser': end
[15:33:15.662] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.662] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.662] [bmv2] [T] [thread 4822] [5.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.662] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Looking up key:

[15:33:15.662] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.663] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Action entry is basic169 - 
[15:33:15.663] [bmv2] [T] [thread 4822] [5.0] [cxt 0] Action basic169
[15:33:15.663] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.663] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.664] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.664] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.664] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.664] [bmv2] [T] [thread 4822] [5.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.665] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Looking up key:

[15:33:15.665] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.665] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.665] [bmv2] [T] [thread 4822] [5.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.665] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.665] [bmv2] [T] [thread 4822] [5.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.665] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.665] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.665] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.665] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.666] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.666] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.666] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.666] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.666] [bmv2] [T] [thread 4822] [5.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.666] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.666] [bmv2] [D] [thread 4822] [5.0] [cxt 0] Egress port is 0
[15:33:15.666] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Processing packet received on port 2
[15:33:15.666] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Parser 'parser': start
[15:33:15.666] [bmv2] [D] [thread 4823] [5.0] [cxt 0] Pipeline 'egress': start
[15:33:15.666] [bmv2] [D] [thread 4823] [5.0] [cxt 0] Pipeline 'egress': end
[15:33:15.666] [bmv2] [D] [thread 4823] [5.0] [cxt 0] Deparser 'deparser': start
[15:33:15.666] [bmv2] [T] [thread 4823] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.667] [bmv2] [D] [thread 4823] [5.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.667] [bmv2] [D] [thread 4823] [5.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.667] [bmv2] [D] [thread 4823] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.667] [bmv2] [D] [thread 4823] [5.0] [cxt 0] Deparser 'deparser': end
[15:33:15.667] [bmv2] [D] [thread 4827] [5.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.666] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.667] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.667] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.667] [bmv2] [T] [thread 4822] [6.0] [cxt 0] Bytes parsed: 14
[15:33:15.667] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Parser 'parser': end
[15:33:15.667] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.667] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.667] [bmv2] [T] [thread 4822] [6.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.667] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Looking up key:

[15:33:15.668] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.668] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Action entry is basic169 - 
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] Action basic169
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.668] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Looking up key:

[15:33:15.668] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.668] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.668] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.669] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.669] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.669] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.669] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.669] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.669] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.669] [bmv2] [T] [thread 4822] [6.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.669] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.669] [bmv2] [D] [thread 4822] [6.0] [cxt 0] Egress port is 0
[15:33:15.669] [bmv2] [D] [thread 4823] [6.0] [cxt 0] Pipeline 'egress': start
[15:33:15.669] [bmv2] [D] [thread 4823] [6.0] [cxt 0] Pipeline 'egress': end
[15:33:15.669] [bmv2] [D] [thread 4823] [6.0] [cxt 0] Deparser 'deparser': start
[15:33:15.669] [bmv2] [T] [thread 4823] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.669] [bmv2] [D] [thread 4823] [6.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.669] [bmv2] [D] [thread 4823] [6.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.669] [bmv2] [D] [thread 4823] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.669] [bmv2] [D] [thread 4823] [6.0] [cxt 0] Deparser 'deparser': end
[15:33:15.669] [bmv2] [D] [thread 4827] [6.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:15.754] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Processing packet received on port 1
[15:33:15.754] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Parser 'parser': start
[15:33:15.754] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.755] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.755] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.755] [bmv2] [T] [thread 4822] [7.0] [cxt 0] Bytes parsed: 14
[15:33:15.756] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Parser 'parser': end
[15:33:15.756] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.756] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.757] [bmv2] [T] [thread 4822] [7.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.757] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Looking up key:

[15:33:15.757] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.758] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Action entry is basic169 - 
[15:33:15.758] [bmv2] [T] [thread 4822] [7.0] [cxt 0] Action basic169
[15:33:15.758] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.758] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.758] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.758] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.758] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.758] [bmv2] [T] [thread 4822] [7.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.758] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Looking up key:

[15:33:15.759] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.759] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.759] [bmv2] [T] [thread 4822] [7.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.759] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.759] [bmv2] [T] [thread 4822] [7.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.759] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.759] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.759] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.760] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.760] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.760] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.760] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.760] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.761] [bmv2] [T] [thread 4822] [7.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.761] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.761] [bmv2] [D] [thread 4822] [7.0] [cxt 0] Egress port is 0
[15:33:15.761] [bmv2] [D] [thread 4823] [7.0] [cxt 0] Pipeline 'egress': start
[15:33:15.761] [bmv2] [D] [thread 4823] [7.0] [cxt 0] Pipeline 'egress': end
[15:33:15.761] [bmv2] [D] [thread 4823] [7.0] [cxt 0] Deparser 'deparser': start
[15:33:15.761] [bmv2] [T] [thread 4823] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.761] [bmv2] [D] [thread 4823] [7.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.761] [bmv2] [D] [thread 4823] [7.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.761] [bmv2] [D] [thread 4823] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.761] [bmv2] [D] [thread 4823] [7.0] [cxt 0] Deparser 'deparser': end
[15:33:15.761] [bmv2] [D] [thread 4827] [7.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:15.826] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Processing packet received on port 2
[15:33:15.827] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Parser 'parser': start
[15:33:15.827] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:15.828] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Extracting header 'ethernet'
[15:33:15.828] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:15.829] [bmv2] [T] [thread 4822] [8.0] [cxt 0] Bytes parsed: 14
[15:33:15.829] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Parser 'parser': end
[15:33:15.830] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Pipeline 'ingress': start
[15:33:15.830] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:15.830] [bmv2] [T] [thread 4822] [8.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:15.831] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Looking up key:

[15:33:15.831] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:15.832] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Action entry is basic169 - 
[15:33:15.832] [bmv2] [T] [thread 4822] [8.0] [cxt 0] Action basic169
[15:33:15.832] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:15.833] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:15.833] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:15.834] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:15.834] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:15.834] [bmv2] [T] [thread 4822] [8.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:15.834] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Looking up key:

[15:33:15.834] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:15.834] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:15.834] [bmv2] [T] [thread 4822] [8.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:15.835] [bmv2] [T] [thread 4822] [8.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:15.835] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Pipeline 'ingress': end
[15:33:15.835] [bmv2] [D] [thread 4822] [8.0] [cxt 0] Egress port is 0
[15:33:15.836] [bmv2] [D] [thread 4823] [8.0] [cxt 0] Pipeline 'egress': start
[15:33:15.836] [bmv2] [D] [thread 4823] [8.0] [cxt 0] Pipeline 'egress': end
[15:33:15.836] [bmv2] [D] [thread 4823] [8.0] [cxt 0] Deparser 'deparser': start
[15:33:15.836] [bmv2] [T] [thread 4823] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:15.836] [bmv2] [D] [thread 4823] [8.0] [cxt 0] Deparsing header 'ethernet'
[15:33:15.836] [bmv2] [D] [thread 4823] [8.0] [cxt 0] Deparsing header 'int_pai'
[15:33:15.836] [bmv2] [D] [thread 4823] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:15.836] [bmv2] [D] [thread 4823] [8.0] [cxt 0] Deparser 'deparser': end
[15:33:15.836] [bmv2] [D] [thread 4827] [8.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:16.013] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Processing packet received on port 2
[15:33:16.013] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Parser 'parser': start
[15:33:16.013] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:16.014] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Extracting header 'ethernet'
[15:33:16.014] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:16.015] [bmv2] [T] [thread 4822] [9.0] [cxt 0] Bytes parsed: 14
[15:33:16.015] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Parser 'parser': end
[15:33:16.016] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Pipeline 'ingress': start
[15:33:16.016] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:16.016] [bmv2] [T] [thread 4822] [9.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:16.017] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Looking up key:

[15:33:16.017] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:16.017] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Action entry is basic169 - 
[15:33:16.017] [bmv2] [T] [thread 4822] [9.0] [cxt 0] Action basic169
[15:33:16.017] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:16.017] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:16.018] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Looking up key:

[15:33:16.018] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:16.018] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:16.018] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:16.019] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:16.019] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:16.019] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:16.019] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:16.019] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:16.019] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:16.019] [bmv2] [T] [thread 4822] [9.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:16.019] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Pipeline 'ingress': end
[15:33:16.019] [bmv2] [D] [thread 4822] [9.0] [cxt 0] Egress port is 0
[15:33:16.019] [bmv2] [D] [thread 4823] [9.0] [cxt 0] Pipeline 'egress': start
[15:33:16.020] [bmv2] [D] [thread 4823] [9.0] [cxt 0] Pipeline 'egress': end
[15:33:16.020] [bmv2] [D] [thread 4823] [9.0] [cxt 0] Deparser 'deparser': start
[15:33:16.020] [bmv2] [T] [thread 4823] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:16.020] [bmv2] [D] [thread 4823] [9.0] [cxt 0] Deparsing header 'ethernet'
[15:33:16.021] [bmv2] [D] [thread 4823] [9.0] [cxt 0] Deparsing header 'int_pai'
[15:33:16.021] [bmv2] [D] [thread 4823] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:16.021] [bmv2] [D] [thread 4823] [9.0] [cxt 0] Deparser 'deparser': end
[15:33:16.021] [bmv2] [D] [thread 4827] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[15:33:16.516] [bmv2] [W] [thread 4856] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[15:33:16.517] [bmv2] [D] [thread 4856] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[15:33:16.518] [bmv2] [D] [thread 4856] Set default default entry for table 'tbl_basic169': basic169 - 
[15:33:16.518] [bmv2] [D] [thread 4856] Set default default entry for table 'tbl_add_int_filho_0': MyIngress.add_int_filho - 
[15:33:16.518] [bmv2] [D] [thread 4856] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:33:16.518] [bmv2] [D] [thread 4856] simple_switch target has been notified of a config swap
[15:33:16.520] [bmv2] [D] [thread 4857] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[15:33:16.520] [bmv2] [D] [thread 4856] Entry 0 added to table 'MyIngress.ipv4_lpm'
[15:33:16.521] [bmv2] [D] [thread 4856] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000100,2,

[15:33:16.522] [bmv2] [D] [thread 4857] Entry 1 added to table 'MyIngress.ipv4_lpm'
[15:33:16.522] [bmv2] [D] [thread 4857] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000200,3,

[15:33:16.523] [bmv2] [D] [thread 4856] Entry 2 added to table 'MyIngress.ipv4_lpm'
[15:33:16.523] [bmv2] [D] [thread 4856] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000333,1,

[15:33:19.102] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Processing packet received on port 2
[15:33:19.105] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Parser 'parser': start
[15:33:19.105] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.105] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.106] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.106] [bmv2] [T] [thread 4822] [10.0] [cxt 0] Bytes parsed: 14
[15:33:19.106] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Parser 'parser': end
[15:33:19.107] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.107] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.108] [bmv2] [T] [thread 4822] [10.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.108] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Looking up key:

[15:33:19.108] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.108] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Action entry is basic169 - 
[15:33:19.109] [bmv2] [T] [thread 4822] [10.0] [cxt 0] Action basic169
[15:33:19.109] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.110] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.110] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.110] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.110] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.110] [bmv2] [T] [thread 4822] [10.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.110] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Looking up key:

[15:33:19.110] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.110] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.110] [bmv2] [T] [thread 4822] [10.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.111] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.111] [bmv2] [T] [thread 4822] [10.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.111] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.111] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.112] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.112] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.112] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.112] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.113] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.113] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.113] [bmv2] [T] [thread 4822] [10.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.113] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.114] [bmv2] [D] [thread 4822] [10.0] [cxt 0] Egress port is 0
[15:33:19.114] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Processing packet received on port 1
[15:33:19.114] [bmv2] [D] [thread 4823] [10.0] [cxt 0] Pipeline 'egress': start
[15:33:19.114] [bmv2] [D] [thread 4823] [10.0] [cxt 0] Pipeline 'egress': end
[15:33:19.114] [bmv2] [D] [thread 4823] [10.0] [cxt 0] Deparser 'deparser': start
[15:33:19.114] [bmv2] [T] [thread 4823] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.114] [bmv2] [D] [thread 4823] [10.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.114] [bmv2] [D] [thread 4823] [10.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.115] [bmv2] [D] [thread 4823] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.115] [bmv2] [D] [thread 4823] [10.0] [cxt 0] Deparser 'deparser': end
[15:33:19.115] [bmv2] [D] [thread 4827] [10.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.114] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Parser 'parser': start
[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] Bytes parsed: 14
[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Parser 'parser': end
[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Looking up key:

[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Action entry is basic169 - 
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] Action basic169
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.116] [bmv2] [T] [thread 4822] [11.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Looking up key:

[15:33:19.116] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.117] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.117] [bmv2] [T] [thread 4822] [11.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.117] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.118] [bmv2] [D] [thread 4822] [11.0] [cxt 0] Egress port is 0
[15:33:19.118] [bmv2] [D] [thread 4823] [11.0] [cxt 0] Pipeline 'egress': start
[15:33:19.118] [bmv2] [D] [thread 4823] [11.0] [cxt 0] Pipeline 'egress': end
[15:33:19.118] [bmv2] [D] [thread 4823] [11.0] [cxt 0] Deparser 'deparser': start
[15:33:19.118] [bmv2] [T] [thread 4823] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.118] [bmv2] [D] [thread 4823] [11.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.118] [bmv2] [D] [thread 4823] [11.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.118] [bmv2] [D] [thread 4823] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.118] [bmv2] [D] [thread 4823] [11.0] [cxt 0] Deparser 'deparser': end
[15:33:19.118] [bmv2] [D] [thread 4827] [11.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.338] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Processing packet received on port 3
[15:33:19.339] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Parser 'parser': start
[15:33:19.339] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.340] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.343] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.343] [bmv2] [T] [thread 4822] [12.0] [cxt 0] Bytes parsed: 14
[15:33:19.343] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Parser 'parser': end
[15:33:19.343] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.343] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.343] [bmv2] [T] [thread 4822] [12.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.343] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Looking up key:

[15:33:19.343] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.343] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Action entry is basic169 - 
[15:33:19.343] [bmv2] [T] [thread 4822] [12.0] [cxt 0] Action basic169
[15:33:19.343] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.344] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Looking up key:

[15:33:19.344] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.344] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.344] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.345] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.345] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.345] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.345] [bmv2] [T] [thread 4822] [12.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.346] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.346] [bmv2] [D] [thread 4822] [12.0] [cxt 0] Egress port is 0
[15:33:19.346] [bmv2] [D] [thread 4823] [12.0] [cxt 0] Pipeline 'egress': start
[15:33:19.346] [bmv2] [D] [thread 4823] [12.0] [cxt 0] Pipeline 'egress': end
[15:33:19.346] [bmv2] [D] [thread 4823] [12.0] [cxt 0] Deparser 'deparser': start
[15:33:19.347] [bmv2] [T] [thread 4823] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.347] [bmv2] [D] [thread 4823] [12.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.347] [bmv2] [D] [thread 4823] [12.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.347] [bmv2] [D] [thread 4823] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.347] [bmv2] [D] [thread 4823] [12.0] [cxt 0] Deparser 'deparser': end
[15:33:19.347] [bmv2] [D] [thread 4827] [12.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:19.595] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Processing packet received on port 3
[15:33:19.595] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Parser 'parser': start
[15:33:19.595] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:19.596] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Extracting header 'ethernet'
[15:33:19.596] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:19.596] [bmv2] [T] [thread 4822] [13.0] [cxt 0] Bytes parsed: 14
[15:33:19.597] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Parser 'parser': end
[15:33:19.597] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Pipeline 'ingress': start
[15:33:19.597] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:19.597] [bmv2] [T] [thread 4822] [13.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:19.597] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Looking up key:

[15:33:19.597] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:19.597] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Action entry is basic169 - 
[15:33:19.597] [bmv2] [T] [thread 4822] [13.0] [cxt 0] Action basic169
[15:33:19.597] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:19.598] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Looking up key:

[15:33:19.598] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:19.598] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:19.598] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:19.599] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:19.599] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:19.599] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:19.599] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:19.599] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:19.599] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:19.599] [bmv2] [T] [thread 4822] [13.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:19.599] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Pipeline 'ingress': end
[15:33:19.599] [bmv2] [D] [thread 4822] [13.0] [cxt 0] Egress port is 0
[15:33:19.599] [bmv2] [D] [thread 4823] [13.0] [cxt 0] Pipeline 'egress': start
[15:33:19.599] [bmv2] [D] [thread 4823] [13.0] [cxt 0] Pipeline 'egress': end
[15:33:19.600] [bmv2] [D] [thread 4823] [13.0] [cxt 0] Deparser 'deparser': start
[15:33:19.600] [bmv2] [T] [thread 4823] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:19.600] [bmv2] [D] [thread 4823] [13.0] [cxt 0] Deparsing header 'ethernet'
[15:33:19.600] [bmv2] [D] [thread 4823] [13.0] [cxt 0] Deparsing header 'int_pai'
[15:33:19.600] [bmv2] [D] [thread 4823] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:19.600] [bmv2] [D] [thread 4823] [13.0] [cxt 0] Deparser 'deparser': end
[15:33:19.600] [bmv2] [D] [thread 4827] [13.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:20.122] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Processing packet received on port 2
[15:33:20.122] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Parser 'parser': start
[15:33:20.123] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:20.123] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Extracting header 'ethernet'
[15:33:20.123] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:20.123] [bmv2] [T] [thread 4822] [14.0] [cxt 0] Bytes parsed: 14
[15:33:20.124] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Parser 'parser': end
[15:33:20.124] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Pipeline 'ingress': start
[15:33:20.125] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:20.125] [bmv2] [T] [thread 4822] [14.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:20.125] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Looking up key:

[15:33:20.125] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:20.126] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Action entry is basic169 - 
[15:33:20.126] [bmv2] [T] [thread 4822] [14.0] [cxt 0] Action basic169
[15:33:20.126] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:20.126] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:20.126] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:20.127] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:20.127] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:20.128] [bmv2] [T] [thread 4822] [14.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:20.128] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Looking up key:

[15:33:20.128] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:20.128] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:20.129] [bmv2] [T] [thread 4822] [14.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:20.129] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:20.129] [bmv2] [T] [thread 4822] [14.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:20.129] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:20.129] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:20.129] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:20.129] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:20.129] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:20.130] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:20.130] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:20.130] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:20.130] [bmv2] [T] [thread 4822] [14.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:20.130] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Pipeline 'ingress': end
[15:33:20.130] [bmv2] [D] [thread 4822] [14.0] [cxt 0] Egress port is 0
[15:33:20.130] [bmv2] [D] [thread 4823] [14.0] [cxt 0] Pipeline 'egress': start
[15:33:20.130] [bmv2] [D] [thread 4823] [14.0] [cxt 0] Pipeline 'egress': end
[15:33:20.131] [bmv2] [D] [thread 4823] [14.0] [cxt 0] Deparser 'deparser': start
[15:33:20.131] [bmv2] [T] [thread 4823] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:20.131] [bmv2] [D] [thread 4823] [14.0] [cxt 0] Deparsing header 'ethernet'
[15:33:20.131] [bmv2] [D] [thread 4823] [14.0] [cxt 0] Deparsing header 'int_pai'
[15:33:20.131] [bmv2] [D] [thread 4823] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:20.131] [bmv2] [D] [thread 4823] [14.0] [cxt 0] Deparser 'deparser': end
[15:33:20.131] [bmv2] [D] [thread 4827] [14.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:26.763] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Processing packet received on port 2
[15:33:26.763] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Parser 'parser': start
[15:33:26.764] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:26.764] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Extracting header 'ethernet'
[15:33:26.765] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:26.765] [bmv2] [T] [thread 4822] [15.0] [cxt 0] Bytes parsed: 14
[15:33:26.765] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Parser 'parser': end
[15:33:26.766] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Pipeline 'ingress': start
[15:33:26.766] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:26.767] [bmv2] [T] [thread 4822] [15.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:26.767] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Looking up key:

[15:33:26.768] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:26.768] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Action entry is basic169 - 
[15:33:26.768] [bmv2] [T] [thread 4822] [15.0] [cxt 0] Action basic169
[15:33:26.768] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:26.769] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:26.769] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:26.769] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:26.769] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:26.769] [bmv2] [T] [thread 4822] [15.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:26.769] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Looking up key:

[15:33:26.769] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:26.769] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:26.769] [bmv2] [T] [thread 4822] [15.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:26.770] [bmv2] [T] [thread 4822] [15.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:26.770] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Pipeline 'ingress': end
[15:33:26.770] [bmv2] [D] [thread 4822] [15.0] [cxt 0] Egress port is 0
[15:33:26.770] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Processing packet received on port 1
[15:33:26.770] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Parser 'parser': start
[15:33:26.771] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:26.771] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Extracting header 'ethernet'
[15:33:26.771] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:26.771] [bmv2] [T] [thread 4822] [16.0] [cxt 0] Bytes parsed: 14
[15:33:26.771] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Parser 'parser': end
[15:33:26.771] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Pipeline 'ingress': start
[15:33:26.771] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:26.771] [bmv2] [T] [thread 4822] [16.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:26.771] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Looking up key:

[15:33:26.771] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:26.771] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Action entry is basic169 - 
[15:33:26.771] [bmv2] [T] [thread 4822] [16.0] [cxt 0] Action basic169
[15:33:26.771] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:26.771] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:26.771] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:26.772] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Looking up key:

[15:33:26.772] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:26.772] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:26.772] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:26.773] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:26.773] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:26.773] [bmv2] [T] [thread 4822] [16.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:26.773] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Pipeline 'ingress': end
[15:33:26.773] [bmv2] [D] [thread 4822] [16.0] [cxt 0] Egress port is 0
[15:33:26.770] [bmv2] [D] [thread 4823] [15.0] [cxt 0] Pipeline 'egress': start
[15:33:26.773] [bmv2] [D] [thread 4823] [15.0] [cxt 0] Pipeline 'egress': end
[15:33:26.773] [bmv2] [D] [thread 4823] [15.0] [cxt 0] Deparser 'deparser': start
[15:33:26.773] [bmv2] [T] [thread 4823] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:26.773] [bmv2] [D] [thread 4823] [15.0] [cxt 0] Deparsing header 'ethernet'
[15:33:26.773] [bmv2] [D] [thread 4823] [15.0] [cxt 0] Deparsing header 'int_pai'
[15:33:26.773] [bmv2] [D] [thread 4823] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:26.773] [bmv2] [D] [thread 4823] [15.0] [cxt 0] Deparser 'deparser': end
[15:33:26.773] [bmv2] [D] [thread 4823] [16.0] [cxt 0] Pipeline 'egress': start
[15:33:26.774] [bmv2] [D] [thread 4823] [16.0] [cxt 0] Pipeline 'egress': end
[15:33:26.774] [bmv2] [D] [thread 4823] [16.0] [cxt 0] Deparser 'deparser': start
[15:33:26.774] [bmv2] [T] [thread 4823] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:26.774] [bmv2] [D] [thread 4823] [16.0] [cxt 0] Deparsing header 'ethernet'
[15:33:26.775] [bmv2] [D] [thread 4823] [16.0] [cxt 0] Deparsing header 'int_pai'
[15:33:26.775] [bmv2] [D] [thread 4823] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:26.775] [bmv2] [D] [thread 4823] [16.0] [cxt 0] Deparser 'deparser': end
[15:33:26.773] [bmv2] [D] [thread 4827] [15.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:26.775] [bmv2] [D] [thread 4827] [16.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:27.786] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Processing packet received on port 3
[15:33:27.786] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Parser 'parser': start
[15:33:27.787] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:27.788] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Extracting header 'ethernet'
[15:33:27.788] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:27.789] [bmv2] [T] [thread 4822] [17.0] [cxt 0] Bytes parsed: 14
[15:33:27.789] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Parser 'parser': end
[15:33:27.790] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Pipeline 'ingress': start
[15:33:27.790] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:27.790] [bmv2] [T] [thread 4822] [17.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:27.790] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Looking up key:

[15:33:27.791] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:27.791] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Action entry is basic169 - 
[15:33:27.791] [bmv2] [T] [thread 4822] [17.0] [cxt 0] Action basic169
[15:33:27.792] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:27.792] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:27.792] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:27.793] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Looking up key:

[15:33:27.793] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:27.793] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:27.793] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:27.794] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:27.794] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:27.794] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:27.794] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:27.794] [bmv2] [T] [thread 4822] [17.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:27.794] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Pipeline 'ingress': end
[15:33:27.794] [bmv2] [D] [thread 4822] [17.0] [cxt 0] Egress port is 0
[15:33:27.794] [bmv2] [D] [thread 4823] [17.0] [cxt 0] Pipeline 'egress': start
[15:33:27.794] [bmv2] [D] [thread 4823] [17.0] [cxt 0] Pipeline 'egress': end
[15:33:27.794] [bmv2] [D] [thread 4823] [17.0] [cxt 0] Deparser 'deparser': start
[15:33:27.794] [bmv2] [T] [thread 4823] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:27.794] [bmv2] [D] [thread 4823] [17.0] [cxt 0] Deparsing header 'ethernet'
[15:33:27.794] [bmv2] [D] [thread 4823] [17.0] [cxt 0] Deparsing header 'int_pai'
[15:33:27.795] [bmv2] [D] [thread 4823] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:27.795] [bmv2] [D] [thread 4823] [17.0] [cxt 0] Deparser 'deparser': end
[15:33:27.795] [bmv2] [D] [thread 4827] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:28.057] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Processing packet received on port 3
[15:33:28.057] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Parser 'parser': start
[15:33:28.057] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:28.058] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Extracting header 'ethernet'
[15:33:28.059] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:28.059] [bmv2] [T] [thread 4822] [18.0] [cxt 0] Bytes parsed: 14
[15:33:28.059] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Parser 'parser': end
[15:33:28.060] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Pipeline 'ingress': start
[15:33:28.060] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:28.061] [bmv2] [T] [thread 4822] [18.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:28.061] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Looking up key:

[15:33:28.062] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:28.062] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Action entry is basic169 - 
[15:33:28.062] [bmv2] [T] [thread 4822] [18.0] [cxt 0] Action basic169
[15:33:28.062] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:28.063] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:28.063] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:28.063] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:28.063] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:28.064] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Looking up key:

[15:33:28.064] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:28.064] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:28.064] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:28.065] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:28.065] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:28.065] [bmv2] [T] [thread 4822] [18.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:28.065] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Pipeline 'ingress': end
[15:33:28.065] [bmv2] [D] [thread 4822] [18.0] [cxt 0] Egress port is 0
[15:33:28.065] [bmv2] [D] [thread 4823] [18.0] [cxt 0] Pipeline 'egress': start
[15:33:28.065] [bmv2] [D] [thread 4823] [18.0] [cxt 0] Pipeline 'egress': end
[15:33:28.065] [bmv2] [D] [thread 4823] [18.0] [cxt 0] Deparser 'deparser': start
[15:33:28.065] [bmv2] [T] [thread 4823] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:28.065] [bmv2] [D] [thread 4823] [18.0] [cxt 0] Deparsing header 'ethernet'
[15:33:28.066] [bmv2] [D] [thread 4823] [18.0] [cxt 0] Deparsing header 'int_pai'
[15:33:28.066] [bmv2] [D] [thread 4823] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:28.066] [bmv2] [D] [thread 4823] [18.0] [cxt 0] Deparser 'deparser': end
[15:33:28.066] [bmv2] [D] [thread 4827] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:28.574] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Processing packet received on port 2
[15:33:28.575] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Parser 'parser': start
[15:33:28.575] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:28.576] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Extracting header 'ethernet'
[15:33:28.577] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:28.577] [bmv2] [T] [thread 4822] [19.0] [cxt 0] Bytes parsed: 14
[15:33:28.577] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Parser 'parser': end
[15:33:28.577] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Pipeline 'ingress': start
[15:33:28.577] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:28.577] [bmv2] [T] [thread 4822] [19.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:28.578] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Looking up key:

[15:33:28.578] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:28.579] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Action entry is basic169 - 
[15:33:28.579] [bmv2] [T] [thread 4822] [19.0] [cxt 0] Action basic169
[15:33:28.580] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:28.580] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:28.581] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:28.581] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:28.581] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:28.581] [bmv2] [T] [thread 4822] [19.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:28.582] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Looking up key:

[15:33:28.582] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:28.582] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:28.582] [bmv2] [T] [thread 4822] [19.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:28.582] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:28.582] [bmv2] [T] [thread 4822] [19.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:28.582] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:28.582] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:28.582] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:28.583] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:28.583] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:28.583] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:28.583] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:28.583] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:28.583] [bmv2] [T] [thread 4822] [19.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:28.583] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Pipeline 'ingress': end
[15:33:28.583] [bmv2] [D] [thread 4822] [19.0] [cxt 0] Egress port is 0
[15:33:28.583] [bmv2] [D] [thread 4823] [19.0] [cxt 0] Pipeline 'egress': start
[15:33:28.583] [bmv2] [D] [thread 4823] [19.0] [cxt 0] Pipeline 'egress': end
[15:33:28.583] [bmv2] [D] [thread 4823] [19.0] [cxt 0] Deparser 'deparser': start
[15:33:28.583] [bmv2] [T] [thread 4823] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:28.583] [bmv2] [D] [thread 4823] [19.0] [cxt 0] Deparsing header 'ethernet'
[15:33:28.583] [bmv2] [D] [thread 4823] [19.0] [cxt 0] Deparsing header 'int_pai'
[15:33:28.584] [bmv2] [D] [thread 4823] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:28.584] [bmv2] [D] [thread 4823] [19.0] [cxt 0] Deparser 'deparser': end
[15:33:28.584] [bmv2] [D] [thread 4827] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:41.353] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Processing packet received on port 2
[15:33:41.354] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Parser 'parser': start
[15:33:41.354] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:41.355] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Extracting header 'ethernet'
[15:33:41.355] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:41.356] [bmv2] [T] [thread 4822] [20.0] [cxt 0] Bytes parsed: 14
[15:33:41.356] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Parser 'parser': end
[15:33:41.357] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Pipeline 'ingress': start
[15:33:41.357] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:41.357] [bmv2] [T] [thread 4822] [20.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:41.357] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Looking up key:

[15:33:41.358] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:41.358] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Action entry is basic169 - 
[15:33:41.358] [bmv2] [T] [thread 4822] [20.0] [cxt 0] Action basic169
[15:33:41.358] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:41.358] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:41.358] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:41.359] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Looking up key:

[15:33:41.359] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:41.359] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:41.359] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:41.360] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:41.360] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:41.360] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:41.360] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:41.360] [bmv2] [T] [thread 4822] [20.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:41.360] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Pipeline 'ingress': end
[15:33:41.360] [bmv2] [D] [thread 4822] [20.0] [cxt 0] Egress port is 0
[15:33:41.361] [bmv2] [D] [thread 4823] [20.0] [cxt 0] Pipeline 'egress': start
[15:33:41.361] [bmv2] [D] [thread 4823] [20.0] [cxt 0] Pipeline 'egress': end
[15:33:41.361] [bmv2] [D] [thread 4823] [20.0] [cxt 0] Deparser 'deparser': start
[15:33:41.361] [bmv2] [T] [thread 4823] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:41.361] [bmv2] [D] [thread 4823] [20.0] [cxt 0] Deparsing header 'ethernet'
[15:33:41.361] [bmv2] [D] [thread 4823] [20.0] [cxt 0] Deparsing header 'int_pai'
[15:33:41.361] [bmv2] [D] [thread 4823] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:41.361] [bmv2] [D] [thread 4823] [20.0] [cxt 0] Deparser 'deparser': end
[15:33:41.361] [bmv2] [D] [thread 4827] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:42.400] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Processing packet received on port 1
[15:33:42.400] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Parser 'parser': start
[15:33:42.401] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:42.401] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Extracting header 'ethernet'
[15:33:42.402] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:42.402] [bmv2] [T] [thread 4822] [21.0] [cxt 0] Bytes parsed: 14
[15:33:42.402] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Parser 'parser': end
[15:33:42.403] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Pipeline 'ingress': start
[15:33:42.403] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:42.403] [bmv2] [T] [thread 4822] [21.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:42.404] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Looking up key:

[15:33:42.405] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:42.405] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Action entry is basic169 - 
[15:33:42.405] [bmv2] [T] [thread 4822] [21.0] [cxt 0] Action basic169
[15:33:42.405] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:42.406] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:42.406] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:42.406] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:42.406] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:42.406] [bmv2] [T] [thread 4822] [21.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:42.408] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Looking up key:

[15:33:42.408] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:42.408] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:42.408] [bmv2] [T] [thread 4822] [21.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:42.408] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:42.408] [bmv2] [T] [thread 4822] [21.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:42.408] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:42.408] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:42.408] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:42.408] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:42.409] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:42.409] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:42.409] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:42.409] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:42.409] [bmv2] [T] [thread 4822] [21.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:42.409] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Pipeline 'ingress': end
[15:33:42.409] [bmv2] [D] [thread 4822] [21.0] [cxt 0] Egress port is 0
[15:33:42.409] [bmv2] [D] [thread 4823] [21.0] [cxt 0] Pipeline 'egress': start
[15:33:42.409] [bmv2] [D] [thread 4823] [21.0] [cxt 0] Pipeline 'egress': end
[15:33:42.409] [bmv2] [D] [thread 4823] [21.0] [cxt 0] Deparser 'deparser': start
[15:33:42.409] [bmv2] [T] [thread 4823] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:42.409] [bmv2] [D] [thread 4823] [21.0] [cxt 0] Deparsing header 'ethernet'
[15:33:42.410] [bmv2] [D] [thread 4823] [21.0] [cxt 0] Deparsing header 'int_pai'
[15:33:42.410] [bmv2] [D] [thread 4823] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:42.410] [bmv2] [D] [thread 4823] [21.0] [cxt 0] Deparser 'deparser': end
[15:33:42.410] [bmv2] [D] [thread 4827] [21.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:43.402] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Processing packet received on port 3
[15:33:43.402] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Parser 'parser': start
[15:33:43.402] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:43.402] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Extracting header 'ethernet'
[15:33:43.403] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:43.403] [bmv2] [T] [thread 4822] [22.0] [cxt 0] Bytes parsed: 14
[15:33:43.403] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Parser 'parser': end
[15:33:43.403] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Pipeline 'ingress': start
[15:33:43.404] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:43.404] [bmv2] [T] [thread 4822] [22.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:43.404] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Looking up key:

[15:33:43.404] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:43.404] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Action entry is basic169 - 
[15:33:43.404] [bmv2] [T] [thread 4822] [22.0] [cxt 0] Action basic169
[15:33:43.404] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:43.404] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:43.404] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:43.405] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:43.405] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:43.405] [bmv2] [T] [thread 4822] [22.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:43.405] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Looking up key:

[15:33:43.405] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:43.406] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:43.406] [bmv2] [T] [thread 4822] [22.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:43.406] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:43.406] [bmv2] [T] [thread 4822] [22.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:43.406] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:43.407] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:43.407] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:43.407] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:43.408] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:43.408] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:43.408] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:43.408] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:43.409] [bmv2] [T] [thread 4822] [22.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:43.409] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Pipeline 'ingress': end
[15:33:43.409] [bmv2] [D] [thread 4822] [22.0] [cxt 0] Egress port is 0
[15:33:43.410] [bmv2] [D] [thread 4823] [22.0] [cxt 0] Pipeline 'egress': start
[15:33:43.410] [bmv2] [D] [thread 4823] [22.0] [cxt 0] Pipeline 'egress': end
[15:33:43.410] [bmv2] [D] [thread 4823] [22.0] [cxt 0] Deparser 'deparser': start
[15:33:43.410] [bmv2] [T] [thread 4823] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:43.410] [bmv2] [D] [thread 4823] [22.0] [cxt 0] Deparsing header 'ethernet'
[15:33:43.410] [bmv2] [D] [thread 4823] [22.0] [cxt 0] Deparsing header 'int_pai'
[15:33:43.411] [bmv2] [D] [thread 4823] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:43.411] [bmv2] [D] [thread 4823] [22.0] [cxt 0] Deparser 'deparser': end
[15:33:43.411] [bmv2] [D] [thread 4827] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:44.426] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Processing packet received on port 2
[15:33:44.426] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Parser 'parser': start
[15:33:44.427] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:44.427] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Extracting header 'ethernet'
[15:33:44.427] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:44.428] [bmv2] [T] [thread 4822] [23.0] [cxt 0] Bytes parsed: 14
[15:33:44.428] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Parser 'parser': end
[15:33:44.428] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Pipeline 'ingress': start
[15:33:44.429] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:44.429] [bmv2] [T] [thread 4822] [23.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:44.429] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Looking up key:

[15:33:44.429] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:44.430] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Action entry is basic169 - 
[15:33:44.430] [bmv2] [T] [thread 4822] [23.0] [cxt 0] Action basic169
[15:33:44.430] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:44.430] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:44.430] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:44.430] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:44.430] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:44.431] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Looking up key:

[15:33:44.431] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:44.431] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:44.431] [bmv2] [T] [thread 4822] [23.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:44.431] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Pipeline 'ingress': end
[15:33:44.431] [bmv2] [D] [thread 4822] [23.0] [cxt 0] Egress port is 0
[15:33:44.432] [bmv2] [D] [thread 4823] [23.0] [cxt 0] Pipeline 'egress': start
[15:33:44.432] [bmv2] [D] [thread 4823] [23.0] [cxt 0] Pipeline 'egress': end
[15:33:44.432] [bmv2] [D] [thread 4823] [23.0] [cxt 0] Deparser 'deparser': start
[15:33:44.432] [bmv2] [T] [thread 4823] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:44.432] [bmv2] [D] [thread 4823] [23.0] [cxt 0] Deparsing header 'ethernet'
[15:33:44.432] [bmv2] [D] [thread 4823] [23.0] [cxt 0] Deparsing header 'int_pai'
[15:33:44.432] [bmv2] [D] [thread 4823] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:44.432] [bmv2] [D] [thread 4823] [23.0] [cxt 0] Deparser 'deparser': end
[15:33:44.432] [bmv2] [D] [thread 4827] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:33:45.706] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Processing packet received on port 3
[15:33:45.706] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Parser 'parser': start
[15:33:45.706] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[15:33:45.707] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Extracting header 'ethernet'
[15:33:45.707] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Parser state 'start': key is 86dd
[15:33:45.707] [bmv2] [T] [thread 4822] [24.0] [cxt 0] Bytes parsed: 14
[15:33:45.707] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Parser 'parser': end
[15:33:45.707] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Pipeline 'ingress': start
[15:33:45.708] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:33:45.708] [bmv2] [T] [thread 4822] [24.0] [cxt 0] Applying table 'tbl_basic169'
[15:33:45.708] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Looking up key:

[15:33:45.708] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Table 'tbl_basic169': miss
[15:33:45.708] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Action entry is basic169 - 
[15:33:45.708] [bmv2] [T] [thread 4822] [24.0] [cxt 0] Action basic169
[15:33:45.709] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:33:45.709] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:33:45.709] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:33:45.709] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:33:45.709] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:33:45.710] [bmv2] [T] [thread 4822] [24.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:33:45.711] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Looking up key:

[15:33:45.712] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:33:45.712] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:33:45.712] [bmv2] [T] [thread 4822] [24.0] [cxt 0] Action MyIngress.add_int_filho
[15:33:45.713] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:33:45.713] [bmv2] [T] [thread 4822] [24.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:33:45.713] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:33:45.713] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:33:45.714] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:33:45.715] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:33:45.715] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:33:45.715] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:33:45.715] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:33:45.715] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:33:45.715] [bmv2] [T] [thread 4822] [24.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:33:45.715] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Pipeline 'ingress': end
[15:33:45.715] [bmv2] [D] [thread 4822] [24.0] [cxt 0] Egress port is 0
[15:33:45.715] [bmv2] [D] [thread 4823] [24.0] [cxt 0] Pipeline 'egress': start
[15:33:45.715] [bmv2] [D] [thread 4823] [24.0] [cxt 0] Pipeline 'egress': end
[15:33:45.715] [bmv2] [D] [thread 4823] [24.0] [cxt 0] Deparser 'deparser': start
[15:33:45.715] [bmv2] [T] [thread 4823] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:33:45.716] [bmv2] [D] [thread 4823] [24.0] [cxt 0] Deparsing header 'ethernet'
[15:33:45.716] [bmv2] [D] [thread 4823] [24.0] [cxt 0] Deparsing header 'int_pai'
[15:33:45.716] [bmv2] [D] [thread 4823] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:33:45.716] [bmv2] [D] [thread 4823] [24.0] [cxt 0] Deparser 'deparser': end
[15:33:45.716] [bmv2] [D] [thread 4827] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:12.349] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Processing packet received on port 2
[15:34:12.350] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Parser 'parser': start
[15:34:12.350] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:12.350] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Extracting header 'ethernet'
[15:34:12.351] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:12.351] [bmv2] [T] [thread 4822] [25.0] [cxt 0] Bytes parsed: 14
[15:34:12.351] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Parser 'parser': end
[15:34:12.352] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Pipeline 'ingress': start
[15:34:12.352] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:12.352] [bmv2] [T] [thread 4822] [25.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:12.352] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Looking up key:

[15:34:12.352] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:12.352] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Action entry is basic169 - 
[15:34:12.352] [bmv2] [T] [thread 4822] [25.0] [cxt 0] Action basic169
[15:34:12.353] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:12.353] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:12.353] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:12.353] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:12.353] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:12.353] [bmv2] [T] [thread 4822] [25.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:12.353] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Looking up key:

[15:34:12.353] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:12.353] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:12.353] [bmv2] [T] [thread 4822] [25.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:12.354] [bmv2] [T] [thread 4822] [25.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:12.354] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Pipeline 'ingress': end
[15:34:12.354] [bmv2] [D] [thread 4822] [25.0] [cxt 0] Egress port is 0
[15:34:12.355] [bmv2] [D] [thread 4823] [25.0] [cxt 0] Pipeline 'egress': start
[15:34:12.355] [bmv2] [D] [thread 4823] [25.0] [cxt 0] Pipeline 'egress': end
[15:34:12.355] [bmv2] [D] [thread 4823] [25.0] [cxt 0] Deparser 'deparser': start
[15:34:12.355] [bmv2] [T] [thread 4823] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:12.355] [bmv2] [D] [thread 4823] [25.0] [cxt 0] Deparsing header 'ethernet'
[15:34:12.355] [bmv2] [D] [thread 4823] [25.0] [cxt 0] Deparsing header 'int_pai'
[15:34:12.355] [bmv2] [D] [thread 4823] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:12.355] [bmv2] [D] [thread 4823] [25.0] [cxt 0] Deparser 'deparser': end
[15:34:12.355] [bmv2] [D] [thread 4827] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:14.384] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Processing packet received on port 1
[15:34:14.385] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Parser 'parser': start
[15:34:14.385] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:14.386] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Extracting header 'ethernet'
[15:34:14.386] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:14.387] [bmv2] [T] [thread 4822] [26.0] [cxt 0] Bytes parsed: 14
[15:34:14.387] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Parser 'parser': end
[15:34:14.388] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Pipeline 'ingress': start
[15:34:14.389] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:14.389] [bmv2] [T] [thread 4822] [26.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:14.389] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Looking up key:

[15:34:14.390] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:14.390] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Action entry is basic169 - 
[15:34:14.391] [bmv2] [T] [thread 4822] [26.0] [cxt 0] Action basic169
[15:34:14.391] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:14.391] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:14.391] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:14.391] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:14.392] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:14.392] [bmv2] [T] [thread 4822] [26.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:14.392] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Looking up key:

[15:34:14.392] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:14.393] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:14.393] [bmv2] [T] [thread 4822] [26.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:14.394] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Pipeline 'ingress': end
[15:34:14.394] [bmv2] [D] [thread 4822] [26.0] [cxt 0] Egress port is 0
[15:34:14.394] [bmv2] [D] [thread 4823] [26.0] [cxt 0] Pipeline 'egress': start
[15:34:14.394] [bmv2] [D] [thread 4823] [26.0] [cxt 0] Pipeline 'egress': end
[15:34:14.394] [bmv2] [D] [thread 4823] [26.0] [cxt 0] Deparser 'deparser': start
[15:34:14.394] [bmv2] [T] [thread 4823] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:14.394] [bmv2] [D] [thread 4823] [26.0] [cxt 0] Deparsing header 'ethernet'
[15:34:14.394] [bmv2] [D] [thread 4823] [26.0] [cxt 0] Deparsing header 'int_pai'
[15:34:14.394] [bmv2] [D] [thread 4823] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:14.394] [bmv2] [D] [thread 4823] [26.0] [cxt 0] Deparser 'deparser': end
[15:34:14.394] [bmv2] [D] [thread 4827] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:14.394] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Processing packet received on port 3
[15:34:14.394] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Parser 'parser': start
[15:34:14.394] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:14.395] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Extracting header 'ethernet'
[15:34:14.395] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:14.395] [bmv2] [T] [thread 4822] [27.0] [cxt 0] Bytes parsed: 14
[15:34:14.395] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Parser 'parser': end
[15:34:14.395] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Pipeline 'ingress': start
[15:34:14.395] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:14.395] [bmv2] [T] [thread 4822] [27.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:14.395] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Looking up key:

[15:34:14.396] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:14.396] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Action entry is basic169 - 
[15:34:14.396] [bmv2] [T] [thread 4822] [27.0] [cxt 0] Action basic169
[15:34:14.396] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:14.396] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:14.396] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:14.396] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:14.396] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:14.396] [bmv2] [T] [thread 4822] [27.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:14.396] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Looking up key:

[15:34:14.396] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:14.396] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:14.397] [bmv2] [T] [thread 4822] [27.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:14.397] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Pipeline 'ingress': end
[15:34:14.397] [bmv2] [D] [thread 4822] [27.0] [cxt 0] Egress port is 0
[15:34:14.398] [bmv2] [D] [thread 4823] [27.0] [cxt 0] Pipeline 'egress': start
[15:34:14.398] [bmv2] [D] [thread 4823] [27.0] [cxt 0] Pipeline 'egress': end
[15:34:14.398] [bmv2] [D] [thread 4823] [27.0] [cxt 0] Deparser 'deparser': start
[15:34:14.398] [bmv2] [T] [thread 4823] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:14.398] [bmv2] [D] [thread 4823] [27.0] [cxt 0] Deparsing header 'ethernet'
[15:34:14.398] [bmv2] [D] [thread 4823] [27.0] [cxt 0] Deparsing header 'int_pai'
[15:34:14.398] [bmv2] [D] [thread 4823] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:14.398] [bmv2] [D] [thread 4823] [27.0] [cxt 0] Deparser 'deparser': end
[15:34:14.398] [bmv2] [D] [thread 4827] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:18.474] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Processing packet received on port 2
[15:34:18.475] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Parser 'parser': start
[15:34:18.475] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:18.475] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Extracting header 'ethernet'
[15:34:18.475] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:18.475] [bmv2] [T] [thread 4822] [28.0] [cxt 0] Bytes parsed: 14
[15:34:18.475] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Parser 'parser': end
[15:34:18.476] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Pipeline 'ingress': start
[15:34:18.476] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:18.476] [bmv2] [T] [thread 4822] [28.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:18.476] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Looking up key:

[15:34:18.476] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:18.476] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Action entry is basic169 - 
[15:34:18.476] [bmv2] [T] [thread 4822] [28.0] [cxt 0] Action basic169
[15:34:18.476] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:18.476] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:18.476] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:18.477] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Looking up key:

[15:34:18.477] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:18.477] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:18.477] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:18.478] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:18.478] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:18.478] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:18.478] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:18.478] [bmv2] [T] [thread 4822] [28.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:18.478] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Pipeline 'ingress': end
[15:34:18.478] [bmv2] [D] [thread 4822] [28.0] [cxt 0] Egress port is 0
[15:34:18.478] [bmv2] [D] [thread 4823] [28.0] [cxt 0] Pipeline 'egress': start
[15:34:18.478] [bmv2] [D] [thread 4823] [28.0] [cxt 0] Pipeline 'egress': end
[15:34:18.479] [bmv2] [D] [thread 4823] [28.0] [cxt 0] Deparser 'deparser': start
[15:34:18.479] [bmv2] [T] [thread 4823] [28.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:18.479] [bmv2] [D] [thread 4823] [28.0] [cxt 0] Deparsing header 'ethernet'
[15:34:18.479] [bmv2] [D] [thread 4823] [28.0] [cxt 0] Deparsing header 'int_pai'
[15:34:18.479] [bmv2] [D] [thread 4823] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:18.479] [bmv2] [D] [thread 4823] [28.0] [cxt 0] Deparser 'deparser': end
[15:34:18.480] [bmv2] [D] [thread 4827] [28.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:34:22.576] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Processing packet received on port 3
[15:34:22.577] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Parser 'parser': start
[15:34:22.577] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[15:34:22.577] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Extracting header 'ethernet'
[15:34:22.577] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Parser state 'start': key is 86dd
[15:34:22.577] [bmv2] [T] [thread 4822] [29.0] [cxt 0] Bytes parsed: 14
[15:34:22.577] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Parser 'parser': end
[15:34:22.578] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Pipeline 'ingress': start
[15:34:22.578] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:34:22.578] [bmv2] [T] [thread 4822] [29.0] [cxt 0] Applying table 'tbl_basic169'
[15:34:22.579] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Looking up key:

[15:34:22.579] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Table 'tbl_basic169': miss
[15:34:22.580] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Action entry is basic169 - 
[15:34:22.580] [bmv2] [T] [thread 4822] [29.0] [cxt 0] Action basic169
[15:34:22.580] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:34:22.581] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:34:22.581] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:34:22.581] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:34:22.581] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:34:22.581] [bmv2] [T] [thread 4822] [29.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:34:22.581] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Looking up key:

[15:34:22.581] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:34:22.581] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] Action MyIngress.add_int_filho
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:34:22.582] [bmv2] [T] [thread 4822] [29.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:34:22.582] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Pipeline 'ingress': end
[15:34:22.582] [bmv2] [D] [thread 4822] [29.0] [cxt 0] Egress port is 0
[15:34:22.583] [bmv2] [D] [thread 4823] [29.0] [cxt 0] Pipeline 'egress': start
[15:34:22.583] [bmv2] [D] [thread 4823] [29.0] [cxt 0] Pipeline 'egress': end
[15:34:22.583] [bmv2] [D] [thread 4823] [29.0] [cxt 0] Deparser 'deparser': start
[15:34:22.583] [bmv2] [T] [thread 4823] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:34:22.583] [bmv2] [D] [thread 4823] [29.0] [cxt 0] Deparsing header 'ethernet'
[15:34:22.583] [bmv2] [D] [thread 4823] [29.0] [cxt 0] Deparsing header 'int_pai'
[15:34:22.583] [bmv2] [D] [thread 4823] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:34:22.583] [bmv2] [D] [thread 4823] [29.0] [cxt 0] Deparser 'deparser': end
[15:34:22.584] [bmv2] [D] [thread 4827] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:13.770] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Processing packet received on port 2
[15:35:13.770] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Parser 'parser': start
[15:35:13.771] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:13.771] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Extracting header 'ethernet'
[15:35:13.771] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:13.772] [bmv2] [T] [thread 4822] [30.0] [cxt 0] Bytes parsed: 14
[15:35:13.772] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Parser 'parser': end
[15:35:13.773] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Pipeline 'ingress': start
[15:35:13.773] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:13.773] [bmv2] [T] [thread 4822] [30.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:13.773] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Looking up key:

[15:35:13.773] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:13.773] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Action entry is basic169 - 
[15:35:13.774] [bmv2] [T] [thread 4822] [30.0] [cxt 0] Action basic169
[15:35:13.774] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:13.774] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:13.774] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:13.774] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:13.774] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:13.774] [bmv2] [T] [thread 4822] [30.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:13.774] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Looking up key:

[15:35:13.774] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:13.775] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:13.775] [bmv2] [T] [thread 4822] [30.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:13.775] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:13.775] [bmv2] [T] [thread 4822] [30.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:13.775] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:13.775] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:13.775] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:13.775] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:13.775] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:13.776] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:13.776] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:13.776] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:13.776] [bmv2] [T] [thread 4822] [30.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:13.776] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Pipeline 'ingress': end
[15:35:13.776] [bmv2] [D] [thread 4822] [30.0] [cxt 0] Egress port is 0
[15:35:13.776] [bmv2] [D] [thread 4823] [30.0] [cxt 0] Pipeline 'egress': start
[15:35:13.776] [bmv2] [D] [thread 4823] [30.0] [cxt 0] Pipeline 'egress': end
[15:35:13.776] [bmv2] [D] [thread 4823] [30.0] [cxt 0] Deparser 'deparser': start
[15:35:13.776] [bmv2] [T] [thread 4823] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:13.776] [bmv2] [D] [thread 4823] [30.0] [cxt 0] Deparsing header 'ethernet'
[15:35:13.777] [bmv2] [D] [thread 4823] [30.0] [cxt 0] Deparsing header 'int_pai'
[15:35:13.777] [bmv2] [D] [thread 4823] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:13.777] [bmv2] [D] [thread 4823] [30.0] [cxt 0] Deparser 'deparser': end
[15:35:13.777] [bmv2] [D] [thread 4827] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:19.914] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Processing packet received on port 1
[15:35:19.914] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Parser 'parser': start
[15:35:19.915] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:19.915] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Extracting header 'ethernet'
[15:35:19.916] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:19.916] [bmv2] [T] [thread 4822] [31.0] [cxt 0] Bytes parsed: 14
[15:35:19.916] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Parser 'parser': end
[15:35:19.917] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Pipeline 'ingress': start
[15:35:19.917] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:19.917] [bmv2] [T] [thread 4822] [31.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:19.917] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Looking up key:

[15:35:19.917] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:19.917] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Action entry is basic169 - 
[15:35:19.917] [bmv2] [T] [thread 4822] [31.0] [cxt 0] Action basic169
[15:35:19.917] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:19.917] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:19.917] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:19.917] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:19.918] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Looking up key:

[15:35:19.918] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:19.918] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:19.918] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:19.919] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:19.919] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:19.919] [bmv2] [T] [thread 4822] [31.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:19.919] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Pipeline 'ingress': end
[15:35:19.919] [bmv2] [D] [thread 4822] [31.0] [cxt 0] Egress port is 0
[15:35:19.919] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Processing packet received on port 3
[15:35:19.919] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Parser 'parser': start
[15:35:19.919] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:19.919] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Extracting header 'ethernet'
[15:35:19.919] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:19.919] [bmv2] [T] [thread 4822] [32.0] [cxt 0] Bytes parsed: 14
[15:35:19.920] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Parser 'parser': end
[15:35:19.920] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Pipeline 'ingress': start
[15:35:19.919] [bmv2] [D] [thread 4823] [31.0] [cxt 0] Pipeline 'egress': start
[15:35:19.920] [bmv2] [D] [thread 4823] [31.0] [cxt 0] Pipeline 'egress': end
[15:35:19.920] [bmv2] [D] [thread 4823] [31.0] [cxt 0] Deparser 'deparser': start
[15:35:19.920] [bmv2] [T] [thread 4823] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:19.920] [bmv2] [D] [thread 4823] [31.0] [cxt 0] Deparsing header 'ethernet'
[15:35:19.921] [bmv2] [D] [thread 4823] [31.0] [cxt 0] Deparsing header 'int_pai'
[15:35:19.921] [bmv2] [D] [thread 4823] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:19.921] [bmv2] [D] [thread 4823] [31.0] [cxt 0] Deparser 'deparser': end
[15:35:19.920] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:19.921] [bmv2] [T] [thread 4822] [32.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:19.921] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Looking up key:

[15:35:19.921] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:19.921] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Action entry is basic169 - 
[15:35:19.921] [bmv2] [T] [thread 4822] [32.0] [cxt 0] Action basic169
[15:35:19.921] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:19.921] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:19.921] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:19.922] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Looking up key:

[15:35:19.922] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:19.922] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:19.922] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:19.923] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:19.923] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:19.923] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:19.923] [bmv2] [T] [thread 4822] [32.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:19.923] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Pipeline 'ingress': end
[15:35:19.923] [bmv2] [D] [thread 4822] [32.0] [cxt 0] Egress port is 0
[15:35:19.921] [bmv2] [D] [thread 4827] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:19.923] [bmv2] [D] [thread 4823] [32.0] [cxt 0] Pipeline 'egress': start
[15:35:19.923] [bmv2] [D] [thread 4823] [32.0] [cxt 0] Pipeline 'egress': end
[15:35:19.923] [bmv2] [D] [thread 4823] [32.0] [cxt 0] Deparser 'deparser': start
[15:35:19.923] [bmv2] [T] [thread 4823] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:19.923] [bmv2] [D] [thread 4823] [32.0] [cxt 0] Deparsing header 'ethernet'
[15:35:19.923] [bmv2] [D] [thread 4823] [32.0] [cxt 0] Deparsing header 'int_pai'
[15:35:19.923] [bmv2] [D] [thread 4823] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:19.923] [bmv2] [D] [thread 4823] [32.0] [cxt 0] Deparser 'deparser': end
[15:35:19.923] [bmv2] [D] [thread 4827] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:21.962] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Processing packet received on port 2
[15:35:21.963] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Parser 'parser': start
[15:35:21.963] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:21.963] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Extracting header 'ethernet'
[15:35:21.963] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:21.964] [bmv2] [T] [thread 4822] [33.0] [cxt 0] Bytes parsed: 14
[15:35:21.964] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Parser 'parser': end
[15:35:21.964] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Pipeline 'ingress': start
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:21.965] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Looking up key:

[15:35:21.965] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:21.965] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Action entry is basic169 - 
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] Action basic169
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:21.965] [bmv2] [T] [thread 4822] [33.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:21.965] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Looking up key:

[15:35:21.965] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:21.966] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:21.966] [bmv2] [T] [thread 4822] [33.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:21.966] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Pipeline 'ingress': end
[15:35:21.966] [bmv2] [D] [thread 4822] [33.0] [cxt 0] Egress port is 0
[15:35:21.967] [bmv2] [D] [thread 4823] [33.0] [cxt 0] Pipeline 'egress': start
[15:35:21.967] [bmv2] [D] [thread 4823] [33.0] [cxt 0] Pipeline 'egress': end
[15:35:21.967] [bmv2] [D] [thread 4823] [33.0] [cxt 0] Deparser 'deparser': start
[15:35:21.967] [bmv2] [T] [thread 4823] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:21.967] [bmv2] [D] [thread 4823] [33.0] [cxt 0] Deparsing header 'ethernet'
[15:35:21.967] [bmv2] [D] [thread 4823] [33.0] [cxt 0] Deparsing header 'int_pai'
[15:35:21.967] [bmv2] [D] [thread 4823] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:21.967] [bmv2] [D] [thread 4823] [33.0] [cxt 0] Deparser 'deparser': end
[15:35:21.967] [bmv2] [D] [thread 4827] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[15:35:34.263] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Processing packet received on port 3
[15:35:34.263] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Parser 'parser': start
[15:35:34.264] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[15:35:34.264] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Extracting header 'ethernet'
[15:35:34.265] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Parser state 'start': key is 86dd
[15:35:34.266] [bmv2] [T] [thread 4822] [34.0] [cxt 0] Bytes parsed: 14
[15:35:34.266] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Parser 'parser': end
[15:35:34.267] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Pipeline 'ingress': start
[15:35:34.267] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(168) Condition "hdr.int_pai.isValid()" (node_2) is false
[15:35:34.267] [bmv2] [T] [thread 4822] [34.0] [cxt 0] Applying table 'tbl_basic169'
[15:35:34.267] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Looking up key:

[15:35:34.268] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Table 'tbl_basic169': miss
[15:35:34.268] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Action entry is basic169 - 
[15:35:34.268] [bmv2] [T] [thread 4822] [34.0] [cxt 0] Action basic169
[15:35:34.268] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(169) Primitive hdr.int_pai.setValid()
[15:35:34.268] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(170) Primitive hdr.int_pai.tamanho_filho = 13
[15:35:34.269] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = 0
[15:35:34.269] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(6) Primitive 0x800; ...
[15:35:34.269] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[15:35:34.269] [bmv2] [T] [thread 4822] [34.0] [cxt 0] Applying table 'tbl_add_int_filho_0'
[15:35:34.269] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Looking up key:

[15:35:34.269] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Table 'tbl_add_int_filho_0': miss
[15:35:34.270] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[15:35:34.270] [bmv2] [T] [thread 4822] [34.0] [cxt 0] Action MyIngress.add_int_filho
[15:35:34.270] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(154) Primitive swid.read(var_swid, 0)
[15:35:34.270] [bmv2] [T] [thread 4822] [34.0] [cxt 0] Read register 'MyIngress.swid' at index 0 read value 0
[15:35:34.270] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(155) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[15:35:34.270] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho.push_front(1)
[15:35:34.270] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].setValid()
[15:35:34.270] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].id_switch = var_swid
[15:35:34.270] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[15:35:34.271] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[15:35:34.271] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[15:35:34.271] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(164) Primitive hdr.int_filho[0].padding = 0
[15:35:34.271] [bmv2] [T] [thread 4822] [34.0] [cxt 0] basic.p4(179) Condition "hdr.ipv4.isValid()" (node_6) is false
[15:35:34.271] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Pipeline 'ingress': end
[15:35:34.271] [bmv2] [D] [thread 4822] [34.0] [cxt 0] Egress port is 0
[15:35:34.271] [bmv2] [D] [thread 4823] [34.0] [cxt 0] Pipeline 'egress': start
[15:35:34.271] [bmv2] [D] [thread 4823] [34.0] [cxt 0] Pipeline 'egress': end
[15:35:34.271] [bmv2] [D] [thread 4823] [34.0] [cxt 0] Deparser 'deparser': start
[15:35:34.271] [bmv2] [T] [thread 4823] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[15:35:34.271] [bmv2] [D] [thread 4823] [34.0] [cxt 0] Deparsing header 'ethernet'
[15:35:34.271] [bmv2] [D] [thread 4823] [34.0] [cxt 0] Deparsing header 'int_pai'
[15:35:34.272] [bmv2] [D] [thread 4823] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[15:35:34.272] [bmv2] [D] [thread 4823] [34.0] [cxt 0] Deparser 'deparser': end
[15:35:34.272] [bmv2] [D] [thread 4827] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
