From eb7c58b26974f0a9b619afd915fc5baf8f8f54b1 Mon Sep 17 00:00:00 2001
From: WRS Support <support@windriver.com>
Date: Fri, 2 Oct 2009 16:17:26 -0400
Subject: [PATCH] mpc8572: board specific changes for guest/hypervisor

These are the board specific changes required for making
the 8572 work in a guest/hypervisor configuration.

Signed-off-by: Paul Gortmaker <paul.gortmaker@windriver.com>
Signed-off-by: Bruce Ashfield <bruce.ashfield@windriver.com>
---
 arch/powerpc/boot/dts/mpc8572ds.dts       |   84 ++------------
 arch/powerpc/platforms/85xx/Kconfig       |    6 +
 arch/powerpc/platforms/85xx/Makefile      |    1 +
 arch/powerpc/platforms/85xx/wrhv_8572ds.c |  167 +++++++++++++++++++++++++++++
 4 files changed, 186 insertions(+), 72 deletions(-)
 create mode 100644 arch/powerpc/platforms/85xx/wrhv_8572ds.c

diff --git a/arch/powerpc/boot/dts/mpc8572ds.dts b/arch/powerpc/boot/dts/mpc8572ds.dts
index 1020cec..0a1fdd1 100644
--- a/arch/powerpc/boot/dts/mpc8572ds.dts
+++ b/arch/powerpc/boot/dts/mpc8572ds.dts
@@ -22,7 +22,6 @@
 		ethernet2 = &enet2;
 		ethernet3 = &enet3;
 		serial0 = &serial0;
-		serial1 = &serial1;
 		pci0 = &pci0;
 		pci1 = &pci1;
 		pci2 = &pci2;
@@ -61,7 +60,7 @@
 
 	memory {
 		device_type = "memory";
-		reg = <0x0 0x0>;	// Filled by U-Boot
+		reg = <0x0 0x08000000>;	// Filled by U-Boot
 	};
 
 	localbus@ffe05000 {
@@ -177,13 +176,13 @@
 		};
 	};
 
-	soc8572@ffe00000 {
+	soc8572@e0000000 {
 		#address-cells = <1>;
 		#size-cells = <1>;
 		device_type = "soc";
 		compatible = "simple-bus";
-		ranges = <0x0 0xffe00000 0x100000>;
-		reg = <0xffe00000 0x1000>;	// CCSRBAR & soc regs, remove once parse code for immrbase fixed
+		ranges = <0x0 0xe0000000 0x100000>;
+		reg = <0xe0000000 0x1000>;	// CCSRBAR & soc regs, remove once parse code for immrbase fixed
 		bus-frequency = <0>;		// Filled out by uboot.
 
 		memory-controller@2000 {
@@ -208,18 +207,6 @@
 			interrupt-parent = <&mpic>;
 			interrupts = <16 2>;
 		};
-
-		i2c@3000 {
-			#address-cells = <1>;
-			#size-cells = <0>;
-			cell-index = <0>;
-			compatible = "fsl-i2c";
-			reg = <0x3000 0x100>;
-			interrupts = <43 2>;
-			interrupt-parent = <&mpic>;
-			dfsrr;
-		};
-
 		i2c@3100 {
 			#address-cells = <1>;
 			#size-cells = <0>;
@@ -231,47 +218,6 @@
 			dfsrr;
 		};
 
-		dma@c300 {
-			#address-cells = <1>;
-			#size-cells = <1>;
-			compatible = "fsl,mpc8572-dma", "fsl,eloplus-dma";
-			reg = <0xc300 0x4>;
-			ranges = <0x0 0xc100 0x200>;
-			cell-index = <1>;
-			dma-channel@0 {
-				compatible = "fsl,mpc8572-dma-channel",
-						"fsl,eloplus-dma-channel";
-				reg = <0x0 0x80>;
-				cell-index = <0>;
-				interrupt-parent = <&mpic>;
-				interrupts = <76 2>;
-			};
-			dma-channel@80 {
-				compatible = "fsl,mpc8572-dma-channel",
-						"fsl,eloplus-dma-channel";
-				reg = <0x80 0x80>;
-				cell-index = <1>;
-				interrupt-parent = <&mpic>;
-				interrupts = <77 2>;
-			};
-			dma-channel@100 {
-				compatible = "fsl,mpc8572-dma-channel",
-						"fsl,eloplus-dma-channel";
-				reg = <0x100 0x80>;
-				cell-index = <2>;
-				interrupt-parent = <&mpic>;
-				interrupts = <78 2>;
-			};
-			dma-channel@180 {
-				compatible = "fsl,mpc8572-dma-channel",
-						"fsl,eloplus-dma-channel";
-				reg = <0x180 0x80>;
-				cell-index = <3>;
-				interrupt-parent = <&mpic>;
-				interrupts = <79 2>;
-			};
-		};
-
 		dma@21300 {
 			#address-cells = <1>;
 			#size-cells = <1>;
@@ -347,7 +293,7 @@
 			model = "eTSEC";
 			compatible = "gianfar";
 			reg = <0x24000 0x1000>;
-			local-mac-address = [ 00 00 00 00 00 00 ];
+			local-mac-address = [ 00 0a 1e 00 06 6e ];
 			interrupts = <29 2 30 2 34 2>;
 			interrupt-parent = <&mpic>;
 			phy-handle = <&phy0>;
@@ -360,7 +306,7 @@
 			model = "eTSEC";
 			compatible = "gianfar";
 			reg = <0x25000 0x1000>;
-			local-mac-address = [ 00 00 00 00 00 00 ];
+			local-mac-address = [ 00 0a 1e 00 06 6f ];
 			interrupts = <35 2 36 2 40 2>;
 			interrupt-parent = <&mpic>;
 			phy-handle = <&phy1>;
@@ -373,7 +319,7 @@
 			model = "eTSEC";
 			compatible = "gianfar";
 			reg = <0x26000 0x1000>;
-			local-mac-address = [ 00 00 00 00 00 00 ];
+			local-mac-address = [ 00 0a 1e 00 06 6d ];
 			interrupts = <31 2 32 2 33 2>;
 			interrupt-parent = <&mpic>;
 			phy-handle = <&phy2>;
@@ -386,7 +332,7 @@
 			model = "eTSEC";
 			compatible = "gianfar";
 			reg = <0x27000 0x1000>;
-			local-mac-address = [ 00 00 00 00 00 00 ];
+			local-mac-address = [ 00 0a 1e 00 06 6c ];
 			interrupts = <37 2 38 2 39 2>;
 			interrupt-parent = <&mpic>;
 			phy-handle = <&phy3>;
@@ -403,16 +349,6 @@
 			interrupt-parent = <&mpic>;
 		};
 
-		serial1: serial@4600 {
-			cell-index = <1>;
-			device_type = "serial";
-			compatible = "ns16550";
-			reg = <0x4600 0x100>;
-			clock-frequency = <0>;
-			interrupts = <42 2>;
-			interrupt-parent = <&mpic>;
-		};
-
 		global-utilities@e0000 {	//global utilities block
 			compatible = "fsl,mpc8572-guts";
 			reg = <0xe0000 0x1000>;
@@ -740,4 +676,8 @@
 				  0x0 0x100000>;
 		};
 	};
+	chosen {
+		bootargs = "root=/dev/nfs rw console=ttyS0,115200 nfsroot=192.168.10.1:/usr/local/work/rootfs ip=192.168.10.2:192.168.10.1:192.168.10.1:255.255.254.0:ppc8572:eth0:off";
+		linux,stdout-path = &serial0;
+	};
 };
diff --git a/arch/powerpc/platforms/85xx/Kconfig b/arch/powerpc/platforms/85xx/Kconfig
index 68bef27..978fdf7 100644
--- a/arch/powerpc/platforms/85xx/Kconfig
+++ b/arch/powerpc/platforms/85xx/Kconfig
@@ -116,6 +116,12 @@ config SBC8560
 	help
 	  This option enables support for the Wind River SBC8560 board
 
+config WRHV_8572
+	bool "WindRiver PowerQUICC III WRHV8572"
+	depends on WRHV
+	select FSL_ULI1575 
+	help
+
 endif # MPC85xx
 
 config TQM85xx
diff --git a/arch/powerpc/platforms/85xx/Makefile b/arch/powerpc/platforms/85xx/Makefile
index f0798c0..3b971e3 100644
--- a/arch/powerpc/platforms/85xx/Makefile
+++ b/arch/powerpc/platforms/85xx/Makefile
@@ -14,3 +14,4 @@ obj-$(CONFIG_TQM85xx)	  += tqm85xx.o
 obj-$(CONFIG_SBC8560)     += sbc8560.o
 obj-$(CONFIG_SBC8548)     += sbc8548.o
 obj-$(CONFIG_KSI8560)	  += ksi8560.o
+obj-$(CONFIG_WRHV_8572)	  += wrhv_8572ds.o
diff --git a/arch/powerpc/platforms/85xx/wrhv_8572ds.c b/arch/powerpc/platforms/85xx/wrhv_8572ds.c
new file mode 100644
index 0000000..e106d53
--- /dev/null
+++ b/arch/powerpc/platforms/85xx/wrhv_8572ds.c
@@ -0,0 +1,167 @@
+/*
+ * Freescale MPC8572DS WRHV setup and early boot code.
+ *
+ * Copyright 2009 Wind River Systems Inc.
+ *
+ * This program is free software; you can redistribute  it and/or modify it
+ * under  the terms of  the GNU General  Public License as published by the
+ * Free Software Foundation;  either version 2 of the  License, or (at your
+ * option) any later version.
+ */
+
+#include <linux/stddef.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <linux/errno.h>
+#include <linux/console.h>
+#include <linux/delay.h>
+#include <linux/seq_file.h>
+#include <linux/initrd.h>
+#include <linux/module.h>
+#include <linux/fsl_devices.h>
+#include <linux/of_platform.h>
+#include <mm/mmu_decl.h>
+
+#include <asm/system.h>
+#include <asm/pgtable.h>
+#include <asm/page.h>
+#include <asm/atomic.h>
+#include <asm/time.h>
+#include <asm/io.h>
+#include <asm/machdep.h>
+#include <asm/ipic.h>
+#include <asm/pci-bridge.h>
+#include <sysdev/fsl_pci.h>
+#include <asm/irq.h>
+#include <asm/udbg.h>
+#include <asm/wrhv.h>
+
+extern struct vb_config *wrhvConfig;
+extern struct vb_status *wrhvStatus;
+extern struct vb_control *wrhvControl;
+
+static void __init wrhv_85xx_pic_init(void)
+{
+	wrhv_init_irq();
+}
+
+#ifdef CONFIG_PCI
+static int primary_phb_addr;
+extern int uli_exclude_device(struct pci_controller *hose,
+			      u_char bus, u_char devfn);
+
+static int mpc85xx_exclude_device(struct pci_controller *hose,
+				  u_char bus, u_char devfn)
+{
+	struct device_node* node;
+	struct resource rsrc;
+
+	node = hose->dn;
+	of_address_to_resource(node, 0, &rsrc);
+
+	if ((rsrc.start & 0xfffff) == primary_phb_addr) {
+		return uli_exclude_device(hose, bus, devfn);
+	}
+
+	return PCIBIOS_SUCCESSFUL;
+}
+#endif /* CONFIG_PCI */
+
+/*
+ * Setup the architecture
+ */
+static void __init wrhv_8572ds_setup_arch(void)
+{
+#ifdef CONFIG_PCI
+	struct device_node *np;
+#endif
+
+	if (ppc_md.progress)
+		ppc_md.progress("wrhv_8572ds_setup_arch()", 0);
+
+#ifdef CONFIG_WRHV
+#define VBI_BSPIOCTL_SYS_CLK   2
+	wrhv_cpu_freq = vbiBspIoctl(VBI_BSPIOCTL_SYS_CLK,0,0,0,0,0,0,0);
+#endif
+
+#ifdef CONFIG_PCI
+	for_each_node_by_type(np, "pci") {
+		if (of_device_is_compatible(np, "fsl,mpc8540-pci") ||
+		    of_device_is_compatible(np, "fsl,mpc8548-pcie")) {
+			struct resource rsrc;
+			of_address_to_resource(np, 0, &rsrc);
+			if ((rsrc.start & 0xfffff) == primary_phb_addr)
+				fsl_add_bridge(np, 1);
+			else
+				fsl_add_bridge(np, 0);
+		}
+	}
+
+	ppc_md.pci_exclude_device = mpc85xx_exclude_device;
+#endif /* CONFIG_PCI */
+
+}
+
+static void wrhv_8572ds_show_cpuinfo(struct seq_file *m)
+{
+	uint memsize = total_memory;
+
+	seq_printf(m, "Vendor\t\t: Freescale\n");
+	seq_printf(m, "Machine\t\t: MPC8572DS\n");
+	seq_printf(m, "Memory\t\t: %d MB\n", memsize / (1024 * 1024));
+}
+
+/*
+ * Called very early, device-tree isn't unflattened
+ */
+static int __init wrhv_8572ds_probe(void)
+{
+	unsigned long root = of_get_flat_dt_root();
+
+	wrhvConfig = (struct vb_config *)0xF0000000;	/* TODO */
+	wrhvControl = wrhvConfig->vbControl;
+	wrhvStatus = wrhvConfig->vbStatus;
+	 
+	wrhv_mapping(); /* Map vb_config structure */
+	vbiInit(wrhvConfig);
+
+	strncpy(cmd_line, wrhvConfig->bootLine, VB_MAX_BOOTLINE_LENGTH - 1);
+	cmd_line[VB_MAX_BOOTLINE_LENGTH - 1] = 0;
+
+	if (of_flat_dt_is_compatible(root, "fsl,MPC8572DS")) {
+#ifdef CONFIG_PCI
+		primary_phb_addr = 0x8000;
+#endif
+		return 1;
+	} 
+       
+	return 0;
+}
+
+static struct of_device_id __initdata wrhv_mpc85xxds_ids[] = {
+	{ .type = "soc", },
+	{ .compatible = "soc", },
+	{ .compatible = "simple-bus", },
+	{},
+};
+
+static int __init wrhv_mpc85xxds_publish_devices(void)
+{
+	return of_platform_bus_probe(NULL, wrhv_mpc85xxds_ids, NULL);
+}
+machine_device_initcall(wrhv_8572ds, wrhv_mpc85xxds_publish_devices);
+
+define_machine(wrhv_8572ds) {
+	.name = "WRHV_8572DS",
+	.probe = wrhv_8572ds_probe,
+	.setup_arch = wrhv_8572ds_setup_arch,
+	.init_IRQ = wrhv_85xx_pic_init,
+#ifdef CONFIG_PCI
+	.pcibios_fixup_bus = fsl_pcibios_fixup_bus,
+#endif
+	.show_cpuinfo = wrhv_8572ds_show_cpuinfo,
+	.get_irq = wrhv_vioapic_get_irq,
+	.calibrate_decr = wrhv_calibrate_decr,
+	.progress = udbg_progress,
+	.power_save = wrhv_power_save,
+};
-- 
1.6.5.2

