// Library - SAR, Cell - sar8, View - schematic
// LAST TIME SAVED: Feb  5 19:04:34 2026
// NETLIST TIME: Feb  5 19:04:39 2026
`timescale 1ns / 1ps 

`worklib SAR
`view schematic

(* cds_ams_schematic *) 
(* dfII_lib="SAR", dfII_cell="sar8", dfII_view="schematic", worklib_name="SAR", view_name="schematic", last_save_time="Feb  5 19:04:34 2026" *)

module sar8 (result, Analog_in, clock, reset, start);


input  Analog_in, clock, reset, start;

output [7:0]  result;

// Buses in the design

wire  [8:0]  Sm;

wire  [8:0]  Sp;

