/*
 * Copyright (c) 2007 Cray Inc.
 * Contributed by Steve Kaufmann <sbk@cray.com> based on code from
 * Copyright (c) 2001-2006 Hewlett-Packard Development Company, L.P.
 * Contributed by Stephane Eranian <eranian@hpl.hp.com>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies
 * of the Software, and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
 * PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE
 * OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */

#ifndef __CRAYX2_EVENTS_H__
#define __CRAYX2_EVENTS_H__ 1

#include "pfmlib_crayx2_priv.h"

/*
 *****************************************************************
 ******* THIS TABLE IS GENERATED AUTOMATICALLY
 ******* MODIFICATIONS REQUIRED FOR THE EVENT NAMES
 ******* OR EVENT DESCRIPTIONS SHOULD BE MADE TO
 ******* THE TEXT FILE AND THE TABLE REGENERATED
 ******* Tue Jun 12 07:22:46 CDT 2007
 *****************************************************************
 */

static pme_crayx2_entry_t crayx2_pe[ ] =
{
	/* P Counter 0 */
	{
		.pme_name = "CYCLES",
		.pme_desc = "Cycles.",
		.pme_code = 0,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 0,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "CYCLES",
		.pme_desc = "Cycles.",
		.pme_code = 1,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 0,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "CYCLES",
		.pme_desc = "Cycles.",
		.pme_code = 2,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 0,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "CYCLES",
		.pme_desc = "Cycles.",
		.pme_code = 3,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 0,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 1 */
	{
		.pme_name = "INST_GRAD",
		.pme_desc = "Number of instructions graduated.",
		.pme_code = 4,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 1,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_GRAD",
		.pme_desc = "Number of instructions graduated.",
		.pme_code = 5,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 1,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_GRAD",
		.pme_desc = "Number of instructions graduated.",
		.pme_code = 6,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 1,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_GRAD",
		.pme_desc = "Number of instructions graduated.",
		.pme_code = 7,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 1,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 2 */
	{
		.pme_name = "INST_DISPATCH",
		.pme_desc = "Number of instructions dispatched.",
		.pme_code = 8,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 2,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "ITLB_MISS",
		.pme_desc = "Number of Instruction TLB misses.",
		.pme_code = 9,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 2,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "JB_CORRECT",
		.pme_desc = "Number of jumps and branches predicted correctly.",
		.pme_code = 10,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 2,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_FUG1",
		.pme_desc = "CPs VU stalled waiting for FUG 1.",
		.pme_code = 11,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 2,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 3 */
	{
		.pme_name = "INST_SYNCS",
		.pme_desc = "Number of synchronization instructions graduated g=02.",
		.pme_code = 12,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 3,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_GSYNCS",
		.pme_desc = "Number of Gsync instructions graduated g=02 & f=0-3.",
		.pme_code = 13,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 3,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_DU_ICACHE",
		.pme_desc = "CPs dispatch stalled waiting for instruction from Icache.",
		.pme_code = 14,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 3,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_FUG2",
		.pme_desc = "CPs VU stalled waiting for FUG.",
		.pme_code = 15,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 3,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 4 */
	{
		.pme_name = "INST_AMO",
		.pme_desc = "Number of AMO instructions graduated g=04.",
		.pme_code = 16,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 4,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "ICACHE_FETCH",
		.pme_desc = "Number of instruction fetch requests to memory.",
		.pme_code = 17,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 4,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_DU_BRANCH_PRED",
		.pme_desc = "CPs Dispatch stalled waiting for branch prediction register.",
		.pme_code = 18,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 4,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_FUG3",
		.pme_desc = "CPs VU stalled waiting for FUG 3.",
		.pme_code = 19,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 4,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 5 */
	{
		.pme_name = "INST_A",
		.pme_desc = "Number of A register instructions graduated g=05,40,42,43.",
		.pme_code = 20,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 5,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "ICACHE_HIT",
		.pme_desc = "Number of Icache hits.",
		.pme_code = 21,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 5,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_DU_AREG",
		.pme_desc = "CPs instruction dispatch stalled waiting for free A register.",
		.pme_code = 22,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 5,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU",
		.pme_desc = "CPs VU is stalled with a valid instruction.",
		.pme_code = 23,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 5,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 6 */
	{
		.pme_name = "INST_S_INT",
		.pme_desc = "Number of S register integer instructions graduated g=60,62 & t1=1,63.",
		.pme_code = 24,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 6,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_MSYNCS",
		.pme_desc = "Number of Msync instructions graduated g=02 & f=20-22.",
		.pme_code = 25,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 6,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_DU_ACT_LIST_FULL",
		.pme_desc = "CPs dispatch stalled waiting for active list entry.",
		.pme_code = 26,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 6,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_NO_INST",
		.pme_desc = "CPs VU has no valid instruction.",
		.pme_code = 27,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 6,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 7 */
	{
		.pme_name = "INST_S_FP",
		.pme_desc = "Number of S register FP instructions graduated g=62 & t1=0.",
		.pme_code = 28,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 7,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STLB_MISS",
		.pme_desc = "Number of Scalar TLB misses.",
		.pme_code = 29,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 7,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_DU_SREG",
		.pme_desc = "CPs instruction dispatch stalled waiting for free S register.",
		.pme_code = 30,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 7,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_VR",
		.pme_desc = "CPs VU is stalled waiting for busy V Reg.",
		.pme_code = 31,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 7,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 8 */
	{
		.pme_name = "INST_MISC",
		.pme_desc = "Number of Misc. scalar instructions graduated g=00, 01, 03, 06, 34.",
		.pme_code = 32,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 8,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "VTLB_MISS",
		.pme_desc = "Number of Vector TLB misses.",
		.pme_code = 33,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 8,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_DU_INST",
		.pme_desc = "CPs dispatch stalled due to an instruction such as a Gsync or Lsync FP that stops dispatch until it executes.",
		.pme_code = 34,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 8,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_NO_INST",
		.pme_desc = "CPs VLSU has no valid instruction.",
		.pme_code = 35,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 8,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 9 */
	{
		.pme_name = "INST_JB",
		.pme_desc = "Number of Jump and Branch instructions graduated g=50-57, 70-76.",
		.pme_code = 36,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 9,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "ICACHE_MISS",
		.pme_desc = "Number of Icache misses.",
		.pme_code = 37,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 9,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD",
		.pme_desc = "CPs no instructions graduate for any reason.",
		.pme_code = 38,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 9,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_LB",
		.pme_desc = "CPs VLSU stalled waiting for load buffers (LB).",
		.pme_code = 39,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 9,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 10 */
	{
		.pme_name = "INST_MEM",
		.pme_desc = "Number of A and S register load and store instructions graduated g=41, 44-47, 61, 64-67.",
		.pme_code = 40,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 10,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "ICACHE_HIT_PEND",
		.pme_desc = "Number of Icache hits to blocks with allocations pending.",
		.pme_code = 41,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 10,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_NO_INST",
		.pme_desc = "CPs no instructions graduated due to empty active list.",
		.pme_code = 42,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 10,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_SB",
		.pme_desc = "CPs VLSU stalled waiting for store buffer (SB).",
		.pme_code = 43,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 10,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 11 */
	{
		.pme_name = "INST_VFUG1",
		.pme_desc = "Number of vector FUG 1 instructions graduated g=20-27, f=0-7,60-77 Add, sub, compare.",
		.pme_code = 44,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 11,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "TLB_MISS",
		.pme_desc = "Total number of TLB misses including ITLB, STLB, and VTLB.",
		.pme_code = 45,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 11,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_AX_INST",
		.pme_desc = "CPs no instructions graduate and an A FUG instruction is at the head of the active list g=5, 40, 42, 43.",
		.pme_code = 46,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 11,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_RB",
		.pme_desc = "CPs VLSU stalled waiting for request buffer (RB).",
		.pme_code = 47,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 11,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 12 */
	{
		.pme_name = "INST_VFUG2",
		.pme_desc = "Number of vector FUG 2 instructions graduated g=20-27, f=30-37 (multiply, shift).",
		.pme_code = 48,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 12,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "DCACHE_HIT",
		.pme_desc = "Number of A or S loads that hit in the Dcache.",
		.pme_code = 49,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 12,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_SX_INST",
		.pme_desc = "CPs no instructions graduate and an S FUG instruction is at the head of the active list g=60, 62, 63.",
		.pme_code = 50,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 12,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_VM",
		.pme_desc = "CPs VLSU stalled waiting for VU vector mask (VM).",
		.pme_code = 51,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 12,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 13 */
	{
		.pme_name = "INST_VFUG3",
		.pme_desc = "Number of vector FUG 3 instructions graduated g=20-27, f=10-27, 40-57, 77 div, sqrt, abs, cpsign, compress, merge, logical, bmm.",
		.pme_code = 52,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 13,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "DCACHE_MISS",
		.pme_desc = "Number of A or S loads that miss in the Dcache.",
		.pme_code = 53,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 13,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_FP_INST",
		.pme_desc = "CPs no instructions graduate and an S FP instruction is at the head of the active list g=62, t1=0.",
		.pme_code = 54,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 13,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_SREF",
		.pme_desc = "CPs VLSU stalled waiting for prior scalar instruction reference sent.",
		.pme_code = 55,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 13,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 14 */
	{
		.pme_name = "VOPS_EXT_FUG3",
		.pme_desc = "Number of V FUG 3 external operations g=20-27 f=25,57,77 compress, merge, bmm.",
		.pme_code = 56,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 14,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "DCACHE_HIT_PEND",
		.pme_desc = "Number of scalar loads that hit in the Dcache and in the FOQ and the load is merged with a pending allocation.",
		.pme_code = 57,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 14,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_LOAD_INST",
		.pme_desc = "CPs no instructions graduate and a scalar load is at the head of the active list.",
		.pme_code = 58,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 14,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_INDEX",
		.pme_desc = "CPS VLSU stalled waiting for busy scatter or gather index register.",
		.pme_code = 59,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 14,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 15 */
	{
		.pme_name = "VOPS_LOG_FUG3",
		.pme_desc = "Number of vector FUG 3 logical operations.",
		.pme_code = 60,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 15,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "DCACHE_HIT_WORD",
		.pme_desc = "Number of scalar loads that hit in the Dcache and hit in the FOQ and were not merged with a pending allocation.",
		.pme_code = 61,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 15,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_STORE_INST",
		.pme_desc = "CPs no instructions graduate and a scalar store is at the head of the active list.",
		.pme_code = 62,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 15,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_FOM",
		.pme_desc = "CPs VLSU stalled in forced order mode.",
		.pme_code = 63,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 15,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 16 */
	{
		.pme_name = "INST_V",
		.pme_desc = "Number of elemental vector instructions graduated g=20-27, 30-33.",
		.pme_code = 64,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 16,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_V_INT",
		.pme_desc = "Number of elemental vector integer instructions graduated g=20-27 & t1=",
		.pme_code = 65,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 16,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_V_FP",
		.pme_desc = "Number of elemental vector FP instructions graduated g=20-27 & t1=0.",
		.pme_code = 66,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 16,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_V_MEM",
		.pme_desc = "Number of elemental vector memory instructions graduated g=30-33.",
		.pme_code = 67,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 16,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 17 */
	{
		.pme_name = "VOPS_VL",
		.pme_desc = "Inst_V * Current VL.",
		.pme_code = 68,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 17,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "DCACHE_INVAL_V",
		.pme_desc = "Number of Dcache invalidates due to vector stores.",
		.pme_code = 69,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 17,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "VOPS_VL_32-BIT",
		.pme_desc = "Inst_V * Current VL for 32-bit operations only.",
		.pme_code = 70,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 17,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU",
		.pme_desc = "Stall vector load store for any reason.",
		.pme_code = 71,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 17,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 18 */
	{
		.pme_name = "VOPS_INT_ADD",
		.pme_desc = "Number of selected vector integer add operations g=20-27 & f=0-3 & t1=",
		.pme_code = 72,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 18,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "DCACHE_INVAL_L2",
		.pme_desc = "Number of Dcache invalidates from L2 cache.",
		.pme_code = 73,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 18,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_XFER_INST",
		.pme_desc = "Number of CPs no instruction graduates and an A to S or S to A move is at the head of the active list.",
		.pme_code = 74,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 18,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_VM",
		.pme_desc = "CPs VU stalled waiting for vector mask.",
		.pme_code = 75,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 18,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 19 */
	{
		.pme_name = "VOPS_FP_ADD",
		.pme_desc = "Number of selected vector FP add operations g=20-27 & f=0-3 & t1=0.",
		.pme_code = 76,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 19,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "DCACHE_INVALIDATE",
		.pme_desc = "Total Number of Dcache invalidates.",
		.pme_code = 77,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 19,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_VXFER_INST",
		.pme_desc = "CPs no instruction graduates and a V to A or V to S move is at the head of the active list.",
		.pme_code = 78,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 19,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_VR_MEM",
		.pme_desc = "CPs VU is stalled waiting on a busy vector register being loaded from memory.",
		.pme_code = 79,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 19,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 20 */
	{
		.pme_name = "VOPS_INT_LOG",
		.pme_desc = "Number of selected vector integer logical operations g=20-27 & f=10-27 & t1=1.",
		.pme_code = 80,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 20,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "BRANCH_PRED",
		.pme_desc = "Number of branches predicted.",
		.pme_code = 81,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 20,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_VLSU_INST",
		.pme_desc = "Number of CPs no instruction graduates and a vector load, store, or AMO instruction is at the head of the active list.",
		.pme_code = 82,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 20,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_TLB",
		.pme_desc = "CPs VU stalled waiting for a memory translation.",
		.pme_code = 83,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 20,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 21 */
	{
		.pme_name = "VOPS_FP_DIV",
		.pme_desc = "Number of selected vector FP divide and sqrt operations g=20-27 & f=10-11 & t1=0.",
		.pme_code = 84,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 21,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "BRANCH_CORRECT",
		.pme_desc = "Number of branches predicted correctly.",
		.pme_code = 85,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 21,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_SLSQ_DEST",
		.pme_desc = "SLS issue stall for foq, parb, orb full or Lsync vs active.",
		.pme_code = 86,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 21,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_VK_PORT",
		.pme_desc = "CPs VLSU stalled waiting for scatter or gather index register read port.",
		.pme_code = 87,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 21,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 22 */
	{
		.pme_name = "VOPS_INT_SHIFT",
		.pme_desc = "Number of selected vector integer shift operations g=20-27 & f=30-37 & t1=",
		.pme_code = 88,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 22,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "JTB_PRED",
		.pme_desc = "Number of jumps predicted g=57 & f=0,20.",
		.pme_code = 89,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 22,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_GRAD_ARQ_DEST",
		.pme_desc = "Stall arq issue due to vdispatch, control unit, or A to S full.",
		.pme_code = 90,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 22,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_ADR_PORT",
		.pme_desc = "CPs VLSU stalled waiting for address read port.",
		.pme_code = 91,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 22,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 23 */
	{
		.pme_name = "VOPS_FP_MULT",
		.pme_desc = "Number of selected vector FP multiply operations g=20-27 & f=30-37 & t1=0.",
		.pme_code = 92,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 23,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "JTB_CORRECT",
		.pme_desc = "Number of jumps predicted correctly g=57 & f=0,20.",
		.pme_code = 93,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 23,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_SRQ_DEST",
		.pme_desc = "Stall srq issue due to vdispatch or S to A full.",
		.pme_code = 94,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 23,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VLSU_MISC",
		.pme_desc = "CPs VLSU stalled due to miscellaneous instructions.",
		.pme_code = 95,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 23,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 24 */
	{
		.pme_name = "VOPS_LOAD_INDEX",
		.pme_desc = "Number of selected vector load indexed references g=30-33 & f2=1 & f0=0.",
		.pme_code = 96,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 24,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "VOPS_INT_MISC",
		.pme_desc = "Number of selected vector integer misc. operations g=20-27 & f=40-77 & t1=",
		.pme_code = 97,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 24,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_LSYNCVS",
		.pme_desc = "Number of LsyncVS instructions graduated.",
		.pme_code = 98,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 24,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "VOPS_VL_64-BIT",
		.pme_desc = "Inst_V * Current VL for 64-bit operations only.",
		.pme_code = 99,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 24,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 25 */
	{
		.pme_name = "VOPS_STORE_INDEX",
		.pme_desc = "Number of selected vector store indexed references g=30-33 & f2=1 & f0=1",
		.pme_code = 100,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 25,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "JRS_PRED",
		.pme_desc = "Number of return jumps predicted g=57, f=40.",
		.pme_code = 101,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 25,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_SLSQ_PARB",
		.pme_desc = "Number of CPs SLS issue stalled due to parb full.",
		.pme_code = 102,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 25,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "<P:25:3>",
		.pme_desc = "<NA>",
		.pme_code = 103,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 25,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 26 */
	{
		.pme_name = "VOPS_LOADS",
		.pme_desc = "Number of selected vector load references g=30-33 & f0=0.",
		.pme_code = 104,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 26,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "JRS_CORRECT",
		.pme_desc = "Number of return jumps predicted correctly g=57, f=40.",
		.pme_code = 105,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 26,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_SLSQ_ORB",
		.pme_desc = "Number of CPs SLS issue stalled due to all orb entries in use.",
		.pme_code = 106,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 26,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VU_MISC",
		.pme_desc = "CPs VU stalled due to miscellaneous instructions.",
		.pme_code = 107,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 26,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 27 */
	{
		.pme_name = "VOPS_STORE",
		.pme_desc = "Number of selected vector store references g=30-33 & f0=",
		.pme_code = 108,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 27,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_MEM_ALLOC",
		.pme_desc = "Number of A and S register memory instructions that allocate.",
		.pme_code = 109,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 27,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_SLSQ_FOQ",
		.pme_desc = "Number of CPs SLS issue stalled due to full foq.",
		.pme_code = 110,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 27,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VDU_NO_INST_VU",
		.pme_desc = "CPs VDU and VU have no valid instructions.",
		.pme_code = 111,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 27,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 28 */
	{
		.pme_name = "VOPS_LOAD_STRIDE",
		.pme_desc = "Number of selected vector load references that were stride >2 or <-2.",
		.pme_code = 112,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 28,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_SYSCALL",
		.pme_desc = "Number of syscall instructions graduated g=01.",
		.pme_code = 113,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 28,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_SLSQ_LSYNC_VS",
		.pme_desc = "Number of CPs SLS issue is stalled due to active Lsync vs instruction.",
		.pme_code = 114,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 28,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VDU_SOP_VU",
		.pme_desc = "Number of CPs vector issue has no instructions and the next instruction is waiting on an S reg operand.",
		.pme_code = 115,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 28,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 29 */
	{
		.pme_name = "VOPS_STORE_STRIDE",
		.pme_desc = "Number of selected vector store references that were stride >2 or <-2.",
		.pme_code = 116,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 29,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "<P:29:1>",
		.pme_desc = "<NA>",
		.pme_code = 117,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 29,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "<P:29:2>",
		.pme_desc = "<NA>",
		.pme_code = 118,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 29,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VDU_NO_INST_VLSU",
		.pme_desc = "CPs VDU and VLSU have no valid instructions.",
		.pme_code = 119,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 29,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 30 */
	{
		.pme_name = "VOPS_LOAD_ALLOC",
		.pme_desc = "Number of selected vector load references that were marked allocate (cache line requests count as 1).",
		.pme_code = 120,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 30,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_LOAD",
		.pme_desc = "Number of A or S memory loads g=44, 45, 41 & f0=0, 64, 65, 61 & f0=0.",
		.pme_code = 121,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 30,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "EXCEPTIONS_TAKEN",
		.pme_desc = "Taken exception count.",
		.pme_code = 122,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 30,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VDU_SCM_VLSU",
		.pme_desc = "CPs VDU stalled waiting for scalar commit and VLSU has no valid instruction.",
		.pme_code = 123,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 30,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* P Counter 31 */
	{
		.pme_name = "VOPS_STORE_ALLOC",
		.pme_desc = "Number of selected vector stores references that were marked allocate (cache line requests count as 1).",
		.pme_code = 124,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 31,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "BRANCH_TAKEN",
		.pme_desc = "Number of taken branches.",
		.pme_code = 125,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 31,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "INST_LSYNCSV",
		.pme_desc = "Number of graduated Lsync SV instructions.",
		.pme_code = 126,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 31,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	{
		.pme_name = "STALL_VDU_SCM_VU",
		.pme_desc = "CPs VDU stalled waiting for scalar commit and VU has no valid instruction.",
		.pme_code = 127,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CPU,
		.pme_ctr = 31,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CPU_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CPU_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CPU_CHIPS
	},
	/* C Counter 0 */
	{
		.pme_name = "REQUESTS",
		.pme_desc = "Processor requests processed.",
		.pme_code = 128,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 0,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "L2_MISSES",
		.pme_desc = "Cache line allocations.",
		.pme_code = 129,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 0,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "M_OUT_BUSY",
		.pme_desc = "Cycles W chip output port busy.",
		.pme_code = 130,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 0,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "REPLAYED",
		.pme_desc = "Requests sent to replay queue.",
		.pme_code = 131,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 0,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 1 */
	{
		.pme_name = "ALLOC_REQUESTS",
		.pme_desc = "Allocating requests (Read, ReadUC, ReadShared, ReadUCShared, ReadMod, SWrite, VWrite).",
		.pme_code = 132,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 1,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:1:1>",
		.pme_desc = "<NA>",
		.pme_code = 133,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 1,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "M_OUT_BLOCK",
		.pme_desc = "CyclesWchip output port blocked (something to send but no flow control credits).",
		.pme_code = 134,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 1,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "LS/VS",
		.pme_desc = "Replayed Ls or Vs Requests sent to the replay queue.",
		.pme_code = 135,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 1,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 2 */
	{
		.pme_name = "DWORDS_ALLOCATED",
		.pme_desc = "Dwords written into L2 from L3 (excluding updates).",
		.pme_code = 136,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 2,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:2:1>",
		.pme_desc = "<NA>",
		.pme_code = 137,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 2,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "NW_OUT_BUSY",
		.pme_desc = "Cycles NIF output port busy.",
		.pme_code = 138,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 2,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "REPLAY_PENDING",
		.pme_desc = "Requests sent to replay queue because the line was in PendingReq state.",
		.pme_code = 139,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 2,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 3 */
	{
		.pme_name = "DWORDS_EVICTED",
		.pme_desc = "Dwords written back to L3.",
		.pme_code = 140,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 3,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "CACHE_LINE_EVICTIONS",
		.pme_desc = "Cache lines evicted due to new allocations.",
		.pme_code = 141,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 3,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "NW_OUT_BLOCK",
		.pme_desc = "Cycles NIF output port blocked (something to send but no flow control credits).",
		.pme_code = 142,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 3,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "REPLAY_ALLOC",
		.pme_desc = "Requests sent to replay queue because a line could not be allocated due to all ways pending.",
		.pme_code = 143,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 3,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 4 */
	{
		.pme_name = "ALLOC_WRITE_TO_L2",
		.pme_desc = "Dwords written to L2 by local allocating write requests.",
		.pme_code = 144,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 4,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "DROPS",
		.pme_desc = "Drops sent to directory.",
		.pme_code = 145,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 4,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:4:2>",
		.pme_desc = "<NA>",
		.pme_code = 146,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 4,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "REPLAY_WAKEUPS",
		.pme_desc = "Replay queue wakeups.",
		.pme_code = 147,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 4,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 5 */
	{
		.pme_name = "NON_ALLOC_WRITE_TO_L2",
		.pme_desc = "Dwords written to L2 by local non-allocating write requests.",
		.pme_code = 148,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 5,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "WRITE_BACKS",
		.pme_desc = "WriteBacks sent to directory.",
		.pme_code = 149,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 5,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:5:2>",
		.pme_desc = "<NA>",
		.pme_code = 150,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 5,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "REPLAY_MATCHES",
		.pme_desc = "Requests matched during replay wakeups (Replay_Matches/Replay_Wakeups=avg. number of matches per wakeup).",
		.pme_code = 151,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 5,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 6 */
	{
		.pme_name = "NON_ALLOC_WRITE_TO_L3",
		.pme_desc = "Dwords written to L3 by local non-allocating write requests.",
		.pme_code = 152,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 6,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "FWD_REQ",
		.pme_desc = "Forwarded requests received (FlushReq, FwdRead, FwdReadShared, FwdGet).",
		.pme_code = 153,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 6,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:6:2>",
		.pme_desc = "<NA>",
		.pme_code = 154,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 6,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:6:3>",
		.pme_desc = "<NA>",
		.pme_code = 155,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 6,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 7 */
	{
		.pme_name = "ALLOC_READ_FROM_L2",
		.pme_desc = "Dwords read from L2 by local allocating read requests.",
		.pme_code = 156,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 7,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "FWD_READ_ALL",
		.pme_desc = "FwdReads and FwdReadShared received.",
		.pme_code = 157,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 7,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "STALL_RP_FULL_NW",
		.pme_desc = "Cycles NW request queue stalled due to replay queue full.",
		.pme_code = 158,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 7,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "ALLOC_NO_FILL",
		.pme_desc = "ReadMods sent to directory when the entire line is dirty.",
		.pme_code = 159,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 7,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 8 */
	{
		.pme_name = "NON_ALLOC_READ_FROM_L2",
		.pme_desc = "Dwords read from L2 by local non-allocating read requests.",
		.pme_code = 160,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 8,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "FWD_READ_SHARED_RECV",
		.pme_desc = "FwdReadShareds received.",
		.pme_code = 161,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 8,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "STALL_RP_FULL_PROC",
		.pme_desc = "Cycles Ls/Vs request queue stalled due to replay queue full.",
		.pme_code = 162,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 8,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "UPGRADES",
		.pme_desc = "ReadMods sent to directory when the line was currently in ShClean state.",
		.pme_code = 163,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 8,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 9 */
	{
		.pme_name = "NON_ALLOC_READ_FROM_L3",
		.pme_desc = "Dwords read from L3 by local non-allocating read requests.",
		.pme_code = 164,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 9,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "FWD_GET_RECV",
		.pme_desc = "FwdGets received.",
		.pme_code = 165,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 9,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "STALL_TB_FULL",
		.pme_desc = "Cycles bank request queue stalled due to transient buffer full.",
		.pme_code = 166,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 9,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:9:3>",
		.pme_desc = "<NA>",
		.pme_code = 167,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 9,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 10 */
	{
		.pme_name = "NETWORK_WRITE_TO_L2",
		.pme_desc = "Dwords written to L2 by remote write requests.",
		.pme_code = 168,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 10,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "FLUSH_REQ",
		.pme_desc = "FlushReqs received.",
		.pme_code = 169,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 10,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "STALL_VWRITENA",
		.pme_desc = "Cycles bank request queue stalled due to VWriteNA bit being set.",
		.pme_code = 170,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 10,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:10:3>",
		.pme_desc = "<NA>",
		.pme_code = 171,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 10,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 11 */
	{
		.pme_name = "NETWORK_WRITE_TO_L3",
		.pme_desc = "Dwords written to L3 by remote write requests.",
		.pme_code = 172,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 11,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "UPDATES_RECV",
		.pme_desc = "Updates received.",
		.pme_code = 173,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 11,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "PROT_ENGINE_IDLE_NO_REQUEST",
		.pme_desc = "Cycles protocol engine idle due to no new requests to process.",
		.pme_code = 174,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 11,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "READ_DATA_TO_VECTOR_UNIT_PIPE_0_3",
		.pme_desc = "Swords delivered to vector unit via pipes 0 - 3.",
		.pme_code = 175,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 11,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 12 */
	{
		.pme_name = "NETWORK_READ_FROM_L2",
		.pme_desc = "Dwords read from L2 by remote read requests.",
		.pme_code = 176,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 12,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "<C:12:1>",
		.pme_desc = "<NA>",
		.pme_code = 177,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 12,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "UPDATE_NACK_SENT",
		.pme_desc = "UpdateNacks sent.",
		.pme_code = 178,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 12,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "READ_DATA_TO_VECTOR_UNIT_PIPE_4_7",
		.pme_desc = "Swords delivered to vector unit via pipes 4 - 7.",
		.pme_code = 179,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 12,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 13 */
	{
		.pme_name = "NETWORK_READ_FROM_L3",
		.pme_desc = "Dwords read from L3 by remote read requests.",
		.pme_code = 180,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 13,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "NACKS_SENT",
		.pme_desc = "FlushAcks and UpdateNacks sent (these happen when there's a race b/w a forwarded request and an eviction by the current owner).",
		.pme_code = 181,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 13,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "INVAL_RECV",
		.pme_desc = "Inval packets received from the directory.",
		.pme_code = 182,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 13,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "READ_DATA_TO_SCALAR_UNIT",
		.pme_desc = "Dwords delivered to scalar unit.",
		.pme_code = 183,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 13,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 14 */
	{
		.pme_name = "REMOTE_READS",
		.pme_desc = "Dwords read from remote nodes.",
		.pme_code = 184,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 14,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "LOCAL_INVAL",
		.pme_desc = "Local writes that cause invals of other Dcaches.",
		.pme_code = 185,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 14,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "MARKED_REQS",
		.pme_desc = "Memory requests sent with TID 0.",
		.pme_code = 186,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 14,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "READ_DATA_TO_ICACHE",
		.pme_desc = "Dwords delivered to Icache.",
		.pme_code = 187,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 14,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* C Counter 15 */
	{
		.pme_name = "REMOTE_WRITES",
		.pme_desc = "Dwords written to remote nodes.",
		.pme_code = 188,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 15,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "DCACHE_INVAL_EVENTS",
		.pme_desc = "State transitions (evictions, directory Invals or forwards, processor writes) requiring Dcache invals.",
		.pme_code = 189,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 15,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "MARKED_CYCLES",
		.pme_desc = "Cycles with a TID 0 request outstanding.",
		.pme_code = 190,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 15,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	{
		.pme_name = "READ_DATA_TO_NIF",
		.pme_desc = "Dwords delivered to NIF.",
		.pme_code = 191,
		.pme_flags = 0x0,
		.pme_numasks = 0,
		.pme_chip = PME_CRAYX2_CHIP_CACHE,
		.pme_ctr = 15,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_CACHE_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_CACHE_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_CACHE_CHIPS
	},
	/* M Counter 0 */
	{
		.pme_name = "W_IN_IDLE_01",
		.pme_desc = "Wclk cycles BW2MD input port 0 is idle (no flits in either VC0 or VC2).",
		.pme_code = 192,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 0,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "STALL_REPLAY_FULL",
		.pme_desc = "Wclk cycles protocol engine request queue stalled due to replay queue full (sum of 4 engines).",
		.pme_code = 193,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 0,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_IDLE_03",
		.pme_desc = "Wclk cycles MD2BW output port 0 is idle (no flits flowing).",
		.pme_code = 194,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 0,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:0:3>",
		.pme_desc = "<NA>",
		.pme_code = 195,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 0,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 1 */
	{
		.pme_name = "W_IN_IDLE_1",
		.pme_desc = "Wclk cycles BW2MD input port 1 is idle (no flits in either VC0 or VC2).",
		.pme_code = 196,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 1,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "STALL_TDB_FULL",
		.pme_desc = "Wclk cycles protocol engine request queue stalled due to transient directory buffer full (sum of 4 engines).",
		.pme_code = 197,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 1,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_IDLE_1",
		.pme_desc = "Wclk cycles MD2BW output port 1 is idle (no flits flowing).",
		.pme_code = 198,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 1,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "FWD_READ_SHARED_SENT",
		.pme_desc = "FwdReadShared packets sent (Exclusive -> PendFwd transition).",
		.pme_code = 199,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 1,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 2 */
	{
		.pme_name = "UPDATES_SENT",
		.pme_desc = "Puts that cause an Update to be sent to owner.",
		.pme_code = 200,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 2,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "STALL_MM_RESPQ",
		.pme_desc = "Wclk cycles protocol engine request queue stalled due to MM VN1 response queue full (sum of 4 engines).",
		.pme_code = 201,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 2,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_IDLE_2",
		.pme_desc = "Wclk cycles MD2BW output port 2 is idle (no flits flowing).",
		.pme_code = 202,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 2,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_IDLE_2",
		.pme_desc = "Wclk cycles BW2MD input port 2 is idle (no flits in either VC0 or VC2).",
		.pme_code = 203,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 2,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 3 */
	{
		.pme_name = "NON_CACHED",
		.pme_desc = "Read requests satisfied from non-cached state.",
		.pme_code = 204,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 3,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "STALL_ASSOC",
		.pme_desc = "Wclk cycles protocol engine request queue stalled due to temporary over-subscription of directory ways.",
		.pme_code = 205,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 3,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_IDLE_3",
		.pme_desc = "Wclk cycles MD2BW output port 3 is idle (no flits flowing).",
		.pme_code = 206,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 3,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_IDLE_3",
		.pme_desc = "Wclk cycles BW2MD input port 3 is idle (no flits in either VC0 or VC2).",
		.pme_code = 207,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 3,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 4 */
	{
		.pme_name = "READ_REQ_SHARED",
		.pme_desc = "Read requests satisfied from the Shared state.",
		.pme_code = 208,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 4,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "STALL_VN1_BLOCKED",
		.pme_desc = "Wclk cycles protocol engine request queue stalled due to virtual network 1 output blocked.",
		.pme_code = 209,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 4,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_FLOWING_0",
		.pme_desc = "Wclk cycles BW2MD input port 0 has a flit flowing (on either VC0 or VC2).",
		.pme_code = 210,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 4,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_FLOWING_0",
		.pme_desc = "Wclk cycles MD2BW output port 0 has a flit flowing.",
		.pme_code = 211,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 4,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 5 */
	{
		.pme_name = "FWD_REQ_TO_OWNER",
		.pme_desc = "Requests forwarded to current owner (FwdRead, FwdReadShared, FlushReq, FwdGet, Update).",
		.pme_code = 212,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 5,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "PROT_ENGINE_IDLE_NO_PACKETS",
		.pme_desc = "Wclk cycles protocol engine idle due to no new packets to process. Note: The maximum packet acceptance rate into the MD is 1 packet every 2 Wclk periods.",
		.pme_code = 213,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 5,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_FLOWING_1",
		.pme_desc = "Wclk cycles BW2MD input port 1 has a flit flowing (on either VC0 or VC2).",
		.pme_code = 214,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 5,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "FWD_READ",
		.pme_desc = "FwdRead packets sent (Exclusive -> PendFwd transition).",
		.pme_code = 215,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 5,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 6 */
	{
		.pme_name = "SUPPLY_INV",
		.pme_desc = "SupplyInv packets received.",
		.pme_code = 216,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 6,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "NUM_REPLAY",
		.pme_desc = "Requests sent through replay queue.",
		.pme_code = 217,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 6,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_FLOWING_2",
		.pme_desc = "Wclk cycles BW2MD input port 2 has a flit flowing (on either VC0 or VC2).",
		.pme_code = 218,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 6,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "INVAL_1",
		.pme_desc = "Invalidations sent to a single BW.",
		.pme_code = 219,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 6,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 7 */
	{
		.pme_name = "REQUEST_GETS_4DWORDS_L3_HIT",
		.pme_desc = "NGet or Get Full cache line requests to MDs - L3 hit.",
		.pme_code = 220,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 7,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:7:1>",
		.pme_desc = "<NA>",
		.pme_code = 221,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 7,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_FLOWING_3",
		.pme_desc = "Wclk cycles BW2MD input port 3 has a flit flowing (on either VC0 or VC2).",
		.pme_code = 222,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 7,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "INVAL_2",
		.pme_desc = "Invalidations sent to two BWs.",
		.pme_code = 223,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 7,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 8 */
	{
		.pme_name = "SUPPLY_SH",
		.pme_desc = "SupplySh packets received.",
		.pme_code = 224,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 8,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "STALL_MM",
		.pme_desc = "Wclk cycles protocol engine request queue stalled due to back-pressure from memory manager.",
		.pme_code = 225,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 8,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_WAITING_0",
		.pme_desc = "Wclk cycles BW2MD input port 0 has a packet waiting that failed to win arbitration (on either VC0 or VC2).",
		.pme_code = 226,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 8,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_FLOWING_1",
		.pme_desc = "Wclk cycles MD2BW output port 1 has a flit flowing.",
		.pme_code = 227,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 8,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 9 */
	{
		.pme_name = "REQUEST_GETS_4DWORDS_L3_MISS",
		.pme_desc = "NGet or Get Full cache line requests to MDs - L3 miss.",
		.pme_code = 228,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 9,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "SECTION_BUSY",
		.pme_desc = "Wclk cycles MD pipeline busy.",
		.pme_code = 229,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 9,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_WAITING_1",
		.pme_desc = "Wclk cycles BW2MD input port 1 has a packet waiting that failed to win arbitration (on either VC0 or VC2).",
		.pme_code = 230,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 9,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_FLOWING_2",
		.pme_desc = "Wclk cycles MD2BW output port 2 has a flit flowing.",
		.pme_code = 231,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 9,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 10 */
	{
		.pme_name = "SUPPLY_EXCL",
		.pme_desc = "SupplyExcl packets received.",
		.pme_code = 232,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 10,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_FLOWING_3",
		.pme_desc = "Wclk cycles MD2BW output port 3 has a flit flowing.",
		.pme_code = 233,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 10,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_WAITING_2",
		.pme_desc = "Wclk cycles BW2MD input port 2 has a packet waiting that failed to win arbitration (on either VC0 or VC2).",
		.pme_code = 234,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 10,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "INVAL_3",
		.pme_desc = "Invalidations sent to three BWs.",
		.pme_code = 235,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 10,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 11 */
	{
		.pme_name = "NACKS_RECV",
		.pme_desc = "FlushAck and Update Nack packets received (race between forwarded request and eviction by owner).",
		.pme_code = 236,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 11,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_BLOCK_CRED_0",
		.pme_desc = "Wclk cycles MD2BW output port 0 is blocked due to lack of credits.",
		.pme_code = 237,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 11,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_WAITING_3",
		.pme_desc = "Wclk cycles BW2MD input port 3 has a packet waiting that failed to win arbitration (on either VC0 or VC2).",
		.pme_code = 238,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 11,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "INVAL_4",
		.pme_desc = "Invalidations sent to four BWs.",
		.pme_code = 239,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 11,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 12 */
	{
		.pme_name = "UPDATE_NACK_RECV",
		.pme_desc = "UpdateNacks received.",
		.pme_code = 240,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 12,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_BLOCK_CRED_1",
		.pme_desc = "Wclk cycles MD2BW output port 1 is blocked due to lack of credits.",
		.pme_code = 241,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 12,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_BLOCKED_0",
		.pme_desc = "Wclk cycles BW2MD input port 0 has a packet waiting that is blocked due to MD full.",
		.pme_code = 242,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 12,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "FWD_GET_SENT",
		.pme_desc = "FwdGet packets sent (Exclusive -> PendFwd transition).",
		.pme_code = 243,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 12,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 13 */
	{
		.pme_name = "PEND_DROP",
		.pme_desc = "Times entering PendDrop state (from Shared).",
		.pme_code = 244,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 13,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "LINE_EVICTIONS",
		.pme_desc = "Counts lines that are evicted. Note: doesn't count AMO forced evictions. Also note that the counter will increment if the line is not dirty and it is evicted.",
		.pme_code = 245,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 13,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_BLOCKED_1",
		.pme_desc = "Wclk cycles BW2MD input port 1 has a packet waiting that is blocked due to MD full.",
		.pme_code = 246,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 13,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "FLUSH_REQ_PACKETS",
		.pme_desc = "FlushReq packets sent (Exclusive -> PendFwd transition).",
		.pme_code = 247,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 13,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 14 */
	{
		.pme_name = "INVAL_EVENTS",
		.pme_desc = "Invalidation events (any number of sharers).",
		.pme_code = 248,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 14,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "L3_LINE_HIT_GLOBAL",
		.pme_desc = "Allocating read requests that hit out of L3 cached data and state was global.",
		.pme_code = 249,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 14,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_BLOCKED_2",
		.pme_desc = "Wclk cycles BW2MD input port 2 has a packet waiting that is blocked due to MD full.",
		.pme_code = 250,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 14,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_BLOCK_CRED_2",
		.pme_desc = "Wclk cycles MD2BW output port 2 is blocked due to lack of credits.",
		.pme_code = 251,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 14,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 15 */
	{
		.pme_name = "REQUEST_ALLOC_NO_FILL",
		.pme_desc = "Allocating no fill requests.",
		.pme_code = 252,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 15,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "L3_LINE_HIT_SHARED",
		.pme_desc = "Allocating read requests that hit out of L3 cached data and state was shared.",
		.pme_code = 253,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 15,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_IN_BLOCKED_3",
		.pme_desc = "Wclk cycles BW2MD input port 3 has a packet waiting that is blocked due to MD full.",
		.pme_code = 254,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 15,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_BLOCK_CRED_3",
		.pme_desc = "Wclk cycles MD2BW output port 3 is blocked due to lack of credits.",
		.pme_code = 255,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 15,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 16 */
	{
		.pme_name = "REQUEST_1DWORD_L3_HIT",
		.pme_desc = "Single DWord Get and NGet requests to MDs - L3 hit.",
		.pme_code = 256,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 16,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "AMOS",
		.pme_desc = "AMOs to local memory (memory manager).",
		.pme_code = 257,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 16,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "MM0_ANY_BANK_BUSY",
		.pme_desc = "Wclk cycles that any back is busy in MM0.",
		.pme_code = 258,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 16,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_BLOCK_CHN_0",
		.pme_desc = "Wclk cycles MD2BW output port 0 is blocked due to channel back-pressure.",
		.pme_code = 259,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 16,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 17 */
	{
		.pme_name = "REQUEST_4DWORDS_L3_HIT",
		.pme_desc = "Allocating read requests to MDs - L3 hit.",
		.pme_code = 260,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 17,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "AMO_MISSES",
		.pme_desc = "Misses in AMO cache (memory manager).",
		.pme_code = 261,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 17,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "MM0_ACCUM_BANK_BUSY",
		.pme_desc = "Accumulation of the MM0 memory banks are busy in Mclks. There are 8 banks per MM and this counter will be +1 every Mclk that 1 bank is busy, +2 every Mclk that 2 banks are busy, etc.",
		.pme_code = 262,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 17,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_BLOCK_CHN_1",
		.pme_desc = "Wclk cycles MD2BW output port 1 is blocked due to channel back-pressure.",
		.pme_code = 263,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 17,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 18 */
	{
		.pme_name = "REQUEST_1DWORD",
		.pme_desc = "Single DWord Get and NGet requests to MDs.",
		.pme_code = 264,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 18,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "RETRIES_MM",
		.pme_desc = "Memory Manager retries.",
		.pme_code = 265,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 18,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "MM1_ANY_BANK_BUSY",
		.pme_desc = "Wclk cycles that any bank is busy in MM1.",
		.pme_code = 266,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 18,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_BLOCK_CHN_2",
		.pme_desc = "Wclk cycles MD2BW output port 2 is blocked due to channel back-pressure.",
		.pme_code = 267,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 18,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 19 */
	{
		.pme_name = "REQUEST_4DWORDS",
		.pme_desc = "Allocating read, Get and NGet full cache line requests to MDs.",
		.pme_code = 268,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 19,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:19:1>",
		.pme_desc = "<NA>",
		.pme_code = 269,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 19,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "MM1_ACCUM_BANK_BUSY",
		.pme_desc = "Accumulation of the MM1 memory banks are busy in Mclks. There are 8 banks per MM and this counter will be +1 every Mclk that 1 bank is busy, +2 every Mclk that 2 banks are busy, etc.",
		.pme_code = 270,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 19,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_BLOCK_CHN_3",
		.pme_desc = "Wclk cycles MD2BW output port 3 is blocked due to channel back-pressure.",
		.pme_code = 271,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 19,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 20 */
	{
		.pme_name = "REQUESTS_0",
		.pme_desc = "Read or write requests from port 0 to MDs.",
		.pme_code = 272,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 20,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "REQUEST_1DWORD_L3_MISS",
		.pme_desc = "Single DWord get requests to MDs - L3 miss.",
		.pme_code = 273,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 20,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "MM2_ANY_BANK_BUSY",
		.pme_desc = "Wclk cycles that any bank is busy in MM2.",
		.pme_code = 274,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 20,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_QUEUE_BP_0",
		.pme_desc = "One of the input FIFOs that is destined for MD2BW output port 0 is full and asserting back-pressure to the MD (Wclk cycles).",
		.pme_code = 275,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 20,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 21 */
	{
		.pme_name = "REQUESTS_1",
		.pme_desc = "Read or write requests from port 1 to MDs.",
		.pme_code = 276,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 21,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "REQUEST_4DWORDS_L3_MISS",
		.pme_desc = "Allocating read requests to MDs - L3 miss.",
		.pme_code = 277,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 21,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "MM2_ACCUM_BANK_BUSY",
		.pme_desc = "Accumulation of the MM2 memory banks are busy in Mclks. There are 8 banks per MM and this counter will be +1 every Mclk that 1 bank is busy, +2 every Mclk that 2 banks are busy, etc.",
		.pme_code = 278,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 21,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_QUEUE_BP_1",
		.pme_desc = "One of the input FIFOs that is destined for MD2BW output port 1 is full and asserting back-pressure to the MD (Wclk cycles).",
		.pme_code = 279,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 21,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 22 */
	{
		.pme_name = "REQUESTS_2",
		.pme_desc = "Read or write requests from port 2 to MDs.",
		.pme_code = 280,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 22,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "REQUEST_1SWORD",
		.pme_desc = "Single SWord requests to MDs.",
		.pme_code = 281,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 22,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "MM3_ANY_BANK_BUSY",
		.pme_desc = "Wclk cycles that any bank is busy in MM3.",
		.pme_code = 282,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 22,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_QUEUE_BP_2",
		.pme_desc = "One of the input FIFOs that is destined for MD2BW output port 2 is full and asserting back-pressure to the MD (Wclk cycles).",
		.pme_code = 283,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 22,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 23 */
	{
		.pme_name = "REQUESTS_3",
		.pme_desc = "Read or write requests from port 3 to MDs.",
		.pme_code = 284,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 23,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:23:1>",
		.pme_desc = "<NA>",
		.pme_code = 285,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 23,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "MM3_ACCUM_BANK_BUSY",
		.pme_desc = "Accumulation of the MM3 memory banks are busy in Mclks. There are 8 banks per MM and this counter will be +1 every Mclk that 1 bank is busy, +2 every Mclk that 2 banks are busy, etc.",
		.pme_code = 286,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 23,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "W_OUT_QUEUE_BP_3",
		.pme_desc = "One of the input FIFOs that is destined for MD2BW output port 3 is full and asserting back-pressure to the MD (Wclk cycles).",
		.pme_code = 287,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 23,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 24 */
	{
		.pme_name = "W_SWORD_PUTS",
		.pme_desc = "Count of the total number of SWords that are written to memory or the L3 cache with Put commands. Counts up to 2 SWords per memory directory per clock period.",
		.pme_code = 288,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 24,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:24:1>",
		.pme_desc = "<NA>",
		.pme_code = 289,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 24,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:24:2>",
		.pme_desc = "<NA>",
		.pme_code = 290,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 24,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:24:3>",
		.pme_desc = "<NA>",
		.pme_code = 291,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 24,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 25 */
	{
		.pme_name = "W_SWORD_NPUTS",
		.pme_desc = "Count of the total number of SWords that are written to memory or the L3 cache with NPut commands. Counts up to 2 SWords per memory directory per clock period.",
		.pme_code = 292,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 25,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:25:1>",
		.pme_desc = "<NA>",
		.pme_code = 293,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 25,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:25:2>",
		.pme_desc = "<NA>",
		.pme_code = 294,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 25,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:25:3>",
		.pme_desc = "<NA>",
		.pme_code = 295,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 25,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 26 */
	{
		.pme_name = "W_SWORD_GETS",
		.pme_desc = "Count of the total number of SWords that are read from memory or the L3 cache with Get commands. Counts up to 2 SWords per memory directory per clock period.",
		.pme_code = 296,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 26,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:26:1>",
		.pme_desc = "<NA>",
		.pme_code = 297,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 26,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:26:2>",
		.pme_desc = "<NA>",
		.pme_code = 298,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 26,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:26:3>",
		.pme_desc = "<NA>",
		.pme_code = 299,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 26,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	/* M Counter 27 */
	{
		.pme_name = "W_SWORD_NGETS",
		.pme_desc = "Count of the total number of SWords that are read from memory or the L3 cache with NGet commands. Counts up to 2 SWords per memory directory per clock period.",
		.pme_code = 300,
		.pme_flags = 0x0,
		.pme_numasks = PFMLIB_CRAYX2_MAX_UMASK,
		.pme_umasks = {
			{ "0", "Chip 0", 0 },
			{ "1", "Chip 1", 1 },
			{ "2", "Chip 2", 2 },
			{ "3", "Chip 3", 3 },
			{ "4", "Chip 4", 4 },
			{ "5", "Chip 5", 5 },
			{ "6", "Chip 6", 6 },
			{ "7", "Chip 7", 7 },
			{ "8", "Chip 8", 8 },
			{ "9", "Chip 9", 9 },
			{ "10", "Chip 10", 10 },
			{ "11", "Chip 11", 11 },
			{ "12", "Chip 12", 12 },
			{ "13", "Chip 13", 13 },
			{ "14", "Chip 14", 14 },
			{ "15", "Chip 15", 15 },
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 27,
		.pme_event = 0,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:27:1>",
		.pme_desc = "<NA>",
		.pme_code = 301,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 27,
		.pme_event = 1,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:27:2>",
		.pme_desc = "<NA>",
		.pme_code = 302,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 27,
		.pme_event = 2,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
	{
		.pme_name = "<M:27:3>",
		.pme_desc = "<NA>",
		.pme_code = 303,
		.pme_flags = 0x0,
		.pme_numasks = 1,
		.pme_umasks = {
			{ "<ALL>", "<NA>", 0 }
		},
		.pme_chip = PME_CRAYX2_CHIP_MEMORY,
		.pme_ctr = 27,
		.pme_event = 3,
		.pme_base = PMU_CRAYX2_MEMORY_PMD_BASE,
		.pme_nctrs = PME_CRAYX2_MEMORY_CTRS_PER_CHIP,
		.pme_nchips = PME_CRAYX2_MEMORY_CHIPS
	},
};

#define PME_CRAYX2_CYCLES 0

#define PME_CRAYX2_INSTR_GRADUATED 4

#endif /* __CRAYX2_EVENTS_H__ */
